Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 25 00:05:45 2019
| Host         : FUMI3D2B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_bmp_timing_summary_routed.rpt -pb vga_bmp_timing_summary_routed.pb -rpx vga_bmp_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_bmp
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.458        0.000                      0                  885        0.010        0.000                      0                  885        2.000        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  CLKFBOUT   {0.000 20.000}       40.000          25.000          
  iPCK       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.376        0.000                      0                   18        0.503        0.000                      0                   18        2.000        0.000                       0                    41  
  CLKFBOUT                                                                                                                                                     38.751        0.000                       0                     2  
  iPCK             33.190        0.000                      0                  270        0.167        0.000                      0                  270       19.500        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
iPCK          sys_clk_pin         0.458        0.000                      0                  615        0.404        0.000                      0                  615  
sys_clk_pin   iPCK                2.064        0.000                      0                    9        0.010        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.580ns (14.557%)  route 3.404ns (85.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 12.909 - 8.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.679     5.347    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.456     5.803 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           2.963     8.766    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X36Y77         LUT3 (Prop_lut3_I1_O)        0.124     8.890 f  bmprom_instance/data_reg_0_2_ENARDEN_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.441     9.332    bmprom_instance/data_reg_0_2_ENARDEN_cooolgate_en_sig_4
    RAMB36_X2Y15         RAMB36E1                                     r  bmprom_instance/data_reg_0_2/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    12.909    bmprom_instance/SYSCLK
    RAMB36_X2Y15         RAMB36E1                                     r  bmprom_instance/data_reg_0_2/CLKARDCLK
                         clock pessimism              0.277    13.185    
                         clock uncertainty           -0.035    13.150    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.707    bmprom_instance/data_reg_0_2
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.580ns (14.649%)  route 3.379ns (85.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.679     5.347    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.456     5.803 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           3.037     8.840    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X6Y77          LUT3 (Prop_lut3_I1_O)        0.124     8.964 f  bmprom_instance/data_reg_0_0_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.343     9.307    bmprom_instance/data_reg_0_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y15         RAMB36E1                                     r  bmprom_instance/data_reg_0_0/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.523    12.915    bmprom_instance/SYSCLK
    RAMB36_X0Y15         RAMB36E1                                     r  bmprom_instance/data_reg_0_0/CLKARDCLK
                         clock pessimism              0.277    13.191    
                         clock uncertainty           -0.035    13.156    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.713    bmprom_instance/data_reg_0_0
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.580ns (16.516%)  route 2.932ns (83.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 12.911 - 8.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.679     5.347    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.456     5.803 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           2.399     8.202    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.124     8.326 f  bmprom_instance/data_reg_0_5_ENARDEN_cooolgate_en_gate_37/O
                         net (fo=1, routed)           0.533     8.859    bmprom_instance/data_reg_0_5_ENARDEN_cooolgate_en_sig_20
    RAMB36_X2Y13         RAMB36E1                                     r  bmprom_instance/data_reg_0_5/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    12.911    bmprom_instance/SYSCLK
    RAMB36_X2Y13         RAMB36E1                                     r  bmprom_instance/data_reg_0_5/CLKARDCLK
                         clock pessimism              0.277    13.187    
                         clock uncertainty           -0.035    13.152    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.709    bmprom_instance/data_reg_0_5
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.580ns (16.940%)  route 2.844ns (83.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 12.917 - 8.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.679     5.347    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.456     5.803 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           2.501     8.305    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X6Y67          LUT3 (Prop_lut3_I1_O)        0.124     8.429 f  bmprom_instance/data_reg_0_3_ENARDEN_cooolgate_en_gate_8/O
                         net (fo=1, routed)           0.343     8.771    bmprom_instance/data_reg_0_3_ENARDEN_cooolgate_en_sig_5
    RAMB36_X0Y13         RAMB36E1                                     r  bmprom_instance/data_reg_0_3/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.525    12.917    bmprom_instance/SYSCLK
    RAMB36_X0Y13         RAMB36E1                                     r  bmprom_instance/data_reg_0_3/CLKARDCLK
                         clock pessimism              0.277    13.193    
                         clock uncertainty           -0.035    13.158    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.715    bmprom_instance/data_reg_0_3
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.580ns (17.176%)  route 2.797ns (82.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 12.908 - 8.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.679     5.347    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.456     5.803 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           2.455     8.259    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X26Y77         LUT3 (Prop_lut3_I1_O)        0.124     8.383 f  bmprom_instance/data_reg_0_4_ENARDEN_cooolgate_en_gate_10/O
                         net (fo=1, routed)           0.341     8.724    bmprom_instance/data_reg_0_4_ENARDEN_cooolgate_en_sig_6
    RAMB36_X1Y15         RAMB36E1                                     r  bmprom_instance/data_reg_0_4/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.516    12.908    bmprom_instance/SYSCLK
    RAMB36_X1Y15         RAMB36E1                                     r  bmprom_instance/data_reg_0_4/CLKARDCLK
                         clock pessimism              0.277    13.184    
                         clock uncertainty           -0.035    13.149    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.706    bmprom_instance/data_reg_0_4
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.580ns (18.176%)  route 2.611ns (81.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 12.923 - 8.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.679     5.347    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.456     5.803 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           2.269     8.072    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X35Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.196 r  bmprom_instance/data_reg_2_7_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.342     8.538    bmprom_instance/data_reg_2_7_ENARDEN_cooolgate_en_sig_16
    RAMB36_X2Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.531    12.923    bmprom_instance/SYSCLK
    RAMB36_X2Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/CLKARDCLK
                         clock pessimism              0.291    13.213    
                         clock uncertainty           -0.035    13.178    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.735    bmprom_instance/data_reg_2_7
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.580ns (18.470%)  route 2.560ns (81.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.679     5.347    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.456     5.803 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           2.009     7.812    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X34Y57         LUT3 (Prop_lut3_I1_O)        0.124     7.936 r  bmprom_instance/data_reg_2_5_ENARDEN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.552     8.488    bmprom_instance/data_reg_2_5_ENARDEN_cooolgate_en_sig_19
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.528    12.920    bmprom_instance/SYSCLK
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/CLKARDCLK
                         clock pessimism              0.277    13.196    
                         clock uncertainty           -0.035    13.161    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.718    bmprom_instance/data_reg_2_5
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.580ns (18.781%)  route 2.508ns (81.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.679     5.347    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.456     5.803 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           1.953     7.757    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     7.881 f  bmprom_instance/data_reg_0_7_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.555     8.436    bmprom_instance/data_reg_0_7_ENARDEN_cooolgate_en_sig_13
    RAMB36_X2Y7          RAMB36E1                                     r  bmprom_instance/data_reg_0_7/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.543    12.935    bmprom_instance/SYSCLK
    RAMB36_X2Y7          RAMB36E1                                     r  bmprom_instance/data_reg_0_7/CLKARDCLK
                         clock pessimism              0.291    13.225    
                         clock uncertainty           -0.035    13.190    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.747    bmprom_instance/data_reg_0_7
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_8/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.580ns (19.077%)  route 2.460ns (80.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 12.927 - 8.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.679     5.347    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.456     5.803 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           2.021     7.825    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X24Y17         LUT3 (Prop_lut3_I1_O)        0.124     7.949 f  bmprom_instance/data_reg_0_8_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.439     8.388    bmprom_instance/data_reg_0_8_ENARDEN_cooolgate_en_sig_14
    RAMB36_X1Y3          RAMB36E1                                     r  bmprom_instance/data_reg_0_8/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.535    12.927    bmprom_instance/SYSCLK
    RAMB36_X1Y3          RAMB36E1                                     r  bmprom_instance/data_reg_0_8/CLKARDCLK
                         clock pessimism              0.291    13.217    
                         clock uncertainty           -0.035    13.182    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.739    bmprom_instance/data_reg_0_8
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.580ns (20.494%)  route 2.250ns (79.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.679     5.347    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.456     5.803 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           1.909     7.712    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X26Y67         LUT3 (Prop_lut3_I1_O)        0.124     7.836 f  bmprom_instance/data_reg_0_1_ENARDEN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.341     8.177    bmprom_instance/data_reg_0_1_ENARDEN_cooolgate_en_sig_3
    RAMB36_X1Y13         RAMB36E1                                     r  bmprom_instance/data_reg_0_1/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.518    12.910    bmprom_instance/SYSCLK
    RAMB36_X1Y13         RAMB36E1                                     r  bmprom_instance/data_reg_0_1/CLKARDCLK
                         clock pessimism              0.277    13.186    
                         clock uncertainty           -0.035    13.151    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.708    bmprom_instance/data_reg_0_1
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  4.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.542%)  route 0.719ns (79.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.567     2.185    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X26Y47         LUT3 (Prop_lut3_I1_O)        0.045     2.230 r  bmprom_instance/data_reg_2_6_ENARDEN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.152     2.382    bmprom_instance/data_reg_2_6_ENARDEN_cooolgate_en_sig_15
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.876     2.035    bmprom_instance/SYSCLK
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_6/CLKARDCLK
                         clock pessimism             -0.252     1.784    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.880    bmprom_instance/data_reg_2_6
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.355%)  route 0.728ns (79.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           0.575     2.193    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X26Y37         LUT3 (Prop_lut3_I1_O)        0.045     2.238 f  bmprom_instance/data_reg_0_6_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.152     2.391    bmprom_instance/data_reg_0_6_ENARDEN_cooolgate_en_sig_12
    RAMB36_X1Y7          RAMB36E1                                     r  bmprom_instance/data_reg_0_6/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.873     2.032    bmprom_instance/SYSCLK
    RAMB36_X1Y7          RAMB36E1                                     r  bmprom_instance/data_reg_0_6/CLKARDCLK
                         clock pessimism             -0.252     1.781    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.877    bmprom_instance/data_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.186ns (17.470%)  route 0.879ns (82.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.651     2.269    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X34Y47         LUT3 (Prop_lut3_I1_O)        0.045     2.314 r  bmprom_instance/data_reg_2_1_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.228     2.541    bmprom_instance/data_reg_2_1_ENARDEN_cooolgate_en_sig_9
    RAMB36_X2Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.036    bmprom_instance/SYSCLK
    RAMB36_X2Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_1/CLKARDCLK
                         clock pessimism             -0.252     1.785    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.881    bmprom_instance/data_reg_2_1
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.321%)  route 0.888ns (82.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.734     2.352    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X6Y57          LUT3 (Prop_lut3_I1_O)        0.045     2.397 r  bmprom_instance/data_reg_2_3_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.154     2.551    bmprom_instance/data_reg_2_3_ENARDEN_cooolgate_en_sig_11
    RAMB36_X0Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.872     2.031    bmprom_instance/SYSCLK
    RAMB36_X0Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_3/CLKARDCLK
                         clock pessimism             -0.247     1.785    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.881    bmprom_instance/data_reg_2_3
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_8/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.186ns (17.439%)  route 0.881ns (82.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.728     2.346    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X26Y27         LUT3 (Prop_lut3_I1_O)        0.045     2.391 r  bmprom_instance/data_reg_2_8_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.152     2.543    bmprom_instance/data_reg_2_8_ENARDEN_cooolgate_en_sig_17
    RAMB36_X1Y5          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     2.022    bmprom_instance/SYSCLK
    RAMB36_X1Y5          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/CLKARDCLK
                         clock pessimism             -0.252     1.771    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.867    bmprom_instance/data_reg_2_8
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.817%)  route 0.708ns (79.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.554     2.172    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X6Y47          LUT3 (Prop_lut3_I1_O)        0.045     2.217 r  bmprom_instance/data_reg_2_2_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.154     2.370    bmprom_instance/data_reg_2_2_ENARDEN_cooolgate_en_sig_10
    RAMB36_X0Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.879     2.038    bmprom_instance/SYSCLK
    RAMB36_X0Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_2/CLKARDCLK
                         clock pessimism             -0.480     1.558    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.654    bmprom_instance/data_reg_2_2
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.186ns (16.607%)  route 0.934ns (83.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.782     2.399    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X26Y57         LUT3 (Prop_lut3_I1_O)        0.045     2.444 r  bmprom_instance/data_reg_2_4_ENARDEN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.152     2.597    bmprom_instance/data_reg_2_4_ENARDEN_cooolgate_en_sig_18
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.869     2.028    bmprom_instance/SYSCLK
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_4/CLKARDCLK
                         clock pessimism             -0.247     1.782    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.878    bmprom_instance/data_reg_2_4
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.186ns (15.869%)  route 0.986ns (84.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           0.834     2.451    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X26Y67         LUT3 (Prop_lut3_I1_O)        0.045     2.496 f  bmprom_instance/data_reg_0_1_ENARDEN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.152     2.649    bmprom_instance/data_reg_0_1_ENARDEN_cooolgate_en_sig_3
    RAMB36_X1Y13         RAMB36E1                                     r  bmprom_instance/data_reg_0_1/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     2.020    bmprom_instance/SYSCLK
    RAMB36_X1Y13         RAMB36E1                                     r  bmprom_instance/data_reg_0_1/CLKARDCLK
                         clock pessimism             -0.247     1.774    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.870    bmprom_instance/data_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.186ns (19.369%)  route 0.774ns (80.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.622     2.240    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.045     2.285 r  bmprom_instance/data_reg_2_0_ENARDEN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.152     2.437    bmprom_instance/data_reg_2_0_ENARDEN_cooolgate_en_sig_8
    RAMB36_X0Y7          RAMB36E1                                     r  bmprom_instance/data_reg_2_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.876     2.035    bmprom_instance/SYSCLK
    RAMB36_X0Y7          RAMB36E1                                     r  bmprom_instance/data_reg_2_0/CLKARDCLK
                         clock pessimism             -0.480     1.555    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.651    bmprom_instance/data_reg_2_0
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.186ns (15.034%)  route 1.051ns (84.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X14Y43         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           0.823     2.441    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.045     2.486 f  bmprom_instance/data_reg_0_7_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.228     2.714    bmprom_instance/data_reg_0_7_ENARDEN_cooolgate_en_sig_13
    RAMB36_X2Y7          RAMB36E1                                     r  bmprom_instance/data_reg_0_7/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.874     2.033    bmprom_instance/SYSCLK
    RAMB36_X2Y7          RAMB36E1                                     r  bmprom_instance/data_reg_0_7/CLKARDCLK
                         clock pessimism             -0.252     1.782    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.878    bmprom_instance/data_reg_0_7
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.836    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y13     bmprom_instance/data_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y7      bmprom_instance/data_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y16     bmprom_instance/data_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y14     bmprom_instance/data_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y8      bmprom_instance/data_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y7      bmprom_instance/data_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y11     bmprom_instance/data_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y9      bmprom_instance/data_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y8      bmprom_instance/data_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y12     bmprom_instance/data_reg_3_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y43     bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y43     bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y56     bmprom_instance/data_reg_mux_sel__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y56     bmprom_instance/data_reg_mux_sel__1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y43     bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y43     bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y56     bmprom_instance/data_reg_mux_sel__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y43     bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y43     bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y56     bmprom_instance/data_reg_mux_sel__1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y43     bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y43     bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack       33.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.190ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[9]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 0.934ns (14.760%)  route 5.394ns (85.240%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.123ns = ( 48.123 - 40.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    syncgen/PCK
    SLICE_X29Y52         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.456     9.417 r  syncgen/VCNT_reg[3]/Q
                         net (fo=14, routed)          1.491    10.908    syncgen/VCNT[3]
    SLICE_X29Y51         LUT4 (Prop_lut4_I3_O)        0.152    11.060 f  syncgen/R[2]_i_5/O
                         net (fo=3, routed)           0.824    11.884    syncgen/R[2]_i_5_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.326    12.210 r  syncgen/addr[16]_i_1/O
                         net (fo=91, routed)          3.080    15.289    R112_out
    SLICE_X22Y75         FDRE                                         r  addr_reg[9]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.468    48.123    PCK
    SLICE_X22Y75         FDRE                                         r  addr_reg[9]_rep__0/C
                         clock pessimism              0.756    48.879    
                         clock uncertainty           -0.195    48.684    
    SLICE_X22Y75         FDRE (Setup_fdre_C_CE)      -0.205    48.479    addr_reg[9]_rep__0
  -------------------------------------------------------------------
                         required time                         48.479    
                         arrival time                         -15.289    
  -------------------------------------------------------------------
                         slack                                 33.190    

Slack (MET) :             33.338ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[5]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 0.934ns (15.026%)  route 5.282ns (84.974%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.123ns = ( 48.123 - 40.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    syncgen/PCK
    SLICE_X29Y52         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.456     9.417 r  syncgen/VCNT_reg[3]/Q
                         net (fo=14, routed)          1.491    10.908    syncgen/VCNT[3]
    SLICE_X29Y51         LUT4 (Prop_lut4_I3_O)        0.152    11.060 f  syncgen/R[2]_i_5/O
                         net (fo=3, routed)           0.824    11.884    syncgen/R[2]_i_5_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.326    12.210 r  syncgen/addr[16]_i_1/O
                         net (fo=91, routed)          2.968    15.177    R112_out
    SLICE_X24Y74         FDRE                                         r  addr_reg[5]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.468    48.123    PCK
    SLICE_X24Y74         FDRE                                         r  addr_reg[5]_rep__0/C
                         clock pessimism              0.756    48.879    
                         clock uncertainty           -0.195    48.684    
    SLICE_X24Y74         FDRE (Setup_fdre_C_CE)      -0.169    48.515    addr_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         48.515    
                         arrival time                         -15.177    
  -------------------------------------------------------------------
                         slack                                 33.338    

Slack (MET) :             33.338ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[6]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 0.934ns (15.026%)  route 5.282ns (84.974%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.123ns = ( 48.123 - 40.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    syncgen/PCK
    SLICE_X29Y52         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.456     9.417 r  syncgen/VCNT_reg[3]/Q
                         net (fo=14, routed)          1.491    10.908    syncgen/VCNT[3]
    SLICE_X29Y51         LUT4 (Prop_lut4_I3_O)        0.152    11.060 f  syncgen/R[2]_i_5/O
                         net (fo=3, routed)           0.824    11.884    syncgen/R[2]_i_5_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.326    12.210 r  syncgen/addr[16]_i_1/O
                         net (fo=91, routed)          2.968    15.177    R112_out
    SLICE_X24Y74         FDRE                                         r  addr_reg[6]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.468    48.123    PCK
    SLICE_X24Y74         FDRE                                         r  addr_reg[6]_rep__0/C
                         clock pessimism              0.756    48.879    
                         clock uncertainty           -0.195    48.684    
    SLICE_X24Y74         FDRE (Setup_fdre_C_CE)      -0.169    48.515    addr_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         48.515    
                         arrival time                         -15.177    
  -------------------------------------------------------------------
                         slack                                 33.338    

Slack (MET) :             33.492ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 0.934ns (15.400%)  route 5.131ns (84.600%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.126ns = ( 48.126 - 40.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    syncgen/PCK
    SLICE_X29Y52         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.456     9.417 r  syncgen/VCNT_reg[3]/Q
                         net (fo=14, routed)          1.491    10.908    syncgen/VCNT[3]
    SLICE_X29Y51         LUT4 (Prop_lut4_I3_O)        0.152    11.060 f  syncgen/R[2]_i_5/O
                         net (fo=3, routed)           0.824    11.884    syncgen/R[2]_i_5_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.326    12.210 r  syncgen/addr[16]_i_1/O
                         net (fo=91, routed)          2.816    15.026    R112_out
    SLICE_X24Y72         FDRE                                         r  addr_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.471    48.126    PCK
    SLICE_X24Y72         FDRE                                         r  addr_reg[4]_rep__0/C
                         clock pessimism              0.756    48.882    
                         clock uncertainty           -0.195    48.687    
    SLICE_X24Y72         FDRE (Setup_fdre_C_CE)      -0.169    48.518    addr_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         48.518    
                         arrival time                         -15.026    
  -------------------------------------------------------------------
                         slack                                 33.492    

Slack (MET) :             33.492ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[8]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 0.934ns (15.400%)  route 5.131ns (84.600%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.126ns = ( 48.126 - 40.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    syncgen/PCK
    SLICE_X29Y52         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.456     9.417 r  syncgen/VCNT_reg[3]/Q
                         net (fo=14, routed)          1.491    10.908    syncgen/VCNT[3]
    SLICE_X29Y51         LUT4 (Prop_lut4_I3_O)        0.152    11.060 f  syncgen/R[2]_i_5/O
                         net (fo=3, routed)           0.824    11.884    syncgen/R[2]_i_5_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.326    12.210 r  syncgen/addr[16]_i_1/O
                         net (fo=91, routed)          2.816    15.026    R112_out
    SLICE_X24Y72         FDRE                                         r  addr_reg[8]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.471    48.126    PCK
    SLICE_X24Y72         FDRE                                         r  addr_reg[8]_rep__0/C
                         clock pessimism              0.756    48.882    
                         clock uncertainty           -0.195    48.687    
    SLICE_X24Y72         FDRE (Setup_fdre_C_CE)      -0.169    48.518    addr_reg[8]_rep__0
  -------------------------------------------------------------------
                         required time                         48.518    
                         arrival time                         -15.026    
  -------------------------------------------------------------------
                         slack                                 33.492    

Slack (MET) :             33.746ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 1.058ns (17.555%)  route 4.969ns (82.445%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 48.142 - 40.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    syncgen/PCK
    SLICE_X29Y52         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.456     9.417 r  syncgen/VCNT_reg[3]/Q
                         net (fo=14, routed)          1.491    10.908    syncgen/VCNT[3]
    SLICE_X29Y51         LUT4 (Prop_lut4_I3_O)        0.152    11.060 f  syncgen/R[2]_i_5/O
                         net (fo=3, routed)           0.824    11.884    syncgen/R[2]_i_5_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.326    12.210 r  syncgen/addr[16]_i_1/O
                         net (fo=91, routed)          2.654    14.864    bmprom_instance/R112_out
    SLICE_X26Y60         LUT4 (Prop_lut4_I0_O)        0.124    14.988 r  bmprom_instance/R[0]_i_1/O
                         net (fo=1, routed)           0.000    14.988    bmprom_instance_n_2
    SLICE_X26Y60         FDRE                                         r  R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.487    48.142    PCK
    SLICE_X26Y60         FDRE                                         r  R_reg[0]/C
                         clock pessimism              0.756    48.898    
                         clock uncertainty           -0.195    48.703    
    SLICE_X26Y60         FDRE (Setup_fdre_C_D)        0.031    48.734    R_reg[0]
  -------------------------------------------------------------------
                         required time                         48.734    
                         arrival time                         -14.988    
  -------------------------------------------------------------------
                         slack                                 33.746    

Slack (MET) :             33.941ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 1.058ns (18.148%)  route 4.772ns (81.852%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 48.142 - 40.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    syncgen/PCK
    SLICE_X29Y52         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.456     9.417 r  syncgen/VCNT_reg[3]/Q
                         net (fo=14, routed)          1.491    10.908    syncgen/VCNT[3]
    SLICE_X29Y51         LUT4 (Prop_lut4_I3_O)        0.152    11.060 f  syncgen/R[2]_i_5/O
                         net (fo=3, routed)           0.824    11.884    syncgen/R[2]_i_5_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.326    12.210 r  syncgen/addr[16]_i_1/O
                         net (fo=91, routed)          2.457    14.667    bmprom_instance/R112_out
    SLICE_X26Y60         LUT4 (Prop_lut4_I0_O)        0.124    14.791 r  bmprom_instance/G[0]_i_1/O
                         net (fo=1, routed)           0.000    14.791    bmprom_instance_n_5
    SLICE_X26Y60         FDRE                                         r  G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.487    48.142    PCK
    SLICE_X26Y60         FDRE                                         r  G_reg[0]/C
                         clock pessimism              0.756    48.898    
                         clock uncertainty           -0.195    48.703    
    SLICE_X26Y60         FDRE (Setup_fdre_C_D)        0.029    48.732    G_reg[0]
  -------------------------------------------------------------------
                         required time                         48.732    
                         arrival time                         -14.791    
  -------------------------------------------------------------------
                         slack                                 33.941    

Slack (MET) :             34.101ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.058ns (18.653%)  route 4.614ns (81.347%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 48.142 - 40.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    syncgen/PCK
    SLICE_X29Y52         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.456     9.417 r  syncgen/VCNT_reg[3]/Q
                         net (fo=14, routed)          1.491    10.908    syncgen/VCNT[3]
    SLICE_X29Y51         LUT4 (Prop_lut4_I3_O)        0.152    11.060 f  syncgen/R[2]_i_5/O
                         net (fo=3, routed)           0.824    11.884    syncgen/R[2]_i_5_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.326    12.210 r  syncgen/addr[16]_i_1/O
                         net (fo=91, routed)          2.299    14.509    bmprom_instance/R112_out
    SLICE_X26Y60         LUT4 (Prop_lut4_I0_O)        0.124    14.633 r  bmprom_instance/G[1]_i_1/O
                         net (fo=1, routed)           0.000    14.633    bmprom_instance_n_4
    SLICE_X26Y60         FDRE                                         r  G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.487    48.142    PCK
    SLICE_X26Y60         FDRE                                         r  G_reg[1]/C
                         clock pessimism              0.756    48.898    
                         clock uncertainty           -0.195    48.703    
    SLICE_X26Y60         FDRE (Setup_fdre_C_D)        0.031    48.734    G_reg[1]
  -------------------------------------------------------------------
                         required time                         48.734    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                 34.101    

Slack (MET) :             34.140ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 0.828ns (16.194%)  route 4.285ns (83.806%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 48.142 - 40.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.791ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    syncgen/PCK
    SLICE_X29Y52         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.456     9.417 f  syncgen/VCNT_reg[3]/Q
                         net (fo=14, routed)          1.206    10.623    syncgen/VCNT[3]
    SLICE_X30Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.747 r  syncgen/VGA_R[2]_i_5/O
                         net (fo=1, routed)           0.171    10.918    syncgen/VGA_R[2]_i_5_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.124    11.042 r  syncgen/VGA_R[2]_i_4/O
                         net (fo=1, routed)           0.821    11.863    syncgen/VGA_R[2]_i_4_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.987 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           2.087    14.074    syncgen_n_3
    SLICE_X30Y60         FDRE                                         r  VGA_G_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.487    48.142    PCK
    SLICE_X30Y60         FDRE                                         r  VGA_G_reg[0]/C
                         clock pessimism              0.791    48.933    
                         clock uncertainty           -0.195    48.738    
    SLICE_X30Y60         FDRE (Setup_fdre_C_R)       -0.524    48.214    VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         48.214    
                         arrival time                         -14.074    
  -------------------------------------------------------------------
                         slack                                 34.140    

Slack (MET) :             34.140ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 0.828ns (16.194%)  route 4.285ns (83.806%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 48.142 - 40.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.791ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    syncgen/PCK
    SLICE_X29Y52         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.456     9.417 f  syncgen/VCNT_reg[3]/Q
                         net (fo=14, routed)          1.206    10.623    syncgen/VCNT[3]
    SLICE_X30Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.747 r  syncgen/VGA_R[2]_i_5/O
                         net (fo=1, routed)           0.171    10.918    syncgen/VGA_R[2]_i_5_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.124    11.042 r  syncgen/VGA_R[2]_i_4/O
                         net (fo=1, routed)           0.821    11.863    syncgen/VGA_R[2]_i_4_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.987 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           2.087    14.074    syncgen_n_3
    SLICE_X30Y60         FDRE                                         r  VGA_R_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.487    48.142    PCK
    SLICE_X30Y60         FDRE                                         r  VGA_R_reg[1]/C
                         clock pessimism              0.791    48.933    
                         clock uncertainty           -0.195    48.738    
    SLICE_X30Y60         FDRE (Setup_fdre_C_R)       -0.524    48.214    VGA_R_reg[1]
  -------------------------------------------------------------------
                         required time                         48.214    
                         arrival time                         -14.074    
  -------------------------------------------------------------------
                         slack                                 34.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.559     2.576    PCK
    SLICE_X26Y60         FDRE                                         r  G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_fdre_C_Q)         0.141     2.717 r  G_reg[0]/Q
                         net (fo=1, routed)           0.120     2.837    G[0]
    SLICE_X30Y60         FDRE                                         r  VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.828     3.411    PCK
    SLICE_X30Y60         FDRE                                         r  VGA_G_reg[0]/C
                         clock pessimism             -0.800     2.611    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.059     2.670    VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.670    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.222%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.564     2.581    syncgen/PCK
    SLICE_X28Y48         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.164     2.745 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.084     2.830    syncgen/HCNT[0]
    SLICE_X29Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.875 r  syncgen/HCNT[5]_i_1/O
                         net (fo=1, routed)           0.000     2.875    syncgen/p_0_in[5]
    SLICE_X29Y48         FDRE                                         r  syncgen/HCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.832     3.415    syncgen/PCK
    SLICE_X29Y48         FDRE                                         r  syncgen/HCNT_reg[5]/C
                         clock pessimism             -0.821     2.594    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.092     2.686    syncgen/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.559     2.576    PCK
    SLICE_X33Y60         FDRE                                         r  G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     2.717 r  G_reg[2]/Q
                         net (fo=1, routed)           0.161     2.878    G[2]
    SLICE_X34Y60         FDRE                                         r  VGA_G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.829     3.412    PCK
    SLICE_X34Y60         FDRE                                         r  VGA_G_reg[2]/C
                         clock pessimism             -0.800     2.612    
    SLICE_X34Y60         FDRE (Hold_fdre_C_D)         0.059     2.671    VGA_G_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.562     2.579    syncgen/PCK
    SLICE_X31Y52         FDRE                                         r  syncgen/VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     2.720 f  syncgen/VCNT_reg[0]/Q
                         net (fo=11, routed)          0.120     2.841    syncgen/VCNT[0]
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.045     2.886 r  syncgen/VCNT[0]_i_1/O
                         net (fo=1, routed)           0.000     2.886    syncgen/VCNT_0[0]
    SLICE_X31Y52         FDRE                                         r  syncgen/VCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.831     3.414    syncgen/PCK
    SLICE_X31Y52         FDRE                                         r  syncgen/VCNT_reg[0]/C
                         clock pessimism             -0.835     2.579    
    SLICE_X31Y52         FDRE (Hold_fdre_C_D)         0.092     2.671    syncgen/VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.295%)  route 0.170ns (54.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.562     2.579    PCK
    SLICE_X33Y50         FDRE                                         r  B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     2.720 r  B_reg[1]/Q
                         net (fo=1, routed)           0.170     2.891    B_reg_n_0_[1]
    SLICE_X34Y52         FDRE                                         r  VGA_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.832     3.415    PCK
    SLICE_X34Y52         FDRE                                         r  VGA_B_reg[1]/C
                         clock pessimism             -0.800     2.615    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.059     2.674    VGA_B_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pixelCnt_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[11]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.162%)  route 0.133ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.561     2.578    PCK
    SLICE_X32Y56         FDSE                                         r  pixelCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDSE (Prop_fdse_C_Q)         0.164     2.742 r  pixelCnt_reg[11]/Q
                         net (fo=5, routed)           0.133     2.876    pixelCnt_reg[11]
    SLICE_X33Y57         FDRE                                         r  addr_reg[11]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.829     3.412    PCK
    SLICE_X33Y57         FDRE                                         r  addr_reg[11]_rep__0/C
                         clock pessimism             -0.819     2.593    
    SLICE_X33Y57         FDRE (Hold_fdre_C_D)         0.066     2.659    addr_reg[11]_rep__0
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 pixelCnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[13]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.827%)  route 0.141ns (46.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.560     2.577    PCK
    SLICE_X32Y57         FDSE                                         r  pixelCnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDSE (Prop_fdse_C_Q)         0.164     2.741 r  pixelCnt_reg[13]/Q
                         net (fo=5, routed)           0.141     2.882    pixelCnt_reg[13]
    SLICE_X35Y56         FDRE                                         r  addr_reg[13]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.831     3.414    PCK
    SLICE_X35Y56         FDRE                                         r  addr_reg[13]_rep__2/C
                         clock pessimism             -0.800     2.614    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.047     2.661    addr_reg[13]_rep__2
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.588%)  route 0.168ns (54.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.559     2.576    PCK
    SLICE_X33Y60         FDRE                                         r  R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     2.717 r  R_reg[2]/Q
                         net (fo=1, routed)           0.168     2.886    R[2]
    SLICE_X34Y60         FDRE                                         r  VGA_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.829     3.412    PCK
    SLICE_X34Y60         FDRE                                         r  VGA_R_reg[2]/C
                         clock pessimism             -0.800     2.612    
    SLICE_X34Y60         FDRE (Hold_fdre_C_D)         0.052     2.664    VGA_R_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 pixelCnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[12]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.304%)  route 0.150ns (47.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.560     2.577    PCK
    SLICE_X32Y57         FDRE                                         r  pixelCnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.164     2.741 r  pixelCnt_reg[12]/Q
                         net (fo=5, routed)           0.150     2.891    pixelCnt_reg[12]
    SLICE_X33Y55         FDRE                                         r  addr_reg[12]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.830     3.413    PCK
    SLICE_X33Y55         FDRE                                         r  addr_reg[12]_rep__2/C
                         clock pessimism             -0.819     2.594    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.070     2.664    addr_reg[12]_rep__2
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 pixelCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[9]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.005%)  route 0.145ns (46.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.561     2.578    PCK
    SLICE_X32Y56         FDRE                                         r  pixelCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.164     2.742 r  pixelCnt_reg[9]/Q
                         net (fo=5, routed)           0.145     2.888    pixelCnt_reg[9]
    SLICE_X33Y55         FDRE                                         r  addr_reg[9]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.830     3.413    PCK
    SLICE_X33Y55         FDRE                                         r  addr_reg[9]_rep__2/C
                         clock pessimism             -0.819     2.594    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.066     2.660    addr_reg[9]_rep__2
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPCK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    syncgen/pckgen/iBUFG/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y50     B_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y50     B_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y50     B_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y60     G_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y60     G_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y60     G_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y60     R_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y60     R_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y57     pixelCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y58     addr_reg[10]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y57     addr_reg[10]_rep__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y57     addr_reg[11]_rep__0/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X32Y57     pixelCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y57     pixelCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y57     pixelCnt_reg[15]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X32Y58     pixelCnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y58     addr_reg[12]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y57     addr_reg[13]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y50     B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y50     B_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y60     R_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y60     VGA_G_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y60     VGA_R_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y37     addr_reg[15]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y74     addr_reg[5]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y74     addr_reg[6]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y75     addr_reg[9]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y50     B_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_0_8/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.642ns (22.778%)  route 2.176ns (77.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 12.927 - 8.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    PCK
    SLICE_X30Y52         FDRE                                         r  addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     9.479 f  addr_reg[16]/Q
                         net (fo=39, routed)          1.738    11.217    bmprom_instance/Q[0]
    SLICE_X24Y17         LUT3 (Prop_lut3_I2_O)        0.124    11.341 f  bmprom_instance/data_reg_0_8_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.439    11.780    bmprom_instance/data_reg_0_8_ENARDEN_cooolgate_en_sig_14
    RAMB36_X1Y3          RAMB36E1                                     r  bmprom_instance/data_reg_0_8/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.535    12.927    bmprom_instance/SYSCLK
    RAMB36_X1Y3          RAMB36E1                                     r  bmprom_instance/data_reg_0_8/CLKARDCLK
                         clock pessimism              0.277    13.203    
                         clock uncertainty           -0.522    12.681    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.238    bmprom_instance/data_reg_0_8
  -------------------------------------------------------------------
                         required time                         12.238    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 addr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_1_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.419ns (16.960%)  route 2.052ns (83.040%))
  Logic Levels:           0  
  Clock Path Skew:        -3.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    8.959ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.662     8.959    PCK
    SLICE_X33Y58         FDRE                                         r  addr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     9.378 r  addr_reg[3]_rep__0/Q
                         net (fo=10, routed)          2.052    11.430    bmprom_instance/ADDRARDADDR[3]
    RAMB36_X0Y16         RAMB36E1                                     r  bmprom_instance/data_reg_1_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.528    12.920    bmprom_instance/SYSCLK
    RAMB36_X0Y16         RAMB36E1                                     r  bmprom_instance/data_reg_1_0/CLKARDCLK
                         clock pessimism              0.277    13.196    
                         clock uncertainty           -0.522    12.674    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.739    11.935    bmprom_instance/data_reg_1_0
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                         -11.430    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 addr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_0_8/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.478ns (19.319%)  route 1.996ns (80.681%))
  Logic Levels:           0  
  Clock Path Skew:        -3.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 12.927 - 8.000 ) 
    Source Clock Delay      (SCD):    8.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.663     8.960    PCK
    SLICE_X32Y53         FDRE                                         r  addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.478     9.438 r  addr_reg[2]_rep/Q
                         net (fo=12, routed)          1.996    11.435    bmprom_instance/sel[2]
    RAMB36_X1Y3          RAMB36E1                                     r  bmprom_instance/data_reg_0_8/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.535    12.927    bmprom_instance/SYSCLK
    RAMB36_X1Y3          RAMB36E1                                     r  bmprom_instance/data_reg_0_8/CLKARDCLK
                         clock pessimism              0.277    13.203    
                         clock uncertainty           -0.522    12.681    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.737    11.944    bmprom_instance/data_reg_0_8
  -------------------------------------------------------------------
                         required time                         11.944    
                         arrival time                         -11.435    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.642ns (23.347%)  route 2.108ns (76.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    PCK
    SLICE_X30Y52         FDRE                                         r  addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     9.479 f  addr_reg[16]/Q
                         net (fo=39, routed)          1.765    11.245    bmprom_instance/Q[0]
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.124    11.369 f  bmprom_instance/data_reg_0_0_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.343    11.711    bmprom_instance/data_reg_0_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y15         RAMB36E1                                     r  bmprom_instance/data_reg_0_0/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.523    12.915    bmprom_instance/SYSCLK
    RAMB36_X0Y15         RAMB36E1                                     r  bmprom_instance/data_reg_0_0/CLKARDCLK
                         clock pessimism              0.277    13.191    
                         clock uncertainty           -0.522    12.669    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.226    bmprom_instance/data_reg_0_0
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -11.711    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 addr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_0_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.419ns (17.283%)  route 2.005ns (82.717%))
  Logic Levels:           0  
  Clock Path Skew:        -3.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    8.959ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.662     8.959    PCK
    SLICE_X33Y58         FDRE                                         r  addr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     9.378 r  addr_reg[3]_rep__0/Q
                         net (fo=10, routed)          2.005    11.384    bmprom_instance/ADDRARDADDR[3]
    RAMB36_X0Y15         RAMB36E1                                     r  bmprom_instance/data_reg_0_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.523    12.915    bmprom_instance/SYSCLK
    RAMB36_X0Y15         RAMB36E1                                     r  bmprom_instance/data_reg_0_0/CLKARDCLK
                         clock pessimism              0.277    13.191    
                         clock uncertainty           -0.522    12.669    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.739    11.930    bmprom_instance/data_reg_0_0
  -------------------------------------------------------------------
                         required time                         11.930    
                         arrival time                         -11.384    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 addr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_0_6/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.456ns (17.486%)  route 2.152ns (82.514%))
  Logic Levels:           0  
  Clock Path Skew:        -3.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    PCK
    SLICE_X33Y52         FDRE                                         r  addr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.456     9.417 r  addr_reg[1]_rep/Q
                         net (fo=12, routed)          2.152    11.569    bmprom_instance/sel[1]
    RAMB36_X1Y7          RAMB36E1                                     r  bmprom_instance/data_reg_0_6/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.542    12.934    bmprom_instance/SYSCLK
    RAMB36_X1Y7          RAMB36E1                                     r  bmprom_instance/data_reg_0_6/CLKARDCLK
                         clock pessimism              0.277    13.210    
                         clock uncertainty           -0.522    12.688    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    12.122    bmprom_instance/data_reg_0_6
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                         -11.569    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 addr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_1_8/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.478ns (19.821%)  route 1.934ns (80.179%))
  Logic Levels:           0  
  Clock Path Skew:        -3.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    8.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.663     8.960    PCK
    SLICE_X32Y53         FDRE                                         r  addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.478     9.438 r  addr_reg[2]_rep/Q
                         net (fo=12, routed)          1.934    11.372    bmprom_instance/sel[2]
    RAMB36_X1Y4          RAMB36E1                                     r  bmprom_instance/data_reg_1_8/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.530    12.922    bmprom_instance/SYSCLK
    RAMB36_X1Y4          RAMB36E1                                     r  bmprom_instance/data_reg_1_8/CLKARDCLK
                         clock pessimism              0.277    13.198    
                         clock uncertainty           -0.522    12.676    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.737    11.939    bmprom_instance/data_reg_1_8
  -------------------------------------------------------------------
                         required time                         11.939    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 addr_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_1_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.419ns (17.426%)  route 1.985ns (82.574%))
  Logic Levels:           0  
  Clock Path Skew:        -3.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    8.959ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.662     8.959    PCK
    SLICE_X33Y57         FDRE                                         r  addr_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.419     9.378 r  addr_reg[2]_rep__0/Q
                         net (fo=10, routed)          1.985    11.364    bmprom_instance/ADDRARDADDR[2]
    RAMB36_X0Y16         RAMB36E1                                     r  bmprom_instance/data_reg_1_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.528    12.920    bmprom_instance/SYSCLK
    RAMB36_X0Y16         RAMB36E1                                     r  bmprom_instance/data_reg_1_0/CLKARDCLK
                         clock pessimism              0.277    13.196    
                         clock uncertainty           -0.522    12.674    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.741    11.933    bmprom_instance/data_reg_1_0
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 addr_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_0_8/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.478ns (19.865%)  route 1.928ns (80.135%))
  Logic Levels:           0  
  Clock Path Skew:        -3.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 12.927 - 8.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    PCK
    SLICE_X32Y52         FDRE                                         r  addr_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.478     9.439 r  addr_reg[8]_rep/Q
                         net (fo=12, routed)          1.928    11.368    bmprom_instance/sel[8]
    RAMB36_X1Y3          RAMB36E1                                     r  bmprom_instance/data_reg_0_8/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.535    12.927    bmprom_instance/SYSCLK
    RAMB36_X1Y3          RAMB36E1                                     r  bmprom_instance/data_reg_0_8/CLKARDCLK
                         clock pessimism              0.277    13.203    
                         clock uncertainty           -0.522    12.681    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.737    11.944    bmprom_instance/data_reg_0_8
  -------------------------------------------------------------------
                         required time                         11.944    
                         arrival time                         -11.368    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 addr_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_1_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.419ns (17.488%)  route 1.977ns (82.512%))
  Logic Levels:           0  
  Clock Path Skew:        -3.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    8.959ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.662     8.959    PCK
    SLICE_X33Y58         FDRE                                         r  addr_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     9.378 r  addr_reg[7]_rep__0/Q
                         net (fo=10, routed)          1.977    11.355    bmprom_instance/ADDRARDADDR[7]
    RAMB36_X0Y16         RAMB36E1                                     r  bmprom_instance/data_reg_1_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.528    12.920    bmprom_instance/SYSCLK
    RAMB36_X0Y16         RAMB36E1                                     r  bmprom_instance/data_reg_1_0/CLKARDCLK
                         clock pessimism              0.277    13.196    
                         clock uncertainty           -0.522    12.674    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.741    11.933    bmprom_instance/data_reg_1_0
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  0.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 addr_reg[13]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_5/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.012%)  route 0.172ns (54.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.561     2.578    PCK
    SLICE_X35Y56         FDRE                                         r  addr_reg[13]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  addr_reg[13]_rep__2/Q
                         net (fo=4, routed)           0.172     2.892    bmprom_instance/data_reg_2_4_0[13]
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.870     2.029    bmprom_instance/SYSCLK
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/CLKARDCLK
                         clock pessimism             -0.247     1.783    
                         clock uncertainty            0.522     2.305    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.488    bmprom_instance/data_reg_2_5
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 addr_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_5/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.170%)  route 0.186ns (56.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.561     2.578    PCK
    SLICE_X35Y56         FDRE                                         r  addr_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  addr_reg[0]_rep__2/Q
                         net (fo=4, routed)           0.186     2.905    bmprom_instance/data_reg_2_4_0[0]
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.870     2.029    bmprom_instance/SYSCLK
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/CLKARDCLK
                         clock pessimism             -0.247     1.783    
                         clock uncertainty            0.522     2.305    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.488    bmprom_instance/data_reg_2_5
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 addr_reg[4]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_5/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.668%)  route 0.179ns (58.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.561     2.578    PCK
    SLICE_X35Y56         FDRE                                         r  addr_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.128     2.706 r  addr_reg[4]_rep__2/Q
                         net (fo=4, routed)           0.179     2.886    bmprom_instance/data_reg_2_4_0[4]
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.870     2.029    bmprom_instance/SYSCLK
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/CLKARDCLK
                         clock pessimism             -0.247     1.783    
                         clock uncertainty            0.522     2.305    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130     2.435    bmprom_instance/data_reg_2_5
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 addr_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_5/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.336%)  route 0.227ns (61.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.561     2.578    PCK
    SLICE_X33Y56         FDRE                                         r  addr_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  addr_reg[1]_rep__2/Q
                         net (fo=4, routed)           0.227     2.946    bmprom_instance/data_reg_2_4_0[1]
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.870     2.029    bmprom_instance/SYSCLK
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/CLKARDCLK
                         clock pessimism             -0.247     1.783    
                         clock uncertainty            0.522     2.305    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.488    bmprom_instance/data_reg_2_5
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 addr_reg[11]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_5/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.611%)  route 0.234ns (62.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.561     2.578    PCK
    SLICE_X33Y56         FDRE                                         r  addr_reg[11]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  addr_reg[11]_rep__2/Q
                         net (fo=4, routed)           0.234     2.953    bmprom_instance/data_reg_2_4_0[11]
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.870     2.029    bmprom_instance/SYSCLK
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/CLKARDCLK
                         clock pessimism             -0.247     1.783    
                         clock uncertainty            0.522     2.305    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.488    bmprom_instance/data_reg_2_5
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 addr_reg[9]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.556%)  route 0.204ns (61.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.561     2.578    PCK
    SLICE_X33Y53         FDRE                                         r  addr_reg[9]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.128     2.706 r  addr_reg[9]_rep__1/Q
                         net (fo=10, routed)          0.204     2.910    bmprom_instance/data_reg_0_5_0[9]
    RAMB36_X2Y10         RAMB36E1                                     r  bmprom_instance/data_reg_3_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.871     2.030    bmprom_instance/SYSCLK
    RAMB36_X2Y10         RAMB36E1                                     r  bmprom_instance/data_reg_3_1/CLKARDCLK
                         clock pessimism             -0.247     1.784    
                         clock uncertainty            0.522     2.306    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130     2.436    bmprom_instance/data_reg_3_1
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 addr_reg[10]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.131%)  route 0.249ns (63.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.560     2.577    PCK
    SLICE_X33Y57         FDRE                                         r  addr_reg[10]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.141     2.718 r  addr_reg[10]_rep__2/Q
                         net (fo=4, routed)           0.249     2.968    bmprom_instance/data_reg_2_4_0[10]
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.870     2.029    bmprom_instance/SYSCLK
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/CLKARDCLK
                         clock pessimism             -0.247     1.783    
                         clock uncertainty            0.522     2.305    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.488    bmprom_instance/data_reg_2_5
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 addr_reg[9]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_5/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.349%)  route 0.258ns (64.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.561     2.578    PCK
    SLICE_X33Y55         FDRE                                         r  addr_reg[9]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  addr_reg[9]_rep__2/Q
                         net (fo=4, routed)           0.258     2.977    bmprom_instance/data_reg_2_4_0[9]
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.870     2.029    bmprom_instance/SYSCLK
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/CLKARDCLK
                         clock pessimism             -0.247     1.783    
                         clock uncertainty            0.522     2.305    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.488    bmprom_instance/data_reg_2_5
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 addr_reg[12]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.177%)  route 0.260ns (64.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.561     2.578    PCK
    SLICE_X33Y53         FDRE                                         r  addr_reg[12]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  addr_reg[12]_rep__1/Q
                         net (fo=10, routed)          0.260     2.979    bmprom_instance/data_reg_0_5_0[12]
    RAMB36_X2Y10         RAMB36E1                                     r  bmprom_instance/data_reg_3_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.871     2.030    bmprom_instance/SYSCLK
    RAMB36_X2Y10         RAMB36E1                                     r  bmprom_instance/data_reg_3_1/CLKARDCLK
                         clock pessimism             -0.247     1.784    
                         clock uncertainty            0.522     2.306    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.489    bmprom_instance/data_reg_3_1
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 addr_reg[11]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.207%)  route 0.259ns (64.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.562     2.579    PCK
    SLICE_X33Y52         FDRE                                         r  addr_reg[11]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     2.720 r  addr_reg[11]_rep__1/Q
                         net (fo=10, routed)          0.259     2.980    bmprom_instance/data_reg_0_5_0[11]
    RAMB36_X2Y10         RAMB36E1                                     r  bmprom_instance/data_reg_3_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.871     2.030    bmprom_instance/SYSCLK
    RAMB36_X2Y10         RAMB36E1                                     r  bmprom_instance/data_reg_3_1/CLKARDCLK
                         clock pessimism             -0.247     1.784    
                         clock uncertainty            0.522     2.306    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.489    bmprom_instance/data_reg_3_1
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.491    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack        2.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        8.476ns  (logic 3.421ns (40.360%)  route 5.055ns (59.640%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        3.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 48.145 - 40.000 ) 
    Source Clock Delay      (SCD):    5.388ns = ( 37.388 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.719    37.388    bmprom_instance/SYSCLK
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.260 r  bmprom_instance/data_reg_2_6/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.325    bmprom_instance/data_reg_2_6_n_0
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.750 r  bmprom_instance/data_reg_3_6/DOADO[0]
                         net (fo=1, routed)           4.990    45.740    bmprom_instance/data_reg_3_6_n_35
    SLICE_X26Y50         LUT4 (Prop_lut4_I3_O)        0.124    45.864 r  bmprom_instance/B[0]_i_1/O
                         net (fo=1, routed)           0.000    45.864    bmprom_instance_n_8
    SLICE_X26Y50         FDRE                                         r  B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.490    48.145    PCK
    SLICE_X26Y50         FDRE                                         r  B_reg[0]/C
                         clock pessimism              0.277    48.422    
                         clock uncertainty           -0.522    47.899    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)        0.029    47.928    B_reg[0]
  -------------------------------------------------------------------
                         required time                         47.928    
                         arrival time                         -45.864    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        8.083ns  (logic 3.421ns (42.321%)  route 4.662ns (57.679%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 48.143 - 40.000 ) 
    Source Clock Delay      (SCD):    5.396ns = ( 37.396 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.727    37.396    bmprom_instance/SYSCLK
    RAMB36_X0Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.268 r  bmprom_instance/data_reg_2_2/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.333    bmprom_instance/data_reg_2_2_n_0
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.758 r  bmprom_instance/data_reg_3_2/DOADO[0]
                         net (fo=1, routed)           4.597    45.355    bmprom_instance/data_reg_3_2_n_35
    SLICE_X33Y60         LUT4 (Prop_lut4_I3_O)        0.124    45.479 r  bmprom_instance/R[2]_i_3/O
                         net (fo=1, routed)           0.000    45.479    bmprom_instance_n_0
    SLICE_X33Y60         FDRE                                         r  R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.488    48.143    PCK
    SLICE_X33Y60         FDRE                                         r  R_reg[2]/C
                         clock pessimism              0.277    48.420    
                         clock uncertainty           -0.522    47.897    
    SLICE_X33Y60         FDRE (Setup_fdre_C_D)        0.031    47.928    R_reg[2]
  -------------------------------------------------------------------
                         required time                         47.928    
                         arrival time                         -45.479    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.479ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        8.084ns  (logic 3.421ns (42.318%)  route 4.663ns (57.682%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        3.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 48.142 - 40.000 ) 
    Source Clock Delay      (SCD):    5.364ns = ( 37.364 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.695    37.364    bmprom_instance/SYSCLK
    RAMB36_X0Y15         RAMB36E1                                     r  bmprom_instance/data_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.236 r  bmprom_instance/data_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.301    bmprom_instance/data_reg_0_0_n_0
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.726 r  bmprom_instance/data_reg_1_0/DOADO[0]
                         net (fo=1, routed)           4.598    45.324    bmprom_instance/data_reg_1_0_n_35
    SLICE_X26Y60         LUT4 (Prop_lut4_I1_O)        0.124    45.448 r  bmprom_instance/R[0]_i_1/O
                         net (fo=1, routed)           0.000    45.448    bmprom_instance_n_2
    SLICE_X26Y60         FDRE                                         r  R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.487    48.142    PCK
    SLICE_X26Y60         FDRE                                         r  R_reg[0]/C
                         clock pessimism              0.277    48.418    
                         clock uncertainty           -0.522    47.896    
    SLICE_X26Y60         FDRE (Setup_fdre_C_D)        0.031    47.927    R_reg[0]
  -------------------------------------------------------------------
                         required time                         47.927    
                         arrival time                         -45.448    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        8.034ns  (logic 3.421ns (42.583%)  route 4.613ns (57.417%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 48.142 - 40.000 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 37.369 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.700    37.369    bmprom_instance/SYSCLK
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.241 r  bmprom_instance/data_reg_2_4/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.306    bmprom_instance/data_reg_2_4_n_0
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.731 r  bmprom_instance/data_reg_3_4/DOADO[0]
                         net (fo=1, routed)           4.547    45.279    bmprom_instance/data_reg_3_4_n_35
    SLICE_X26Y60         LUT4 (Prop_lut4_I3_O)        0.124    45.403 r  bmprom_instance/G[1]_i_1/O
                         net (fo=1, routed)           0.000    45.403    bmprom_instance_n_4
    SLICE_X26Y60         FDRE                                         r  G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.487    48.142    PCK
    SLICE_X26Y60         FDRE                                         r  G_reg[1]/C
                         clock pessimism              0.277    48.418    
                         clock uncertainty           -0.522    47.896    
    SLICE_X26Y60         FDRE (Setup_fdre_C_D)        0.031    47.927    G_reg[1]
  -------------------------------------------------------------------
                         required time                         47.927    
                         arrival time                         -45.403    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.845ns  (logic 3.421ns (43.608%)  route 4.424ns (56.392%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 48.143 - 40.000 ) 
    Source Clock Delay      (SCD):    5.370ns = ( 37.370 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.701    37.370    bmprom_instance/SYSCLK
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.242 r  bmprom_instance/data_reg_2_5/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.307    bmprom_instance/data_reg_2_5_n_0
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.732 r  bmprom_instance/data_reg_3_5/DOADO[0]
                         net (fo=1, routed)           4.359    45.091    bmprom_instance/data_reg_3_5_n_35
    SLICE_X33Y60         LUT4 (Prop_lut4_I3_O)        0.124    45.215 r  bmprom_instance/G[2]_i_1/O
                         net (fo=1, routed)           0.000    45.215    bmprom_instance_n_3
    SLICE_X33Y60         FDRE                                         r  G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.488    48.143    PCK
    SLICE_X33Y60         FDRE                                         r  G_reg[2]/C
                         clock pessimism              0.277    48.420    
                         clock uncertainty           -0.522    47.897    
    SLICE_X33Y60         FDRE (Setup_fdre_C_D)        0.029    47.926    G_reg[2]
  -------------------------------------------------------------------
                         required time                         47.926    
                         arrival time                         -45.215    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.840ns  (logic 3.421ns (43.634%)  route 4.419ns (56.366%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        3.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 48.142 - 40.000 ) 
    Source Clock Delay      (SCD):    5.367ns = ( 37.367 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.698    37.367    bmprom_instance/SYSCLK
    RAMB36_X0Y13         RAMB36E1                                     r  bmprom_instance/data_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.239 r  bmprom_instance/data_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.304    bmprom_instance/data_reg_0_3_n_0
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.729 r  bmprom_instance/data_reg_1_3/DOADO[0]
                         net (fo=1, routed)           4.354    45.083    bmprom_instance/data_reg_1_3_n_35
    SLICE_X26Y60         LUT4 (Prop_lut4_I1_O)        0.124    45.207 r  bmprom_instance/G[0]_i_1/O
                         net (fo=1, routed)           0.000    45.207    bmprom_instance_n_5
    SLICE_X26Y60         FDRE                                         r  G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.487    48.142    PCK
    SLICE_X26Y60         FDRE                                         r  G_reg[0]/C
                         clock pessimism              0.277    48.418    
                         clock uncertainty           -0.522    47.896    
    SLICE_X26Y60         FDRE (Setup_fdre_C_D)        0.029    47.925    G_reg[0]
  -------------------------------------------------------------------
                         required time                         47.925    
                         arrival time                         -45.207    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.712ns  (logic 3.421ns (44.362%)  route 4.291ns (55.638%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 48.142 - 40.000 ) 
    Source Clock Delay      (SCD):    5.389ns = ( 37.389 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.720    37.389    bmprom_instance/SYSCLK
    RAMB36_X2Y9          RAMB36E1                                     r  bmprom_instance/data_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.261 r  bmprom_instance/data_reg_2_1/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.326    bmprom_instance/data_reg_2_1_n_0
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.751 r  bmprom_instance/data_reg_3_1/DOADO[0]
                         net (fo=1, routed)           4.225    44.976    bmprom_instance/data_reg_3_1_n_35
    SLICE_X31Y60         LUT4 (Prop_lut4_I3_O)        0.124    45.100 r  bmprom_instance/R[1]_i_1/O
                         net (fo=1, routed)           0.000    45.100    bmprom_instance_n_1
    SLICE_X31Y60         FDRE                                         r  R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.487    48.142    PCK
    SLICE_X31Y60         FDRE                                         r  R_reg[1]/C
                         clock pessimism              0.277    48.418    
                         clock uncertainty           -0.522    47.896    
    SLICE_X31Y60         FDRE (Setup_fdre_C_D)        0.029    47.925    R_reg[1]
  -------------------------------------------------------------------
                         required time                         47.925    
                         arrival time                         -45.100    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.720ns  (logic 3.421ns (44.315%)  route 4.299ns (55.685%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 48.145 - 40.000 ) 
    Source Clock Delay      (SCD):    5.373ns = ( 37.373 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.704    37.373    bmprom_instance/SYSCLK
    RAMB36_X1Y5          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.245 r  bmprom_instance/data_reg_2_8/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.310    bmprom_instance/data_reg_2_8_n_0
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.735 r  bmprom_instance/data_reg_3_8/DOADO[0]
                         net (fo=1, routed)           4.233    44.969    bmprom_instance/data_reg_3_8_n_35
    SLICE_X26Y50         LUT4 (Prop_lut4_I3_O)        0.124    45.093 r  bmprom_instance/B[2]_i_1/O
                         net (fo=1, routed)           0.000    45.093    bmprom_instance_n_6
    SLICE_X26Y50         FDRE                                         r  B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.490    48.145    PCK
    SLICE_X26Y50         FDRE                                         r  B_reg[2]/C
                         clock pessimism              0.277    48.422    
                         clock uncertainty           -0.522    47.899    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)        0.031    47.930    B_reg[2]
  -------------------------------------------------------------------
                         required time                         47.930    
                         arrival time                         -45.093    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.713ns  (logic 3.421ns (44.351%)  route 4.292ns (55.649%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.146ns = ( 48.146 - 40.000 ) 
    Source Clock Delay      (SCD):    5.370ns = ( 37.370 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.701    37.370    bmprom_instance/SYSCLK
    RAMB36_X2Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.242 r  bmprom_instance/data_reg_2_7/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.307    bmprom_instance/data_reg_2_7_n_0
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.732 r  bmprom_instance/data_reg_3_7/DOADO[0]
                         net (fo=1, routed)           4.227    44.959    bmprom_instance/data_reg_3_7_n_35
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.124    45.083 r  bmprom_instance/B[1]_i_1/O
                         net (fo=1, routed)           0.000    45.083    bmprom_instance_n_7
    SLICE_X33Y50         FDRE                                         r  B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.491    48.146    PCK
    SLICE_X33Y50         FDRE                                         r  B_reg[1]/C
                         clock pessimism              0.277    48.423    
                         clock uncertainty           -0.522    47.900    
    SLICE_X33Y50         FDRE (Setup_fdre_C_D)        0.029    47.929    B_reg[1]
  -------------------------------------------------------------------
                         required time                         47.929    
                         arrival time                         -45.083    
  -------------------------------------------------------------------
                         slack                                  2.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_mux_sel__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.467ns (10.138%)  route 4.139ns (89.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.958ns
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.486     4.877    bmprom_instance/SYSCLK
    SLICE_X26Y56         FDRE                                         r  bmprom_instance/data_reg_mux_sel__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y56         FDRE (Prop_fdre_C_Q)         0.367     5.244 r  bmprom_instance/data_reg_mux_sel__1/Q
                         net (fo=9, routed)           4.139     9.384    bmprom_instance/data_reg_mux_sel__1_n_0
    SLICE_X33Y60         LUT4 (Prop_lut4_I2_O)        0.100     9.484 r  bmprom_instance/R[2]_i_3/O
                         net (fo=1, routed)           0.000     9.484    bmprom_instance_n_0
    SLICE_X33Y60         FDRE                                         r  R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.661     8.958    PCK
    SLICE_X33Y60         FDRE                                         r  R_reg[2]/C
                         clock pessimism             -0.277     8.682    
                         clock uncertainty            0.522     9.204    
    SLICE_X33Y60         FDRE (Hold_fdre_C_D)         0.270     9.474    R_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.474    
                         arrival time                           9.484    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_mux_sel__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 0.467ns (10.134%)  route 4.141ns (89.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.958ns
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.486     4.877    bmprom_instance/SYSCLK
    SLICE_X26Y56         FDRE                                         r  bmprom_instance/data_reg_mux_sel__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y56         FDRE (Prop_fdre_C_Q)         0.367     5.244 r  bmprom_instance/data_reg_mux_sel__1/Q
                         net (fo=9, routed)           4.141     9.386    bmprom_instance/data_reg_mux_sel__1_n_0
    SLICE_X33Y60         LUT4 (Prop_lut4_I2_O)        0.100     9.486 r  bmprom_instance/G[2]_i_1/O
                         net (fo=1, routed)           0.000     9.486    bmprom_instance_n_3
    SLICE_X33Y60         FDRE                                         r  G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.661     8.958    PCK
    SLICE_X33Y60         FDRE                                         r  G_reg[2]/C
                         clock pessimism             -0.277     8.682    
                         clock uncertainty            0.522     9.204    
    SLICE_X33Y60         FDRE (Hold_fdre_C_D)         0.269     9.473    G_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.473    
                         arrival time                           9.486    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_1_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.453ns (31.730%)  route 3.126ns (68.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.961ns
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.546     4.938    bmprom_instance/SYSCLK
    RAMB36_X2Y8          RAMB36E1                                     r  bmprom_instance/data_reg_1_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.353     6.291 r  bmprom_instance/data_reg_1_7/DOADO[0]
                         net (fo=1, routed)           3.126     9.417    bmprom_instance/data_reg_1_7_n_35
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.100     9.517 r  bmprom_instance/B[1]_i_1/O
                         net (fo=1, routed)           0.000     9.517    bmprom_instance_n_7
    SLICE_X33Y50         FDRE                                         r  B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    PCK
    SLICE_X33Y50         FDRE                                         r  B_reg[1]/C
                         clock pessimism             -0.277     8.685    
                         clock uncertainty            0.522     9.207    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.269     9.476    B_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.476    
                         arrival time                           9.517    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_mux_sel__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.467ns (9.843%)  route 4.277ns (90.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.957ns
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.486     4.877    bmprom_instance/SYSCLK
    SLICE_X26Y56         FDRE                                         r  bmprom_instance/data_reg_mux_sel__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y56         FDRE (Prop_fdre_C_Q)         0.367     5.244 r  bmprom_instance/data_reg_mux_sel__1/Q
                         net (fo=9, routed)           4.277     9.522    bmprom_instance/data_reg_mux_sel__1_n_0
    SLICE_X26Y60         LUT4 (Prop_lut4_I2_O)        0.100     9.622 r  bmprom_instance/G[0]_i_1/O
                         net (fo=1, routed)           0.000     9.622    bmprom_instance_n_5
    SLICE_X26Y60         FDRE                                         r  G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.660     8.957    PCK
    SLICE_X26Y60         FDRE                                         r  G_reg[0]/C
                         clock pessimism             -0.277     8.681    
                         clock uncertainty            0.522     9.203    
    SLICE_X26Y60         FDRE (Hold_fdre_C_D)         0.269     9.472    G_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.472    
                         arrival time                           9.622    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_1_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.630ns (26.040%)  route 1.789ns (73.960%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.607     1.519    bmprom_instance/SYSCLK
    RAMB36_X1Y8          RAMB36E1                                     r  bmprom_instance/data_reg_1_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.104 r  bmprom_instance/data_reg_1_6/DOADO[0]
                         net (fo=1, routed)           1.789     3.894    bmprom_instance/data_reg_1_6_n_35
    SLICE_X26Y50         LUT4 (Prop_lut4_I1_O)        0.045     3.939 r  bmprom_instance/B[0]_i_1/O
                         net (fo=1, routed)           0.000     3.939    bmprom_instance_n_8
    SLICE_X26Y50         FDRE                                         r  B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.831     3.414    PCK
    SLICE_X26Y50         FDRE                                         r  B_reg[0]/C
                         clock pessimism             -0.247     3.167    
                         clock uncertainty            0.522     3.689    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.091     3.780    B_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_1_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.630ns (25.908%)  route 1.802ns (74.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.596     1.508    bmprom_instance/SYSCLK
    RAMB36_X1Y16         RAMB36E1                                     r  bmprom_instance/data_reg_1_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.093 r  bmprom_instance/data_reg_1_4/DOADO[0]
                         net (fo=1, routed)           1.802     3.895    bmprom_instance/data_reg_1_4_n_35
    SLICE_X26Y60         LUT4 (Prop_lut4_I1_O)        0.045     3.940 r  bmprom_instance/G[1]_i_1/O
                         net (fo=1, routed)           0.000     3.940    bmprom_instance_n_4
    SLICE_X26Y60         FDRE                                         r  G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.828     3.411    PCK
    SLICE_X26Y60         FDRE                                         r  G_reg[1]/C
                         clock pessimism             -0.247     3.164    
                         clock uncertainty            0.522     3.686    
    SLICE_X26Y60         FDRE (Hold_fdre_C_D)         0.092     3.778    G_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.778    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_3_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.630ns (25.815%)  route 1.810ns (74.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.602     1.514    bmprom_instance/SYSCLK
    RAMB36_X1Y6          RAMB36E1                                     r  bmprom_instance/data_reg_3_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.099 r  bmprom_instance/data_reg_3_8/DOADO[0]
                         net (fo=1, routed)           1.810     3.910    bmprom_instance/data_reg_3_8_n_35
    SLICE_X26Y50         LUT4 (Prop_lut4_I3_O)        0.045     3.955 r  bmprom_instance/B[2]_i_1/O
                         net (fo=1, routed)           0.000     3.955    bmprom_instance_n_6
    SLICE_X26Y50         FDRE                                         r  B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.831     3.414    PCK
    SLICE_X26Y50         FDRE                                         r  B_reg[2]/C
                         clock pessimism             -0.247     3.167    
                         clock uncertainty            0.522     3.689    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.092     3.781    B_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.781    
                         arrival time                           3.955    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.630ns (25.719%)  route 1.820ns (74.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.501    bmprom_instance/SYSCLK
    RAMB36_X1Y14         RAMB36E1                                     r  bmprom_instance/data_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.086 r  bmprom_instance/data_reg_1_1/DOADO[0]
                         net (fo=1, routed)           1.820     3.906    bmprom_instance/data_reg_1_1_n_35
    SLICE_X31Y60         LUT4 (Prop_lut4_I1_O)        0.045     3.951 r  bmprom_instance/R[1]_i_1/O
                         net (fo=1, routed)           0.000     3.951    bmprom_instance_n_1
    SLICE_X31Y60         FDRE                                         r  R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.828     3.411    PCK
    SLICE_X31Y60         FDRE                                         r  R_reg[1]/C
                         clock pessimism             -0.247     3.164    
                         clock uncertainty            0.522     3.686    
    SLICE_X31Y60         FDRE (Hold_fdre_C_D)         0.091     3.777    R_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.777    
                         arrival time                           3.951    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.630ns (25.830%)  route 1.809ns (74.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.610     1.522    bmprom_instance/SYSCLK
    RAMB36_X0Y8          RAMB36E1                                     r  bmprom_instance/data_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.107 r  bmprom_instance/data_reg_3_0/DOADO[0]
                         net (fo=1, routed)           1.809     3.916    bmprom_instance/data_reg_3_0_n_35
    SLICE_X26Y60         LUT4 (Prop_lut4_I3_O)        0.045     3.961 r  bmprom_instance/R[0]_i_1/O
                         net (fo=1, routed)           0.000     3.961    bmprom_instance_n_2
    SLICE_X26Y60         FDRE                                         r  R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.828     3.411    PCK
    SLICE_X26Y60         FDRE                                         r  R_reg[0]/C
                         clock pessimism             -0.247     3.164    
                         clock uncertainty            0.522     3.686    
    SLICE_X26Y60         FDRE (Hold_fdre_C_D)         0.092     3.778    R_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.778    
                         arrival time                           3.961    
  -------------------------------------------------------------------
                         slack                                  0.183    





