Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 13 11:23:07 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                    Path #1                                                                                                                                                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                         3.572 |                     0.000 |
| Path Delay                |                     0.442 |                                                                                                                                                                                                                                                                                                                                                                                                                                        33.066 |                     1.327 |
| Logic Delay               | 0.096(22%)                | 10.582(33%)                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0.096(8%)                 |
| Net Delay                 | 0.346(78%)                | 22.484(67%)                                                                                                                                                                                                                                                                                                                                                                                                                                   | 1.231(92%)                |
| Clock Skew                |                    -0.529 |                                                                                                                                                                                                                                                                                                                                                                                                                                        -0.201 |                    -0.559 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                       -29.703 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                               | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 55% x 7%                                                                                                                                                                                                                                                                                                                                                                                                                                      | 25% x 1%                  |
| Clock Region Distance     | (0, 0)                    | (2, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                        | (1, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                           760 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                  | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                            84 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                            84 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                           | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                           | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                          | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                          | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             4 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                            40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                        | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                        | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1977]/C   | sr_p.sr_1[1976]/C                                                                                                                                                                                                                                                                                                                                                                                                                             | sr_1[1031]/C              |
| End Point Pin             | sr_p.sr_1[1976]/D         | sr_1[1031]/D                                                                                                                                                                                                                                                                                                                                                                                                                                  | delay_block[0][1031]/D    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                    Path #2                                                                                                                                                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                         3.572 |                     0.000 |
| Path Delay                |                     0.442 |                                                                                                                                                                                                                                                                                                                                                                                                                                        33.044 |                     1.030 |
| Logic Delay               | 0.096(22%)                | 10.907(34%)                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0.097(10%)                |
| Net Delay                 | 0.346(78%)                | 22.137(66%)                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0.933(90%)                |
| Clock Skew                |                    -0.529 |                                                                                                                                                                                                                                                                                                                                                                                                                                        -0.222 |                    -0.559 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                       -29.702 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                               | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 57% x 6%                                                                                                                                                                                                                                                                                                                                                                                                                                      | 6% x 6%                   |
| Clock Region Distance     | (0, 0)                    | (2, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                        | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                           757 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                  | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                            84 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                            84 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                           | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                           | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                          | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                          | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             4 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                            40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                        | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                        | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1977]/C   | sr_p.sr_1[1976]/C                                                                                                                                                                                                                                                                                                                                                                                                                             | sr_1[3171]/C              |
| End Point Pin             | sr_p.sr_1[1976]/D         | sr_1[3171]/D                                                                                                                                                                                                                                                                                                                                                                                                                                  | delay_block[0][3171]/D    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                    Path #3                                                                                                                                                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                         3.572 |                     0.000 |
| Path Delay                |                     0.442 |                                                                                                                                                                                                                                                                                                                                                                                                                                        33.061 |                     1.833 |
| Logic Delay               | 0.096(22%)                | 10.582(33%)                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0.096(6%)                 |
| Net Delay                 | 0.346(78%)                | 22.479(67%)                                                                                                                                                                                                                                                                                                                                                                                                                                   | 1.737(94%)                |
| Clock Skew                |                    -0.529 |                                                                                                                                                                                                                                                                                                                                                                                                                                        -0.199 |                    -0.611 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                       -29.696 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                               | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 55% x 7%                                                                                                                                                                                                                                                                                                                                                                                                                                      | 20% x 2%                  |
| Clock Region Distance     | (0, 0)                    | (2, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                        | (1, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                           760 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                  | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                            84 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                            84 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                           | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                           | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                          | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                          | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             4 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                            40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                        | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                        | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1977]/C   | sr_p.sr_1[1976]/C                                                                                                                                                                                                                                                                                                                                                                                                                             | sr_1[1018]/C              |
| End Point Pin             | sr_p.sr_1[1976]/D         | sr_1[1018]/D                                                                                                                                                                                                                                                                                                                                                                                                                                  | delay_block[0][1018]/D    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                    Path #4                                                                                                                                                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                         3.572 |                     0.000 |
| Path Delay                |                     0.442 |                                                                                                                                                                                                                                                                                                                                                                                                                                        33.166 |                     1.089 |
| Logic Delay               | 0.096(22%)                | 10.857(33%)                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0.096(9%)                 |
| Net Delay                 | 0.346(78%)                | 22.309(67%)                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0.993(91%)                |
| Clock Skew                |                    -0.529 |                                                                                                                                                                                                                                                                                                                                                                                                                                        -0.093 |                    -0.709 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                       -29.695 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                               | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 57% x 6%                                                                                                                                                                                                                                                                                                                                                                                                                                      | 4% x 6%                   |
| Clock Region Distance     | (0, 0)                    | (3, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                        | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                           757 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                  | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                            84 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                            84 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                           | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                           | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                          | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                          | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             4 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                            40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                        | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                        | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1977]/C   | sr_p.sr_1[1976]/C                                                                                                                                                                                                                                                                                                                                                                                                                             | sr_1[3169]/C              |
| End Point Pin             | sr_p.sr_1[1976]/D         | sr_1[3169]/D                                                                                                                                                                                                                                                                                                                                                                                                                                  | delay_block[0][3169]/D    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                         Path #5                                                                                                                                                                                                                         |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   3.572 |                     0.000 |
| Path Delay                |                     0.421 |                                                                                                                                                                                                                                                                                                                                                                                                                                                  33.427 |                     1.017 |
| Logic Delay               | 0.093(23%)                | 10.038(31%)                                                                                                                                                                                                                                                                                                                                                                                                                                             | 0.096(10%)                |
| Net Delay                 | 0.328(77%)                | 23.389(69%)                                                                                                                                                                                                                                                                                                                                                                                                                                             | 0.921(90%)                |
| Clock Skew                |                    -0.517 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   0.169 |                    -0.810 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                 -29.694 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                         | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 38% x 8%                                                                                                                                                                                                                                                                                                                                                                                                                                                | 8% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (3, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                  | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                     836 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                            | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                      86 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                      86 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                     | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                     | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                    | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                    | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       4 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                      40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                  | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                  | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[887]/C    | sr_p.sr_1[886]/C                                                                                                                                                                                                                                                                                                                                                                                                                                        | sr_1[164]/C               |
| End Point Pin             | sr_p.sr_1[886]/D          | sr_1[164]/D                                                                                                                                                                                                                                                                                                                                                                                                                                             | delay_block[0][164]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                    Path #6                                                                                                                                                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                         3.572 |                     0.000 |
| Path Delay                |                     0.442 |                                                                                                                                                                                                                                                                                                                                                                                                                                        33.171 |                     0.979 |
| Logic Delay               | 0.096(22%)                | 10.857(33%)                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0.096(10%)                |
| Net Delay                 | 0.346(78%)                | 22.314(67%)                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0.883(90%)                |
| Clock Skew                |                    -0.529 |                                                                                                                                                                                                                                                                                                                                                                                                                                        -0.086 |                    -0.733 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                       -29.693 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                               | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 57% x 6%                                                                                                                                                                                                                                                                                                                                                                                                                                      | 1% x 6%                   |
| Clock Region Distance     | (0, 0)                    | (3, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                        | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                           757 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                  | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                            84 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                            84 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                           | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                           | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                          | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                          | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             4 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                            40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                        | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                        | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1977]/C   | sr_p.sr_1[1976]/C                                                                                                                                                                                                                                                                                                                                                                                                                             | sr_1[3152]/C              |
| End Point Pin             | sr_p.sr_1[1976]/D         | sr_1[3152]/D                                                                                                                                                                                                                                                                                                                                                                                                                                  | delay_block[0][3152]/D    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                         Path #7                                                                                                                                                                                                                         |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   3.572 |                     0.000 |
| Path Delay                |                     0.421 |                                                                                                                                                                                                                                                                                                                                                                                                                                                  33.372 |                     0.568 |
| Logic Delay               | 0.093(23%)                | 9.984(30%)                                                                                                                                                                                                                                                                                                                                                                                                                                              | 0.096(17%)                |
| Net Delay                 | 0.328(77%)                | 23.388(70%)                                                                                                                                                                                                                                                                                                                                                                                                                                             | 0.472(83%)                |
| Clock Skew                |                    -0.517 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   0.116 |                    -0.779 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                 -29.692 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                         | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 40% x 8%                                                                                                                                                                                                                                                                                                                                                                                                                                                | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (3, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                  | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                     836 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                            | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                      86 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                      86 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                     | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                     | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                    | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                    | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       4 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                      40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                  | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                  | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[887]/C    | sr_p.sr_1[886]/C                                                                                                                                                                                                                                                                                                                                                                                                                                        | sr_1[161]/C               |
| End Point Pin             | sr_p.sr_1[886]/D          | sr_1[161]/D                                                                                                                                                                                                                                                                                                                                                                                                                                             | delay_block[0][161]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                    Path #8                                                                                                                                                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                         3.572 |                     0.000 |
| Path Delay                |                     0.442 |                                                                                                                                                                                                                                                                                                                                                                                                                                        33.397 |                     0.657 |
| Logic Delay               | 0.096(22%)                | 10.524(32%)                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0.096(15%)                |
| Net Delay                 | 0.346(78%)                | 22.873(68%)                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0.561(85%)                |
| Clock Skew                |                    -0.529 |                                                                                                                                                                                                                                                                                                                                                                                                                                         0.142 |                    -0.876 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                       -29.691 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                               | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 56% x 8%                                                                                                                                                                                                                                                                                                                                                                                                                                      | 0% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (3, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                        | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                           776 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                  | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                            84 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                            84 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                           | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                           | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                          | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                          | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                            40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                        | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                        | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1977]/C   | sr_p.sr_1[1976]/C                                                                                                                                                                                                                                                                                                                                                                                                                             | sr_1[1950]/C              |
| End Point Pin             | sr_p.sr_1[1976]/D         | sr_1[1950]/D                                                                                                                                                                                                                                                                                                                                                                                                                                  | delay_block[0][1950]/D    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                            Path #9                                                                                                                                                                                                                           |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                        3.572 |                     0.000 |
| Path Delay                |                     0.442 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       33.106 |                     0.466 |
| Logic Delay               | 0.096(22%)                | 10.955(34%)                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 0.096(21%)                |
| Net Delay                 | 0.346(78%)                | 22.151(66%)                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 0.370(79%)                |
| Clock Skew                |                    -0.529 |                                                                                                                                                                                                                                                                                                                                                                                                                                                       -0.148 |                    -0.973 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                      -29.690 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                              | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 39% x 8%                                                                                                                                                                                                                                                                                                                                                                                                                                                     | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                       | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                          820 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                 | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                           87 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                           87 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                          | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                          | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                         | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                         | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                            3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                           44 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                       | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                       | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1977]/C   | sr_p.sr_1[1976]/C                                                                                                                                                                                                                                                                                                                                                                                                                                            | sr_1[435]/C               |
| End Point Pin             | sr_p.sr_1[1976]/D         | sr_1[435]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                  | delay_block[0][435]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                    Path #10                                                                                                                                                                                                                   |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                         3.572 |                     0.000 |
| Path Delay                |                     0.442 |                                                                                                                                                                                                                                                                                                                                                                                                                                        32.912 |                     0.324 |
| Logic Delay               | 0.096(22%)                | 10.588(33%)                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0.095(30%)                |
| Net Delay                 | 0.346(78%)                | 22.324(67%)                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0.229(70%)                |
| Clock Skew                |                    -0.529 |                                                                                                                                                                                                                                                                                                                                                                                                                                        -0.341 |                    -0.741 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                       -29.689 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                               | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 55% x 7%                                                                                                                                                                                                                                                                                                                                                                                                                                      | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                        | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                           812 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                  | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                            84 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                            84 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                           | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                           | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                          | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                          | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             6 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                            40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                        | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                        | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1977]/C   | sr_p.sr_1[1976]/C                                                                                                                                                                                                                                                                                                                                                                                                                             | sr_1[701]/C               |
| End Point Pin             | sr_p.sr_1[1976]/D         | sr_1[701]/D                                                                                                                                                                                                                                                                                                                                                                                                                                   | delay_block[0][701]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+-----+-----+-----+----+-----+
| End Point Clock | Requirement | 82 |  83 |  84 |  85 |  86 | 87 |  88 |
+-----------------+-------------+----+-----+-----+-----+-----+----+-----+
| clk             | 3.572ns     | 11 | 101 | 463 | 175 | 127 | 17 | 106 |
+-----------------+-------------+----+-----+-----+-----+-----+----+-----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------+------+----------------+-----------------+---------+-----------+------------+--------------+--------------+--------------+------------+-----+------+------+------+
|     Instance     |        Module        | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4     |     LUT5     |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------+------+----------------+-----------------+---------+-----------+------------+--------------+--------------+--------------+------------+-----+------+------+------+
| (top)            |              wrapper | 0.69 |           4.46 |          124267 | 0(0.0%) | 341(0.3%) | 6713(6.1%) | 12538(11.4%) | 70823(64.6%) | 19174(17.5%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst        |     retiming_bitonic | 0.69 |           4.80 |          108397 | 0(0.0%) | 340(0.3%) | 6713(6.2%) | 11373(10.5%) | 70811(65.3%) | 19160(17.7%) |          0 |   0 |    0 |    0 |    0 |
|  lsfr_1          |                 lfsr | 0.00 |           2.08 |            3330 | 0(0.0%) | 1(100.0%) |    0(0.0%) |      0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  reducer_1       |              reducer | 0.05 |           1.00 |            5547 | 0(0.0%) |   0(0.0%) |    0(0.0%) | 1109(100.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i | shift_reg_tap_3328_1 |   -^ |           5.22 |            3580 | 0(0.0%) |   0(0.0%) |    0(0.0%) |      0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o | shift_reg_tap_4096_1 | 0.00 |           1.00 |            3409 | 0(0.0%) |   0(0.0%) |    0(0.0%) |    56(69.1%) |    12(14.8%) |    13(16.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------+------+----------------+-----------------+---------+-----------+------------+--------------+--------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -^ -> There is no trend between module partitions and external edges. Hence Rent is not computable


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |         Congestion Window        |                                                                                                 Cell Names                                                                                                 | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |       103% | (CLEL_R_X93Y493,CLEL_R_X101Y508) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(66%),wrapper(33%)                                                                                                                                             |            0% |       3.35757 | 68%          | 0%         |  15% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                5 |       110% | (CLEL_R_X79Y378,CLEL_R_X94Y409)  | dut_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_low(50%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(43%),dut_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high(6%) |            0% |       4.39146 | 88%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                5 |       101% | (CLEL_R_X72Y444,DSP_X87Y475)     | dut_inst/sorter_inst/genblk1.bitonic_merge_i(89%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(6%)                                                                                                        |            0% |       3.83549 | 80%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                3 |       104% | (CLEM_X77Y472,CLEM_X81Y479)      | dut_inst/sorter_inst/genblk1.bitonic_merge_i(87%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(7%)                                                                                                       |            0% |       3.78571 | 78%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |         Congestion Window        |                                                                                                  Cell Names                                                                                                 | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           0.816% | (CLEM_X64Y449,CLEM_X95Y496)      | dut_inst/sorter_inst/genblk1.bitonic_merge_i(67%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(21%),wrapper(6%)                                                                                           |            0% |       3.76608 | 76%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                4 |           0.775% | (CLEL_R_X72Y417,CLEM_X87Y448)    | dut_inst/sorter_inst/genblk1.bitonic_merge_i(60%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(31%),wrapper(7%)                                                                                            |            0% |       3.88657 | 78%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                6 |           1.745% | (CLEM_X71Y385,CLEM_X86Y512)      | dut_inst/sorter_inst/genblk1.bitonic_merge_i(37%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(22%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(21%)                                                    |            0% |       4.07106 | 82%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.402% | (CLEL_R_X72Y457,CLEM_X87Y480)    | dut_inst/sorter_inst/genblk1.bitonic_merge_i(89%)                                                                                                                                                           |            0% |         3.623 | 76%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.774% | (CLEM_X80Y444,CLEM_X95Y507)      | dut_inst/sorter_inst/genblk1.bitonic_merge_i(70%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(24%)                                                                                                       |            0% |       3.55734 | 73%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Long   |                5 |           0.949% | (CLEL_R_X72Y420,CLEM_R_X103Y475) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(74%),wrapper(12%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(11%)                                                                                           |            0% |       3.69062 | 75%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                5 |           1.769% | (CLEL_R_X74Y390,CLEL_R_X89Y485)  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(51%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(31%),dut_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high(7%)                            |            0% |       3.92959 | 80%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                4 |           0.307% | (CLEM_X75Y457,CLEM_X90Y480)      | dut_inst/sorter_inst/genblk1.bitonic_merge_i(90%)                                                                                                                                                           |            0% |       3.59275 | 77%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                5 |           1.362% | (CLEM_X70Y436,CLEM_X85Y499)      | dut_inst/sorter_inst/genblk1.bitonic_merge_i(64%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(27%)                                                                                                       |            0% |       3.95455 | 80%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           1.149% | (CLEM_X73Y376,CLEM_X88Y423)      | dut_inst/sorter_inst/genblk1.bitonic_sort_low(47%),dut_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_low(34%),dut_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high(17%) |            0% |       4.33333 | 87%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           2.032% | (CLEL_R_X53Y484,CLEM_X84Y515)    | dut_inst/sorter_inst/genblk1.bitonic_sort_high(51%),dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low(42%)                                                                            |            0% |       4.34152 | 86%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           1.065% | (CLEL_R_X68Y434,CLEM_X83Y481)    | dut_inst/sorter_inst/genblk1.bitonic_merge_i(84%),wrapper(6%)                                                                                                                                               |            0% |       3.99881 | 82%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |                                              Cell Names                                              | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        85% | (CLEM_X76Y463,CLEM_X76Y463) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(87%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(12%) |            0% |           4.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        89% | (CLEM_X73Y459,CLEM_X73Y459) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(88%),wrapper(11%)                                       |            0% |             5 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+--------------+-----------------+--------------+----------------------+----------------------------------------------------------------+---------------------+
|   Tile Name  | RPM Grid Column | RPM Grid Row | Congestion in Window |                           Cell Names                           | Placer Max Overlap? |
+--------------+-----------------+--------------+----------------------+----------------------------------------------------------------+---------------------+
| CLEM_X94Y487 | 555             | 427          | 85%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(100%)             | N                   |
| CLEM_X94Y446 | 555             | 470          | 84%                  | wrapper(60%),dut_inst/sorter_inst/genblk1.bitonic_merge_i(40%) | N                   |
| CLEM_X94Y488 | 555             | 426          | 83%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(100%)             | N                   |
| CLEM_X94Y444 | 555             | 472          | 83%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(57%),wrapper(42%) | N                   |
| CLEM_X94Y445 | 555             | 471          | 83%                  | wrapper(50%),dut_inst/sorter_inst/genblk1.bitonic_merge_i(50%) | N                   |
| CLEM_X94Y486 | 555             | 428          | 83%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(100%)             | N                   |
| CLEM_X94Y464 | 555             | 451          | 82%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(100%)             | N                   |
| CLEM_X94Y447 | 555             | 469          | 81%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(100%)             | N                   |
| CLEM_X94Y489 | 555             | 425          | 81%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(100%)             | N                   |
| CLEM_X94Y463 | 555             | 452          | 81%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(100%)             | N                   |
+--------------+-----------------+--------------+----------------------+----------------------------------------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |                                                     Cell Names                                                    | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+
| CLEL_R_X85Y430 | 520             | 486          | 80%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(87%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(12%)              | N                   |
| CLEM_X95Y429   | 559             | 487          | 78%                  | wrapper(90%),dut_inst/sorter_inst/genblk1.bitonic_merge_i(9%)                                                     | N                   |
| CLEM_X91Y431   | 544             | 485          | 78%                  | wrapper(80%),dut_inst/sorter_inst/genblk1.bitonic_merge_i(20%)                                                    | N                   |
| CLEL_R_X86Y430 | 524             | 486          | 78%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                                | N                   |
| CLEL_R_X93Y430 | 554             | 486          | 77%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(66%),wrapper(33%)                                                    | N                   |
| CLEM_X91Y430   | 544             | 486          | 77%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(88%),wrapper(11%)                                                    | N                   |
| CLEM_X85Y430   | 518             | 486          | 76%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(88%),wrapper(11%)                                                    | N                   |
| CLEM_X87Y430   | 527             | 486          | 76%                  | dut_inst/sorter_inst/genblk1.bitonic_sort_low(50%),dut_inst/sorter_inst/genblk1.bitonic_merge_i(50%)              | N                   |
| CLEM_X92Y430   | 547             | 486          | 76%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(72%),wrapper(27%)                                                    | N                   |
| CLEL_R_X91Y430 | 546             | 486          | 76%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(75%),wrapper(12%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(12%) | N                   |
+----------------+-----------------+--------------+----------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+


