{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653627572497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653627572497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 16:59:32 2022 " "Processing started: Fri May 27 16:59:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653627572497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653627572497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off miniproject -c miniproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off miniproject -c miniproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653627572497 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1653627572855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/statemachinet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/statemachinet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-Mealy " "Found design unit 1: fsm-Mealy" {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573237 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/texttodisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/texttodisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 textToDisplay-a " "Found design unit 1: textToDisplay-a" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573243 ""} { "Info" "ISGN_ENTITY_NAME" "1 textToDisplay " "Found entity 1: textToDisplay" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouseinterface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mouseinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mouseInterface " "Found entity 1: mouseInterface" {  } { { "mouseInterface.bdf" "" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/mouseInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "../miniproject files/MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573246 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "../miniproject files/MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573246 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "../miniproject files/MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573246 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "../miniproject files/MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "../miniproject files/MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/bouncy_ball.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573255 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "../miniproject files/MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "../miniproject files/MiniprojectResources/ball.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573255 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "../miniproject files/MiniprojectResources/ball.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "textdisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file textdisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TextDisplay " "Found entity 1: TextDisplay" {  } { { "TextDisplay.bdf" "" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/TextDisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-arc2 " "Found design unit 1: seven_seg-arc2" {  } { { "../miniproject files/MiniprojectResources/seven_seg.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/seven_seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573263 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "../miniproject files/MiniprojectResources/seven_seg.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/seven_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movingball.bdf 1 1 " "Found 1 design units, including 1 entities, in source file movingball.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 movingball " "Found entity 1: movingball" {  } { { "movingball.bdf" "" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/movingball.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgadisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGAdisplay " "Found entity 1: VGAdisplay" {  } { { "VGAdisplay.bdf" "" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/VGAdisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573263 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ballwmouse.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/ballwmouse.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ballWMouse " "Found entity 1: ballWMouse" {  } { { "output_files/ballWMouse.bdf" "" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/output_files/ballWMouse.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/priority.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/priority.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Priority-a " "Found design unit 1: Priority-a" {  } { { "../miniproject files/MiniprojectResources/priority.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/priority.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Priority " "Found entity 1: Priority" {  } { { "../miniproject files/MiniprojectResources/priority.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/priority.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/background.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/background.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Background-a " "Found design unit 1: Background-a" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Background " "Found entity 1: Background" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmandbackground.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fsmandbackground.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FSMandBackground " "Found entity 1: FSMandBackground" {  } { { "FSMandBackground.bdf" "" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/FSMandBackground.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybirdfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flappybirdfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flappyBirdFinal " "Found entity 1: flappyBirdFinal" {  } { { "flappyBirdFinal.bdf" "" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-behavior " "Found design unit 1: pipes-behavior" {  } { { "../miniproject files/MiniprojectResources/pipes.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/pipes.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573280 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "../miniproject files/MiniprojectResources/pipes.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/pipes.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/randomnums.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rnata/documents/github/compsys305-mini-project/miniproject files/miniprojectresources/randomnums.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randomNums-behaviour " "Found design unit 1: randomNums-behaviour" {  } { { "../miniproject files/MiniprojectResources/randomNums.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/randomNums.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573280 ""} { "Info" "ISGN_ENTITY_NAME" "1 randomNums " "Found entity 1: randomNums" {  } { { "../miniproject files/MiniprojectResources/randomNums.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/randomNums.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573280 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flappyBirdFinal " "Elaborating entity \"flappyBirdFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1653627573330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst8 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst8\"" {  } { { "flappyBirdFinal.bdf" "inst8" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 272 576 800 448 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst1 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst1\"" {  } { { "flappyBirdFinal.bdf" "inst1" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 104 -616 -304 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst1\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/altpll0.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst1\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/altpll0.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst1\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573388 ""}  } { { "altpll0.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/altpll0.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653627573388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority Priority:inst5 " "Elaborating entity \"Priority\" for hierarchy \"Priority:inst5\"" {  } { { "flappyBirdFinal.bdf" "inst5" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 392 -328 -88 664 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:inst7 " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:inst7\"" {  } { { "flappyBirdFinal.bdf" "inst7" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 368 256 456 544 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst2 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst2\"" {  } { { "flappyBirdFinal.bdf" "inst2" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 80 296 560 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573463 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653627573463 "|flappyBirdFinal|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653627573463 "|flappyBirdFinal|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653627573463 "|flappyBirdFinal|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653627573463 "|flappyBirdFinal|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653627573463 "|flappyBirdFinal|MOUSE:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst24 " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst24\"" {  } { { "flappyBirdFinal.bdf" "inst24" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 640 152 336 784 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573471 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "parity statemachinet.vhd(9) " "VHDL Signal Declaration warning at statemachinet.vhd(9): used implicit default value for signal \"parity\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653627573471 "|flappyBirdFinal|fsm:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset statemachinet.vhd(79) " "VHDL Process Statement warning at statemachinet.vhd(79): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653627573471 "|flappyBirdFinal|fsm:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset statemachinet.vhd(87) " "VHDL Process Statement warning at statemachinet.vhd(87): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/statemachinet.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/statemachinet.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653627573471 "|flappyBirdFinal|fsm:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:inst32 " "Elaborating entity \"pipes\" for hierarchy \"pipes:inst32\"" {  } { { "flappyBirdFinal.bdf" "inst32" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { -280 -56 184 -136 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573471 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gap pipes.vhd(27) " "VHDL Signal Declaration warning at pipes.vhd(27): used explicit default value for signal \"gap\" because signal was never assigned a value" {  } { { "../miniproject files/MiniprojectResources/pipes.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/pipes.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653627573471 "|flappyBirdFinal|pipes:inst32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomNums randomNums:inst10 " "Elaborating entity \"randomNums\" for hierarchy \"randomNums:inst10\"" {  } { { "flappyBirdFinal.bdf" "inst10" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { -232 -328 -168 -152 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Background Background:inst23 " "Elaborating entity \"Background\" for hierarchy \"Background:inst23\"" {  } { { "flappyBirdFinal.bdf" "inst23" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 208 -136 80 320 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573480 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red_out background.vhd(17) " "VHDL Process Statement warning at background.vhd(17): inferring latch(es) for signal or variable \"red_out\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|Background:inst23"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green_out background.vhd(17) " "VHDL Process Statement warning at background.vhd(17): inferring latch(es) for signal or variable \"green_out\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|Background:inst23"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue_out background.vhd(17) " "VHDL Process Statement warning at background.vhd(17): inferring latch(es) for signal or variable \"blue_out\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[0\] background.vhd(17) " "Inferred latch for \"blue_out\[0\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[1\] background.vhd(17) " "Inferred latch for \"blue_out\[1\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[2\] background.vhd(17) " "Inferred latch for \"blue_out\[2\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[3\] background.vhd(17) " "Inferred latch for \"blue_out\[3\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[0\] background.vhd(17) " "Inferred latch for \"green_out\[0\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[1\] background.vhd(17) " "Inferred latch for \"green_out\[1\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[2\] background.vhd(17) " "Inferred latch for \"green_out\[2\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[3\] background.vhd(17) " "Inferred latch for \"green_out\[3\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[0\] background.vhd(17) " "Inferred latch for \"red_out\[0\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[1\] background.vhd(17) " "Inferred latch for \"red_out\[1\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[2\] background.vhd(17) " "Inferred latch for \"red_out\[2\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|Background:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[3\] background.vhd(17) " "Inferred latch for \"red_out\[3\]\" at background.vhd(17)" {  } { { "../miniproject files/MiniprojectResources/background.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/background.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|Background:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "textToDisplay textToDisplay:inst3 " "Elaborating entity \"textToDisplay\" for hierarchy \"textToDisplay:inst3\"" {  } { { "flappyBirdFinal.bdf" "inst3" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 784 -72 176 896 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573480 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sig_title textToDisplay.vhd(20) " "VHDL Signal Declaration warning at textToDisplay.vhd(20): used explicit default value for signal \"sig_title\" because signal was never assigned a value" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sig_trainT textToDisplay.vhd(24) " "VHDL Signal Declaration warning at textToDisplay.vhd(24): used explicit default value for signal \"sig_trainT\" because signal was never assigned a value" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sig_normT textToDisplay.vhd(30) " "VHDL Signal Declaration warning at textToDisplay.vhd(30): used explicit default value for signal \"sig_normT\" because signal was never assigned a value" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sig_lifeT textToDisplay.vhd(36) " "VHDL Signal Declaration warning at textToDisplay.vhd(36): used explicit default value for signal \"sig_lifeT\" because signal was never assigned a value" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sig_scoreT textToDisplay.vhd(39) " "VHDL Signal Declaration warning at textToDisplay.vhd(39): used explicit default value for signal \"sig_scoreT\" because signal was never assigned a value" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value textToDisplay.vhd(58) " "VHDL Process Statement warning at textToDisplay.vhd(58): signal \"value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value textToDisplay.vhd(72) " "VHDL Process Statement warning at textToDisplay.vhd(72): signal \"value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value textToDisplay.vhd(83) " "VHDL Process Statement warning at textToDisplay.vhd(83): signal \"value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_lifeT textToDisplay.vhd(96) " "VHDL Process Statement warning at textToDisplay.vhd(96): signal \"sig_lifeT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value textToDisplay.vhd(97) " "VHDL Process Statement warning at textToDisplay.vhd(97): signal \"value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_scoreT textToDisplay.vhd(106) " "VHDL Process Statement warning at textToDisplay.vhd(106): signal \"sig_scoreT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value textToDisplay.vhd(107) " "VHDL Process Statement warning at textToDisplay.vhd(107): signal \"value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_lifeT textToDisplay.vhd(126) " "VHDL Process Statement warning at textToDisplay.vhd(126): signal \"sig_lifeT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653627573480 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value textToDisplay.vhd(127) " "VHDL Process Statement warning at textToDisplay.vhd(127): signal \"value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_scoreT textToDisplay.vhd(136) " "VHDL Process Statement warning at textToDisplay.vhd(136): signal \"sig_scoreT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value textToDisplay.vhd(137) " "VHDL Process Statement warning at textToDisplay.vhd(137): signal \"value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "value textToDisplay.vhd(46) " "VHDL Process Statement warning at textToDisplay.vhd(46): inferring latch(es) for signal or variable \"value\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "character_address textToDisplay.vhd(46) " "VHDL Process Statement warning at textToDisplay.vhd(46): inferring latch(es) for signal or variable \"character_address\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "font_row textToDisplay.vhd(46) " "VHDL Process Statement warning at textToDisplay.vhd(46): inferring latch(es) for signal or variable \"font_row\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "font_col textToDisplay.vhd(46) " "VHDL Process Statement warning at textToDisplay.vhd(46): inferring latch(es) for signal or variable \"font_col\", which holds its previous value in one or more paths through the process" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[0\] textToDisplay.vhd(46) " "Inferred latch for \"font_col\[0\]\" at textToDisplay.vhd(46)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[1\] textToDisplay.vhd(46) " "Inferred latch for \"font_col\[1\]\" at textToDisplay.vhd(46)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[2\] textToDisplay.vhd(46) " "Inferred latch for \"font_col\[2\]\" at textToDisplay.vhd(46)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[0\] textToDisplay.vhd(46) " "Inferred latch for \"font_row\[0\]\" at textToDisplay.vhd(46)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[1\] textToDisplay.vhd(46) " "Inferred latch for \"font_row\[1\]\" at textToDisplay.vhd(46)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[2\] textToDisplay.vhd(46) " "Inferred latch for \"font_row\[2\]\" at textToDisplay.vhd(46)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[0\] textToDisplay.vhd(46) " "Inferred latch for \"character_address\[0\]\" at textToDisplay.vhd(46)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[1\] textToDisplay.vhd(46) " "Inferred latch for \"character_address\[1\]\" at textToDisplay.vhd(46)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[2\] textToDisplay.vhd(46) " "Inferred latch for \"character_address\[2\]\" at textToDisplay.vhd(46)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[3\] textToDisplay.vhd(46) " "Inferred latch for \"character_address\[3\]\" at textToDisplay.vhd(46)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[4\] textToDisplay.vhd(46) " "Inferred latch for \"character_address\[4\]\" at textToDisplay.vhd(46)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[5\] textToDisplay.vhd(46) " "Inferred latch for \"character_address\[5\]\" at textToDisplay.vhd(46)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[0\] textToDisplay.vhd(46) " "Inferred latch for \"value\[0\]\" at textToDisplay.vhd(46)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[1\] textToDisplay.vhd(46) " "Inferred latch for \"value\[1\]\" at textToDisplay.vhd(46)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[2\] textToDisplay.vhd(46) " "Inferred latch for \"value\[2\]\" at textToDisplay.vhd(46)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[3\] textToDisplay.vhd(46) " "Inferred latch for \"value\[3\]\" at textToDisplay.vhd(46)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[4\] textToDisplay.vhd(46) " "Inferred latch for \"value\[4\]\" at textToDisplay.vhd(46)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[5\] textToDisplay.vhd(46) " "Inferred latch for \"value\[5\]\" at textToDisplay.vhd(46)" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653627573488 "|flappyBirdFinal|textToDisplay:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:inst " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:inst\"" {  } { { "flappyBirdFinal.bdf" "inst" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 776 448 712 888 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:inst\|altsyncram:altsyncram_component\"" {  } { { "../miniproject files/MiniprojectResources/char_rom.vhd" "altsyncram_component" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:inst\|altsyncram:altsyncram_component\"" {  } { { "../miniproject files/MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653627573529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573529 ""}  } { { "../miniproject files/MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653627573529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653627573587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653627573587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653627573591 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[0\] " "Synthesized away node \"char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/altsyncram_kt91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../miniproject files/MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "flappyBirdFinal.bdf" "" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 776 448 712 888 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653627573696 "|flappyBirdFinal|char_rom:inst|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[1\] " "Synthesized away node \"char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/altsyncram_kt91.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../miniproject files/MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "flappyBirdFinal.bdf" "" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 776 448 712 888 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653627573696 "|flappyBirdFinal|char_rom:inst|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[2\] " "Synthesized away node \"char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/altsyncram_kt91.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../miniproject files/MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "flappyBirdFinal.bdf" "" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 776 448 712 888 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653627573696 "|flappyBirdFinal|char_rom:inst|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[3\] " "Synthesized away node \"char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/altsyncram_kt91.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../miniproject files/MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "flappyBirdFinal.bdf" "" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 776 448 712 888 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653627573696 "|flappyBirdFinal|char_rom:inst|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[4\] " "Synthesized away node \"char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/altsyncram_kt91.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../miniproject files/MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "flappyBirdFinal.bdf" "" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 776 448 712 888 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653627573696 "|flappyBirdFinal|char_rom:inst|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[5\] " "Synthesized away node \"char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/altsyncram_kt91.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../miniproject files/MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "flappyBirdFinal.bdf" "" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 776 448 712 888 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653627573696 "|flappyBirdFinal|char_rom:inst|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[6\] " "Synthesized away node \"char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/altsyncram_kt91.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../miniproject files/MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "flappyBirdFinal.bdf" "" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 776 448 712 888 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653627573696 "|flappyBirdFinal|char_rom:inst|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[7\] " "Synthesized away node \"char_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/altsyncram_kt91.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../miniproject files/MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "flappyBirdFinal.bdf" "" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 776 448 712 888 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653627573696 "|flappyBirdFinal|char_rom:inst|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1653627573696 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1653627573696 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 37 -1 0 } } { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1653627574421 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1653627574421 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1653627574677 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1653627574963 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1653627575130 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653627575130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "474 " "Implemented 474 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1653627575213 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1653627575213 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1653627575213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "453 " "Implemented 453 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1653627575213 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1653627575213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1653627575213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653627575237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 16:59:35 2022 " "Processing ended: Fri May 27 16:59:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653627575237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653627575237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653627575237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653627575237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653627576262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653627576263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 16:59:35 2022 " "Processing started: Fri May 27 16:59:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653627576263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653627576263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off miniproject -c miniproject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off miniproject -c miniproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653627576263 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653627576337 ""}
{ "Info" "0" "" "Project  = miniproject" {  } {  } 0 0 "Project  = miniproject" 0 0 "Fitter" 0 0 1653627576343 ""}
{ "Info" "0" "" "Revision = miniproject" {  } {  } 0 0 "Revision = miniproject" 0 0 "Fitter" 0 0 1653627576343 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1653627576414 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "miniproject EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"miniproject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653627576422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653627576464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653627576464 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/altpll0_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1653627576513 ""}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/altpll0_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1653627576513 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653627576547 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653627576554 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1653627576779 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1653627576779 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1653627576779 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653627576779 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 975 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653627576779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 977 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653627576779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 979 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653627576779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 981 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653627576779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 983 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653627576779 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653627576779 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_K22 IOPAD_X41_Y19_N14 " "Can't place multiple pins assigned to pin location Pin_K22 (IOPAD_X41_Y19_N14)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "blue_out\[0\] Pin_K22 IOPAD_X41_Y19_N14 " "Pin blue_out\[0\] is assigned to pin location Pin_K22 (IOPAD_X41_Y19_N14)" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { blue_out[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "blue_out\[0\]" } } } } { "flappyBirdFinal.bdf" "" { Schematic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 328 856 1032 344 "blue_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { blue_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1653627576779 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "~ALTERA_nCEO~ Pin_K22 IOPAD_X41_Y19_N14 " "Pin ~ALTERA_nCEO~ is assigned to pin location Pin_K22 (IOPAD_X41_Y19_N14)" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rnata/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 983 9224 9983 0}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1653627576779 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1653627576779 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653627576779 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1653627576913 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1653627576913 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653627577014 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 27 16:59:37 2022 " "Processing ended: Fri May 27 16:59:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653627577014 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653627577014 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653627577014 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653627577014 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 46 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 46 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653627577646 ""}
