// Seed: 663641196
module module_0;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  integer id_4;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    output logic id_2,
    inout tri1 id_3,
    output supply0 id_4,
    input wand id_5,
    input tri0 id_6,
    input wor id_7,
    input supply1 id_8
);
  bit id_10;
  wor id_11 = 1;
  localparam id_12 = id_5 == id_11;
  always id_2 <= id_10;
  module_0 modCall_1 ();
  wire id_13;
  wire id_14;
endmodule
