

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 2560 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 123 clock pin(s) of sequential element(s)
0 instances converted, 123 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element              Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------------
@KP:ckid0_0       PLL_inst.PLLInst_0.CLKOP     EHXPLLL                2560       phase_increment[63:0]
======================================================================================================
============================================================================= Gated/Generated Clocks ==============================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Unconverted Fanout     Sample Instance                          Explanation                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       cic_sine_inst.data_clk.Q[0]     dff                    123                    AMDemodulator_inst.amdemod_out[12:0]     Derived clock on input (not legal for GCC)
===================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

