// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module writeBackCacheDataDR (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_outData_din,
        p_outData_full_n,
        p_outData_write,
        p_digitReseversedOutputBuff_0_address0,
        p_digitReseversedOutputBuff_0_ce0,
        p_digitReseversedOutputBuff_0_q0,
        p_digitReseversedOutputBuff_1_address0,
        p_digitReseversedOutputBuff_1_ce0,
        p_digitReseversedOutputBuff_1_q0,
        p_digitReseversedOutputBuff_2_address0,
        p_digitReseversedOutputBuff_2_ce0,
        p_digitReseversedOutputBuff_2_q0,
        p_digitReseversedOutputBuff_3_address0,
        p_digitReseversedOutputBuff_3_ce0,
        p_digitReseversedOutputBuff_3_q0,
        p_digitReseversedOutputBuff_4_address0,
        p_digitReseversedOutputBuff_4_ce0,
        p_digitReseversedOutputBuff_4_q0,
        p_digitReseversedOutputBuff_5_address0,
        p_digitReseversedOutputBuff_5_ce0,
        p_digitReseversedOutputBuff_5_q0,
        p_digitReseversedOutputBuff_6_address0,
        p_digitReseversedOutputBuff_6_ce0,
        p_digitReseversedOutputBuff_6_q0,
        p_digitReseversedOutputBuff_7_address0,
        p_digitReseversedOutputBuff_7_ce0,
        p_digitReseversedOutputBuff_7_q0,
        p_digitReseversedOutputBuff_8_address0,
        p_digitReseversedOutputBuff_8_ce0,
        p_digitReseversedOutputBuff_8_q0,
        p_digitReseversedOutputBuff_9_address0,
        p_digitReseversedOutputBuff_9_ce0,
        p_digitReseversedOutputBuff_9_q0,
        p_digitReseversedOutputBuff_10_address0,
        p_digitReseversedOutputBuff_10_ce0,
        p_digitReseversedOutputBuff_10_q0,
        p_digitReseversedOutputBuff_11_address0,
        p_digitReseversedOutputBuff_11_ce0,
        p_digitReseversedOutputBuff_11_q0,
        p_digitReseversedOutputBuff_12_address0,
        p_digitReseversedOutputBuff_12_ce0,
        p_digitReseversedOutputBuff_12_q0,
        p_digitReseversedOutputBuff_13_address0,
        p_digitReseversedOutputBuff_13_ce0,
        p_digitReseversedOutputBuff_13_q0,
        p_digitReseversedOutputBuff_14_address0,
        p_digitReseversedOutputBuff_14_ce0,
        p_digitReseversedOutputBuff_14_q0,
        p_digitReseversedOutputBuff_15_address0,
        p_digitReseversedOutputBuff_15_ce0,
        p_digitReseversedOutputBuff_15_q0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [863:0] p_outData_din;
input   p_outData_full_n;
output   p_outData_write;
output  [7:0] p_digitReseversedOutputBuff_0_address0;
output   p_digitReseversedOutputBuff_0_ce0;
input  [53:0] p_digitReseversedOutputBuff_0_q0;
output  [7:0] p_digitReseversedOutputBuff_1_address0;
output   p_digitReseversedOutputBuff_1_ce0;
input  [53:0] p_digitReseversedOutputBuff_1_q0;
output  [7:0] p_digitReseversedOutputBuff_2_address0;
output   p_digitReseversedOutputBuff_2_ce0;
input  [53:0] p_digitReseversedOutputBuff_2_q0;
output  [7:0] p_digitReseversedOutputBuff_3_address0;
output   p_digitReseversedOutputBuff_3_ce0;
input  [53:0] p_digitReseversedOutputBuff_3_q0;
output  [7:0] p_digitReseversedOutputBuff_4_address0;
output   p_digitReseversedOutputBuff_4_ce0;
input  [53:0] p_digitReseversedOutputBuff_4_q0;
output  [7:0] p_digitReseversedOutputBuff_5_address0;
output   p_digitReseversedOutputBuff_5_ce0;
input  [53:0] p_digitReseversedOutputBuff_5_q0;
output  [7:0] p_digitReseversedOutputBuff_6_address0;
output   p_digitReseversedOutputBuff_6_ce0;
input  [53:0] p_digitReseversedOutputBuff_6_q0;
output  [7:0] p_digitReseversedOutputBuff_7_address0;
output   p_digitReseversedOutputBuff_7_ce0;
input  [53:0] p_digitReseversedOutputBuff_7_q0;
output  [7:0] p_digitReseversedOutputBuff_8_address0;
output   p_digitReseversedOutputBuff_8_ce0;
input  [53:0] p_digitReseversedOutputBuff_8_q0;
output  [7:0] p_digitReseversedOutputBuff_9_address0;
output   p_digitReseversedOutputBuff_9_ce0;
input  [53:0] p_digitReseversedOutputBuff_9_q0;
output  [7:0] p_digitReseversedOutputBuff_10_address0;
output   p_digitReseversedOutputBuff_10_ce0;
input  [53:0] p_digitReseversedOutputBuff_10_q0;
output  [7:0] p_digitReseversedOutputBuff_11_address0;
output   p_digitReseversedOutputBuff_11_ce0;
input  [53:0] p_digitReseversedOutputBuff_11_q0;
output  [7:0] p_digitReseversedOutputBuff_12_address0;
output   p_digitReseversedOutputBuff_12_ce0;
input  [53:0] p_digitReseversedOutputBuff_12_q0;
output  [7:0] p_digitReseversedOutputBuff_13_address0;
output   p_digitReseversedOutputBuff_13_ce0;
input  [53:0] p_digitReseversedOutputBuff_13_q0;
output  [7:0] p_digitReseversedOutputBuff_14_address0;
output   p_digitReseversedOutputBuff_14_ce0;
input  [53:0] p_digitReseversedOutputBuff_14_q0;
output  [7:0] p_digitReseversedOutputBuff_15_address0;
output   p_digitReseversedOutputBuff_15_ce0;
input  [53:0] p_digitReseversedOutputBuff_15_q0;

reg ap_done;
reg ap_idle;
reg p_outData_write;
reg p_digitReseversedOutputBuff_0_ce0;
reg p_digitReseversedOutputBuff_1_ce0;
reg p_digitReseversedOutputBuff_2_ce0;
reg p_digitReseversedOutputBuff_3_ce0;
reg p_digitReseversedOutputBuff_4_ce0;
reg p_digitReseversedOutputBuff_5_ce0;
reg p_digitReseversedOutputBuff_6_ce0;
reg p_digitReseversedOutputBuff_7_ce0;
reg p_digitReseversedOutputBuff_8_ce0;
reg p_digitReseversedOutputBuff_9_ce0;
reg p_digitReseversedOutputBuff_10_ce0;
reg p_digitReseversedOutputBuff_11_ce0;
reg p_digitReseversedOutputBuff_12_ce0;
reg p_digitReseversedOutputBuff_13_ce0;
reg p_digitReseversedOutputBuff_14_ce0;
reg p_digitReseversedOutputBuff_15_ce0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [0:0] icmp_ln180_reg_14590;
reg   [0:0] icmp_ln180_reg_14590_pp0_iter2_reg;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
reg    ap_block_state7_pp0_stage0_iter5;
reg    ap_enable_reg_pp0_iter5;
reg    ap_block_pp0_stage0_11001;
reg    p_outData_blk_n;
wire    ap_block_pp0_stage0;
reg   [7:0] r_0201_reg_386;
reg   [53:0] temp_0_0200_reg_400;
reg   [53:0] temp_1_0199_reg_414;
reg   [53:0] temp_2_0198_reg_428;
reg   [53:0] temp_3_0197_reg_442;
reg   [53:0] temp_4_0196_reg_456;
reg   [53:0] temp_5_0195_reg_470;
reg   [53:0] temp_6_0194_reg_484;
reg   [53:0] temp_7_0193_reg_498;
reg   [53:0] temp_8_0192_reg_512;
reg   [53:0] temp_9_0191_reg_526;
reg   [53:0] temp_10_0190_reg_540;
reg   [53:0] temp_11_0189_reg_554;
reg   [53:0] temp_12_0188_reg_568;
reg   [53:0] temp_13_0187_reg_582;
reg   [53:0] temp_14_0186_reg_596;
reg   [53:0] temp_15_0185_reg_610;
wire   [3:0] trunc_ln180_fu_13984_p1;
reg   [3:0] trunc_ln180_reg_14481;
wire    ap_CS_fsm_pp0_stage0;
wire   [3:0] sub_ln150_fu_13998_p2;
reg   [3:0] sub_ln150_reg_14500;
reg   [3:0] sub_ln150_reg_14500_pp0_iter1_reg;
reg   [3:0] sub_ln150_reg_14500_pp0_iter2_reg;
wire   [7:0] r_fu_14017_p2;
reg   [7:0] r_reg_14509;
wire    ap_enable_reg_pp0_iter0;
wire   [3:0] sub_ln201_fu_14023_p2;
reg   [3:0] sub_ln201_reg_14514;
reg   [3:0] sub_ln201_reg_14514_pp0_iter1_reg;
reg   [3:0] sub_ln201_reg_14514_pp0_iter2_reg;
reg   [3:0] sub_ln201_reg_14514_pp0_iter3_reg;
reg   [3:0] tmp_2_reg_14520;
reg   [3:0] tmp_3_reg_14525;
reg   [3:0] tmp_4_reg_14530;
reg   [3:0] tmp_5_reg_14535;
reg   [3:0] tmp_6_reg_14540;
reg   [3:0] tmp_7_reg_14545;
reg   [3:0] tmp_8_reg_14550;
reg   [3:0] tmp_1_reg_14555;
reg   [3:0] tmp_9_reg_14560;
reg   [3:0] tmp_10_reg_14565;
reg   [3:0] tmp_11_reg_14570;
reg   [3:0] tmp_12_reg_14575;
reg   [3:0] tmp_13_reg_14580;
reg   [3:0] tmp_14_reg_14585;
wire   [0:0] icmp_ln180_fu_14261_p2;
reg   [0:0] icmp_ln180_reg_14590_pp0_iter1_reg;
reg   [0:0] icmp_ln180_reg_14590_pp0_iter3_reg;
reg   [0:0] icmp_ln180_reg_14590_pp0_iter4_reg;
reg   [53:0] temp_0_reg_14669;
reg   [53:0] temp_0_2_36_reg_14709;
reg   [53:0] temp_0_3_37_reg_14729;
reg   [53:0] temp_0_4_38_reg_14749;
reg   [53:0] temp_0_5_39_reg_14769;
reg   [53:0] temp_0_6_40_reg_14789;
reg   [53:0] temp_0_7_41_reg_14809;
reg   [53:0] temp_0_8_42_reg_14829;
wire   [3:0] xor_ln203_fu_14438_p2;
reg   [3:0] xor_ln203_reg_14849;
reg   [53:0] temp_0_9_43_reg_14853;
reg   [53:0] temp_0_10_44_reg_14873;
reg   [53:0] temp_0_11_45_reg_14893;
reg   [53:0] temp_0_12_46_reg_14913;
reg   [53:0] temp_0_13_47_reg_14933;
reg   [53:0] temp_0_14_48_reg_14953;
reg   [53:0] temp_0_15_49_reg_14973;
wire   [863:0] tmp_s_fu_14443_p17;
reg   [863:0] tmp_s_reg_14993;
reg    rewind_ap_ready;
reg    rewind_ap_ready_reg;
reg    rewind_enable;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter4;
reg   [7:0] ap_phi_mux_r_0201_phi_fu_390_p6;
reg   [53:0] ap_phi_mux_temp_0_16_phi_fu_13934_p32;
reg   [53:0] ap_phi_mux_temp_0_0200_phi_fu_404_p6;
reg   [53:0] ap_phi_mux_temp_1_16_phi_fu_13880_p32;
reg   [53:0] ap_phi_mux_temp_1_0199_phi_fu_418_p6;
reg   [53:0] ap_phi_mux_temp_2_16_phi_fu_13826_p32;
reg   [53:0] ap_phi_mux_temp_2_0198_phi_fu_432_p6;
reg   [53:0] ap_phi_mux_temp_3_16_phi_fu_13772_p32;
reg   [53:0] ap_phi_mux_temp_3_0197_phi_fu_446_p6;
reg   [53:0] ap_phi_mux_temp_4_16_phi_fu_13718_p32;
reg   [53:0] ap_phi_mux_temp_4_0196_phi_fu_460_p6;
reg   [53:0] ap_phi_mux_temp_5_16_phi_fu_13664_p32;
reg   [53:0] ap_phi_mux_temp_5_0195_phi_fu_474_p6;
reg   [53:0] ap_phi_mux_temp_6_16_phi_fu_13610_p32;
reg   [53:0] ap_phi_mux_temp_6_0194_phi_fu_488_p6;
reg   [53:0] ap_phi_mux_temp_7_16_phi_fu_13556_p32;
reg   [53:0] ap_phi_mux_temp_7_0193_phi_fu_502_p6;
reg   [53:0] ap_phi_mux_temp_8_16_phi_fu_13502_p32;
reg   [53:0] ap_phi_mux_temp_8_0192_phi_fu_516_p6;
reg   [53:0] ap_phi_mux_temp_9_16_phi_fu_13448_p32;
reg   [53:0] ap_phi_mux_temp_9_0191_phi_fu_530_p6;
reg   [53:0] ap_phi_mux_temp_10_16_phi_fu_13394_p32;
reg   [53:0] ap_phi_mux_temp_10_0190_phi_fu_544_p6;
reg   [53:0] ap_phi_mux_temp_11_16_phi_fu_13340_p32;
reg   [53:0] ap_phi_mux_temp_11_0189_phi_fu_558_p6;
reg   [53:0] ap_phi_mux_temp_12_16_phi_fu_13286_p32;
reg   [53:0] ap_phi_mux_temp_12_0188_phi_fu_572_p6;
reg   [53:0] ap_phi_mux_temp_13_16_phi_fu_13232_p32;
reg   [53:0] ap_phi_mux_temp_13_0187_phi_fu_586_p6;
reg   [53:0] ap_phi_mux_temp_14_16_phi_fu_13178_p32;
reg   [53:0] ap_phi_mux_temp_14_0186_phi_fu_600_p6;
reg   [53:0] ap_phi_mux_temp_15_16_phi_fu_13124_p32;
reg   [53:0] ap_phi_mux_temp_15_0185_phi_fu_614_p6;
reg   [53:0] ap_phi_mux_temp_15_1_phi_fu_627_p32;
wire   [53:0] ap_phi_reg_pp0_iter3_temp_15_1_reg_624;
reg   [53:0] ap_phi_mux_temp_14_1_phi_fu_680_p32;
wire   [53:0] ap_phi_reg_pp0_iter3_temp_14_1_reg_677;
reg   [53:0] ap_phi_mux_temp_13_1_phi_fu_733_p32;
wire   [53:0] ap_phi_reg_pp0_iter3_temp_13_1_reg_730;
reg   [53:0] ap_phi_mux_temp_12_1_phi_fu_786_p32;
wire   [53:0] ap_phi_reg_pp0_iter3_temp_12_1_reg_783;
reg   [53:0] ap_phi_mux_temp_11_1_phi_fu_839_p32;
wire   [53:0] ap_phi_reg_pp0_iter3_temp_11_1_reg_836;
reg   [53:0] ap_phi_mux_temp_10_1_phi_fu_892_p32;
wire   [53:0] ap_phi_reg_pp0_iter3_temp_10_1_reg_889;
reg   [53:0] ap_phi_mux_temp_9_1_phi_fu_945_p32;
wire   [53:0] ap_phi_reg_pp0_iter3_temp_9_1_reg_942;
reg   [53:0] ap_phi_mux_temp_8_1_phi_fu_998_p32;
wire   [53:0] ap_phi_reg_pp0_iter3_temp_8_1_reg_995;
reg   [53:0] ap_phi_mux_temp_7_1_phi_fu_1051_p32;
wire   [53:0] ap_phi_reg_pp0_iter3_temp_7_1_reg_1048;
reg   [53:0] ap_phi_mux_temp_6_1_phi_fu_1104_p32;
wire   [53:0] ap_phi_reg_pp0_iter3_temp_6_1_reg_1101;
reg   [53:0] ap_phi_mux_temp_5_1_phi_fu_1157_p32;
wire   [53:0] ap_phi_reg_pp0_iter3_temp_5_1_reg_1154;
reg   [53:0] ap_phi_mux_temp_4_1_phi_fu_1210_p32;
wire   [53:0] ap_phi_reg_pp0_iter3_temp_4_1_reg_1207;
reg   [53:0] ap_phi_mux_temp_3_1_phi_fu_1263_p32;
wire   [53:0] ap_phi_reg_pp0_iter3_temp_3_1_reg_1260;
reg   [53:0] ap_phi_mux_temp_2_1_phi_fu_1316_p32;
wire   [53:0] ap_phi_reg_pp0_iter3_temp_2_1_reg_1313;
reg   [53:0] ap_phi_mux_temp_1_1_phi_fu_1369_p32;
wire   [53:0] ap_phi_reg_pp0_iter3_temp_1_1_reg_1366;
reg   [53:0] ap_phi_mux_temp_0_1_phi_fu_1422_p32;
wire   [53:0] ap_phi_reg_pp0_iter3_temp_0_1_reg_1419;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_15_2_reg_1472;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_15_2_reg_1472;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_15_2_reg_1472;
reg   [53:0] ap_phi_reg_pp0_iter3_temp_15_2_reg_1472;
reg   [53:0] ap_phi_reg_pp0_iter4_temp_15_2_reg_1472;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_14_2_reg_1524;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_14_2_reg_1524;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_14_2_reg_1524;
reg   [53:0] ap_phi_reg_pp0_iter3_temp_14_2_reg_1524;
reg   [53:0] ap_phi_reg_pp0_iter4_temp_14_2_reg_1524;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_13_2_reg_1576;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_13_2_reg_1576;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_13_2_reg_1576;
reg   [53:0] ap_phi_reg_pp0_iter3_temp_13_2_reg_1576;
reg   [53:0] ap_phi_reg_pp0_iter4_temp_13_2_reg_1576;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_12_2_reg_1628;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_12_2_reg_1628;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_12_2_reg_1628;
reg   [53:0] ap_phi_reg_pp0_iter3_temp_12_2_reg_1628;
reg   [53:0] ap_phi_reg_pp0_iter4_temp_12_2_reg_1628;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_11_2_reg_1680;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_11_2_reg_1680;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_11_2_reg_1680;
reg   [53:0] ap_phi_reg_pp0_iter3_temp_11_2_reg_1680;
reg   [53:0] ap_phi_reg_pp0_iter4_temp_11_2_reg_1680;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_10_2_reg_1732;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_10_2_reg_1732;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_10_2_reg_1732;
reg   [53:0] ap_phi_reg_pp0_iter3_temp_10_2_reg_1732;
reg   [53:0] ap_phi_reg_pp0_iter4_temp_10_2_reg_1732;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_9_2_reg_1784;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_9_2_reg_1784;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_9_2_reg_1784;
reg   [53:0] ap_phi_reg_pp0_iter3_temp_9_2_reg_1784;
reg   [53:0] ap_phi_reg_pp0_iter4_temp_9_2_reg_1784;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_8_2_reg_1836;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_8_2_reg_1836;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_8_2_reg_1836;
reg   [53:0] ap_phi_reg_pp0_iter3_temp_8_2_reg_1836;
reg   [53:0] ap_phi_reg_pp0_iter4_temp_8_2_reg_1836;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_7_2_reg_1888;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_7_2_reg_1888;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_7_2_reg_1888;
reg   [53:0] ap_phi_reg_pp0_iter3_temp_7_2_reg_1888;
reg   [53:0] ap_phi_reg_pp0_iter4_temp_7_2_reg_1888;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_6_2_reg_1940;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_6_2_reg_1940;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_6_2_reg_1940;
reg   [53:0] ap_phi_reg_pp0_iter3_temp_6_2_reg_1940;
reg   [53:0] ap_phi_reg_pp0_iter4_temp_6_2_reg_1940;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_5_2_reg_1992;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_5_2_reg_1992;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_5_2_reg_1992;
reg   [53:0] ap_phi_reg_pp0_iter3_temp_5_2_reg_1992;
reg   [53:0] ap_phi_reg_pp0_iter4_temp_5_2_reg_1992;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_4_2_reg_2044;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_4_2_reg_2044;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_4_2_reg_2044;
reg   [53:0] ap_phi_reg_pp0_iter3_temp_4_2_reg_2044;
reg   [53:0] ap_phi_reg_pp0_iter4_temp_4_2_reg_2044;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_3_2_reg_2096;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_3_2_reg_2096;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_3_2_reg_2096;
reg   [53:0] ap_phi_reg_pp0_iter3_temp_3_2_reg_2096;
reg   [53:0] ap_phi_reg_pp0_iter4_temp_3_2_reg_2096;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_2_2_reg_2148;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_2_2_reg_2148;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_2_2_reg_2148;
reg   [53:0] ap_phi_reg_pp0_iter3_temp_2_2_reg_2148;
reg   [53:0] ap_phi_reg_pp0_iter4_temp_2_2_reg_2148;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_1_2_reg_2200;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_1_2_reg_2200;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_1_2_reg_2200;
reg   [53:0] ap_phi_reg_pp0_iter3_temp_1_2_reg_2200;
reg   [53:0] ap_phi_reg_pp0_iter4_temp_1_2_reg_2200;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_0_2_reg_2252;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_0_2_reg_2252;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_0_2_reg_2252;
reg   [53:0] ap_phi_reg_pp0_iter3_temp_0_2_reg_2252;
reg   [53:0] ap_phi_reg_pp0_iter4_temp_0_2_reg_2252;
reg   [53:0] ap_phi_mux_temp_15_3_phi_fu_2307_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_15_3_reg_2304;
reg   [53:0] ap_phi_mux_temp_14_3_phi_fu_2359_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_14_3_reg_2356;
reg   [53:0] ap_phi_mux_temp_13_3_phi_fu_2411_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_13_3_reg_2408;
reg   [53:0] ap_phi_mux_temp_12_3_phi_fu_2463_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_12_3_reg_2460;
reg   [53:0] ap_phi_mux_temp_11_3_phi_fu_2515_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_11_3_reg_2512;
reg   [53:0] ap_phi_mux_temp_10_3_phi_fu_2567_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_10_3_reg_2564;
reg   [53:0] ap_phi_mux_temp_9_3_phi_fu_2619_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_9_3_reg_2616;
reg   [53:0] ap_phi_mux_temp_8_3_phi_fu_2671_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_8_3_reg_2668;
reg   [53:0] ap_phi_mux_temp_7_3_phi_fu_2723_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_7_3_reg_2720;
reg   [53:0] ap_phi_mux_temp_6_3_phi_fu_2775_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_6_3_reg_2772;
reg   [53:0] ap_phi_mux_temp_5_3_phi_fu_2827_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_5_3_reg_2824;
reg   [53:0] ap_phi_mux_temp_4_3_phi_fu_2879_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_4_3_reg_2876;
reg   [53:0] ap_phi_mux_temp_3_3_phi_fu_2931_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_3_3_reg_2928;
reg   [53:0] ap_phi_mux_temp_2_3_phi_fu_2983_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_2_3_reg_2980;
reg   [53:0] ap_phi_mux_temp_1_3_phi_fu_3035_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_1_3_reg_3032;
reg   [53:0] ap_phi_mux_temp_0_3_phi_fu_3087_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_0_3_reg_3084;
reg   [53:0] ap_phi_mux_temp_15_4_phi_fu_3139_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_15_4_reg_3136;
reg   [53:0] ap_phi_mux_temp_14_4_phi_fu_3191_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_14_4_reg_3188;
reg   [53:0] ap_phi_mux_temp_13_4_phi_fu_3243_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_13_4_reg_3240;
reg   [53:0] ap_phi_mux_temp_12_4_phi_fu_3295_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_12_4_reg_3292;
reg   [53:0] ap_phi_mux_temp_11_4_phi_fu_3347_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_11_4_reg_3344;
reg   [53:0] ap_phi_mux_temp_10_4_phi_fu_3399_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_10_4_reg_3396;
reg   [53:0] ap_phi_mux_temp_9_4_phi_fu_3451_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_9_4_reg_3448;
reg   [53:0] ap_phi_mux_temp_8_4_phi_fu_3503_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_8_4_reg_3500;
reg   [53:0] ap_phi_mux_temp_7_4_phi_fu_3555_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_7_4_reg_3552;
reg   [53:0] ap_phi_mux_temp_6_4_phi_fu_3607_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_6_4_reg_3604;
reg   [53:0] ap_phi_mux_temp_5_4_phi_fu_3659_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_5_4_reg_3656;
reg   [53:0] ap_phi_mux_temp_4_4_phi_fu_3711_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_4_4_reg_3708;
reg   [53:0] ap_phi_mux_temp_3_4_phi_fu_3763_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_3_4_reg_3760;
reg   [53:0] ap_phi_mux_temp_2_4_phi_fu_3815_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_2_4_reg_3812;
reg   [53:0] ap_phi_mux_temp_1_4_phi_fu_3867_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_1_4_reg_3864;
reg   [53:0] ap_phi_mux_temp_0_4_phi_fu_3919_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_0_4_reg_3916;
reg   [53:0] ap_phi_mux_temp_15_5_phi_fu_3971_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_15_5_reg_3968;
reg   [53:0] ap_phi_mux_temp_14_5_phi_fu_4023_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_14_5_reg_4020;
reg   [53:0] ap_phi_mux_temp_13_5_phi_fu_4075_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_13_5_reg_4072;
reg   [53:0] ap_phi_mux_temp_12_5_phi_fu_4127_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_12_5_reg_4124;
reg   [53:0] ap_phi_mux_temp_11_5_phi_fu_4179_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_11_5_reg_4176;
reg   [53:0] ap_phi_mux_temp_10_5_phi_fu_4231_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_10_5_reg_4228;
reg   [53:0] ap_phi_mux_temp_9_5_phi_fu_4283_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_9_5_reg_4280;
reg   [53:0] ap_phi_mux_temp_8_5_phi_fu_4335_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_8_5_reg_4332;
reg   [53:0] ap_phi_mux_temp_7_5_phi_fu_4387_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_7_5_reg_4384;
reg   [53:0] ap_phi_mux_temp_6_5_phi_fu_4439_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_6_5_reg_4436;
reg   [53:0] ap_phi_mux_temp_5_5_phi_fu_4491_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_5_5_reg_4488;
reg   [53:0] ap_phi_mux_temp_4_5_phi_fu_4543_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_4_5_reg_4540;
reg   [53:0] ap_phi_mux_temp_3_5_phi_fu_4595_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_3_5_reg_4592;
reg   [53:0] ap_phi_mux_temp_2_5_phi_fu_4647_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_2_5_reg_4644;
reg   [53:0] ap_phi_mux_temp_1_5_phi_fu_4699_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_1_5_reg_4696;
reg   [53:0] ap_phi_mux_temp_0_5_phi_fu_4751_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_0_5_reg_4748;
reg   [53:0] ap_phi_mux_temp_15_6_phi_fu_4803_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_15_6_reg_4800;
reg   [53:0] ap_phi_mux_temp_14_6_phi_fu_4855_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_14_6_reg_4852;
reg   [53:0] ap_phi_mux_temp_13_6_phi_fu_4907_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_13_6_reg_4904;
reg   [53:0] ap_phi_mux_temp_12_6_phi_fu_4959_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_12_6_reg_4956;
reg   [53:0] ap_phi_mux_temp_11_6_phi_fu_5011_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_11_6_reg_5008;
reg   [53:0] ap_phi_mux_temp_10_6_phi_fu_5063_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_10_6_reg_5060;
reg   [53:0] ap_phi_mux_temp_9_6_phi_fu_5115_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_9_6_reg_5112;
reg   [53:0] ap_phi_mux_temp_8_6_phi_fu_5167_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_8_6_reg_5164;
reg   [53:0] ap_phi_mux_temp_7_6_phi_fu_5219_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_7_6_reg_5216;
reg   [53:0] ap_phi_mux_temp_6_6_phi_fu_5271_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_6_6_reg_5268;
reg   [53:0] ap_phi_mux_temp_5_6_phi_fu_5323_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_5_6_reg_5320;
reg   [53:0] ap_phi_mux_temp_4_6_phi_fu_5375_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_4_6_reg_5372;
reg   [53:0] ap_phi_mux_temp_3_6_phi_fu_5427_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_3_6_reg_5424;
reg   [53:0] ap_phi_mux_temp_2_6_phi_fu_5479_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_2_6_reg_5476;
reg   [53:0] ap_phi_mux_temp_1_6_phi_fu_5531_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_1_6_reg_5528;
reg   [53:0] ap_phi_mux_temp_0_6_phi_fu_5583_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_0_6_reg_5580;
reg   [53:0] ap_phi_mux_temp_15_7_phi_fu_5635_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_15_7_reg_5632;
reg   [53:0] ap_phi_mux_temp_14_7_phi_fu_5687_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_14_7_reg_5684;
reg   [53:0] ap_phi_mux_temp_13_7_phi_fu_5739_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_13_7_reg_5736;
reg   [53:0] ap_phi_mux_temp_12_7_phi_fu_5791_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_12_7_reg_5788;
reg   [53:0] ap_phi_mux_temp_11_7_phi_fu_5843_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_11_7_reg_5840;
reg   [53:0] ap_phi_mux_temp_10_7_phi_fu_5895_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_10_7_reg_5892;
reg   [53:0] ap_phi_mux_temp_9_7_phi_fu_5947_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_9_7_reg_5944;
reg   [53:0] ap_phi_mux_temp_8_7_phi_fu_5999_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_8_7_reg_5996;
reg   [53:0] ap_phi_mux_temp_7_7_phi_fu_6051_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_7_7_reg_6048;
reg   [53:0] ap_phi_mux_temp_6_7_phi_fu_6103_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_6_7_reg_6100;
reg   [53:0] ap_phi_mux_temp_5_7_phi_fu_6155_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_5_7_reg_6152;
reg   [53:0] ap_phi_mux_temp_4_7_phi_fu_6207_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_4_7_reg_6204;
reg   [53:0] ap_phi_mux_temp_3_7_phi_fu_6259_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_3_7_reg_6256;
reg   [53:0] ap_phi_mux_temp_2_7_phi_fu_6311_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_2_7_reg_6308;
reg   [53:0] ap_phi_mux_temp_1_7_phi_fu_6363_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_1_7_reg_6360;
reg   [53:0] ap_phi_mux_temp_0_7_phi_fu_6415_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_0_7_reg_6412;
reg   [53:0] ap_phi_mux_temp_15_8_phi_fu_6467_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_15_8_reg_6464;
reg   [53:0] ap_phi_mux_temp_14_8_phi_fu_6519_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_14_8_reg_6516;
reg   [53:0] ap_phi_mux_temp_13_8_phi_fu_6571_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_13_8_reg_6568;
reg   [53:0] ap_phi_mux_temp_12_8_phi_fu_6623_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_12_8_reg_6620;
reg   [53:0] ap_phi_mux_temp_11_8_phi_fu_6675_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_11_8_reg_6672;
reg   [53:0] ap_phi_mux_temp_10_8_phi_fu_6727_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_10_8_reg_6724;
reg   [53:0] ap_phi_mux_temp_9_8_phi_fu_6779_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_9_8_reg_6776;
reg   [53:0] ap_phi_mux_temp_8_8_phi_fu_6831_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_8_8_reg_6828;
reg   [53:0] ap_phi_mux_temp_7_8_phi_fu_6883_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_7_8_reg_6880;
reg   [53:0] ap_phi_mux_temp_6_8_phi_fu_6935_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_6_8_reg_6932;
reg   [53:0] ap_phi_mux_temp_5_8_phi_fu_6987_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_5_8_reg_6984;
reg   [53:0] ap_phi_mux_temp_4_8_phi_fu_7039_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_4_8_reg_7036;
reg   [53:0] ap_phi_mux_temp_3_8_phi_fu_7091_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_3_8_reg_7088;
reg   [53:0] ap_phi_mux_temp_2_8_phi_fu_7143_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_2_8_reg_7140;
reg   [53:0] ap_phi_mux_temp_1_8_phi_fu_7195_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_1_8_reg_7192;
reg   [53:0] ap_phi_mux_temp_0_8_phi_fu_7247_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_0_8_reg_7244;
reg   [53:0] ap_phi_mux_temp_15_9_phi_fu_7299_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_15_9_reg_7296;
reg   [53:0] ap_phi_mux_temp_14_9_phi_fu_7351_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_14_9_reg_7348;
reg   [53:0] ap_phi_mux_temp_13_9_phi_fu_7403_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_13_9_reg_7400;
reg   [53:0] ap_phi_mux_temp_12_9_phi_fu_7455_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_12_9_reg_7452;
reg   [53:0] ap_phi_mux_temp_11_9_phi_fu_7507_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_11_9_reg_7504;
reg   [53:0] ap_phi_mux_temp_10_9_phi_fu_7559_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_10_9_reg_7556;
reg   [53:0] ap_phi_mux_temp_9_9_phi_fu_7611_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_9_9_reg_7608;
reg   [53:0] ap_phi_mux_temp_8_9_phi_fu_7663_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_8_9_reg_7660;
reg   [53:0] ap_phi_mux_temp_7_9_phi_fu_7715_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_7_9_reg_7712;
reg   [53:0] ap_phi_mux_temp_6_9_phi_fu_7767_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_6_9_reg_7764;
reg   [53:0] ap_phi_mux_temp_5_9_phi_fu_7819_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_5_9_reg_7816;
reg   [53:0] ap_phi_mux_temp_4_9_phi_fu_7871_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_4_9_reg_7868;
reg   [53:0] ap_phi_mux_temp_3_9_phi_fu_7923_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_3_9_reg_7920;
reg   [53:0] ap_phi_mux_temp_2_9_phi_fu_7975_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_2_9_reg_7972;
reg   [53:0] ap_phi_mux_temp_1_9_phi_fu_8027_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_1_9_reg_8024;
reg   [53:0] ap_phi_mux_temp_0_9_phi_fu_8079_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_0_9_reg_8076;
reg   [53:0] ap_phi_mux_temp_15_10_phi_fu_8131_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_15_10_reg_8128;
reg   [53:0] ap_phi_mux_temp_14_10_phi_fu_8183_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_14_10_reg_8180;
reg   [53:0] ap_phi_mux_temp_13_10_phi_fu_8235_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_13_10_reg_8232;
reg   [53:0] ap_phi_mux_temp_12_10_phi_fu_8287_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_12_10_reg_8284;
reg   [53:0] ap_phi_mux_temp_11_10_phi_fu_8339_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_11_10_reg_8336;
reg   [53:0] ap_phi_mux_temp_10_10_phi_fu_8391_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_10_10_reg_8388;
reg   [53:0] ap_phi_mux_temp_9_10_phi_fu_8443_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_9_10_reg_8440;
reg   [53:0] ap_phi_mux_temp_8_10_phi_fu_8495_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_8_10_reg_8492;
reg   [53:0] ap_phi_mux_temp_7_10_phi_fu_8547_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_7_10_reg_8544;
reg   [53:0] ap_phi_mux_temp_6_10_phi_fu_8599_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_6_10_reg_8596;
reg   [53:0] ap_phi_mux_temp_5_10_phi_fu_8651_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_5_10_reg_8648;
reg   [53:0] ap_phi_mux_temp_4_10_phi_fu_8703_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_4_10_reg_8700;
reg   [53:0] ap_phi_mux_temp_3_10_phi_fu_8755_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_3_10_reg_8752;
reg   [53:0] ap_phi_mux_temp_2_10_phi_fu_8807_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_2_10_reg_8804;
reg   [53:0] ap_phi_mux_temp_1_10_phi_fu_8859_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_1_10_reg_8856;
reg   [53:0] ap_phi_mux_temp_0_10_phi_fu_8911_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_0_10_reg_8908;
reg   [53:0] ap_phi_mux_temp_15_11_phi_fu_8963_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_15_11_reg_8960;
reg   [53:0] ap_phi_mux_temp_14_11_phi_fu_9015_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_14_11_reg_9012;
reg   [53:0] ap_phi_mux_temp_13_11_phi_fu_9067_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_13_11_reg_9064;
reg   [53:0] ap_phi_mux_temp_12_11_phi_fu_9119_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_12_11_reg_9116;
reg   [53:0] ap_phi_mux_temp_11_11_phi_fu_9171_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_11_11_reg_9168;
reg   [53:0] ap_phi_mux_temp_10_11_phi_fu_9223_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_10_11_reg_9220;
reg   [53:0] ap_phi_mux_temp_9_11_phi_fu_9275_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_9_11_reg_9272;
reg   [53:0] ap_phi_mux_temp_8_11_phi_fu_9327_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_8_11_reg_9324;
reg   [53:0] ap_phi_mux_temp_7_11_phi_fu_9379_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_7_11_reg_9376;
reg   [53:0] ap_phi_mux_temp_6_11_phi_fu_9431_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_6_11_reg_9428;
reg   [53:0] ap_phi_mux_temp_5_11_phi_fu_9483_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_5_11_reg_9480;
reg   [53:0] ap_phi_mux_temp_4_11_phi_fu_9535_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_4_11_reg_9532;
reg   [53:0] ap_phi_mux_temp_3_11_phi_fu_9587_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_3_11_reg_9584;
reg   [53:0] ap_phi_mux_temp_2_11_phi_fu_9639_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_2_11_reg_9636;
reg   [53:0] ap_phi_mux_temp_1_11_phi_fu_9691_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_1_11_reg_9688;
reg   [53:0] ap_phi_mux_temp_0_11_phi_fu_9743_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_0_11_reg_9740;
reg   [53:0] ap_phi_mux_temp_15_12_phi_fu_9795_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_15_12_reg_9792;
reg   [53:0] ap_phi_mux_temp_14_12_phi_fu_9847_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_14_12_reg_9844;
reg   [53:0] ap_phi_mux_temp_13_12_phi_fu_9899_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_13_12_reg_9896;
reg   [53:0] ap_phi_mux_temp_12_12_phi_fu_9951_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_12_12_reg_9948;
reg   [53:0] ap_phi_mux_temp_11_12_phi_fu_10003_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_11_12_reg_10000;
reg   [53:0] ap_phi_mux_temp_10_12_phi_fu_10055_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_10_12_reg_10052;
reg   [53:0] ap_phi_mux_temp_9_12_phi_fu_10107_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_9_12_reg_10104;
reg   [53:0] ap_phi_mux_temp_8_12_phi_fu_10159_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_8_12_reg_10156;
reg   [53:0] ap_phi_mux_temp_7_12_phi_fu_10211_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_7_12_reg_10208;
reg   [53:0] ap_phi_mux_temp_6_12_phi_fu_10263_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_6_12_reg_10260;
reg   [53:0] ap_phi_mux_temp_5_12_phi_fu_10315_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_5_12_reg_10312;
reg   [53:0] ap_phi_mux_temp_4_12_phi_fu_10367_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_4_12_reg_10364;
reg   [53:0] ap_phi_mux_temp_3_12_phi_fu_10419_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_3_12_reg_10416;
reg   [53:0] ap_phi_mux_temp_2_12_phi_fu_10471_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_2_12_reg_10468;
reg   [53:0] ap_phi_mux_temp_1_12_phi_fu_10523_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_1_12_reg_10520;
reg   [53:0] ap_phi_mux_temp_0_12_phi_fu_10575_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_0_12_reg_10572;
reg   [53:0] ap_phi_mux_temp_15_13_phi_fu_10627_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_15_13_reg_10624;
reg   [53:0] ap_phi_mux_temp_14_13_phi_fu_10679_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_14_13_reg_10676;
reg   [53:0] ap_phi_mux_temp_13_13_phi_fu_10731_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_13_13_reg_10728;
reg   [53:0] ap_phi_mux_temp_12_13_phi_fu_10783_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_12_13_reg_10780;
reg   [53:0] ap_phi_mux_temp_11_13_phi_fu_10835_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_11_13_reg_10832;
reg   [53:0] ap_phi_mux_temp_10_13_phi_fu_10887_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_10_13_reg_10884;
reg   [53:0] ap_phi_mux_temp_9_13_phi_fu_10939_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_9_13_reg_10936;
reg   [53:0] ap_phi_mux_temp_8_13_phi_fu_10991_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_8_13_reg_10988;
reg   [53:0] ap_phi_mux_temp_7_13_phi_fu_11043_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_7_13_reg_11040;
reg   [53:0] ap_phi_mux_temp_6_13_phi_fu_11095_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_6_13_reg_11092;
reg   [53:0] ap_phi_mux_temp_5_13_phi_fu_11147_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_5_13_reg_11144;
reg   [53:0] ap_phi_mux_temp_4_13_phi_fu_11199_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_4_13_reg_11196;
reg   [53:0] ap_phi_mux_temp_3_13_phi_fu_11251_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_3_13_reg_11248;
reg   [53:0] ap_phi_mux_temp_2_13_phi_fu_11303_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_2_13_reg_11300;
reg   [53:0] ap_phi_mux_temp_1_13_phi_fu_11355_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_1_13_reg_11352;
reg   [53:0] ap_phi_mux_temp_0_13_phi_fu_11407_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_0_13_reg_11404;
reg   [53:0] ap_phi_mux_temp_15_14_phi_fu_11459_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_15_14_reg_11456;
reg   [53:0] ap_phi_mux_temp_14_14_phi_fu_11511_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_14_14_reg_11508;
reg   [53:0] ap_phi_mux_temp_13_14_phi_fu_11563_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_13_14_reg_11560;
reg   [53:0] ap_phi_mux_temp_12_14_phi_fu_11615_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_12_14_reg_11612;
reg   [53:0] ap_phi_mux_temp_11_14_phi_fu_11667_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_11_14_reg_11664;
reg   [53:0] ap_phi_mux_temp_10_14_phi_fu_11719_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_10_14_reg_11716;
reg   [53:0] ap_phi_mux_temp_9_14_phi_fu_11771_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_9_14_reg_11768;
reg   [53:0] ap_phi_mux_temp_8_14_phi_fu_11823_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_8_14_reg_11820;
reg   [53:0] ap_phi_mux_temp_7_14_phi_fu_11875_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_7_14_reg_11872;
reg   [53:0] ap_phi_mux_temp_6_14_phi_fu_11927_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_6_14_reg_11924;
reg   [53:0] ap_phi_mux_temp_5_14_phi_fu_11979_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_5_14_reg_11976;
reg   [53:0] ap_phi_mux_temp_4_14_phi_fu_12031_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_4_14_reg_12028;
reg   [53:0] ap_phi_mux_temp_3_14_phi_fu_12083_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_3_14_reg_12080;
reg   [53:0] ap_phi_mux_temp_2_14_phi_fu_12135_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_2_14_reg_12132;
reg   [53:0] ap_phi_mux_temp_1_14_phi_fu_12187_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_1_14_reg_12184;
reg   [53:0] ap_phi_mux_temp_0_14_phi_fu_12239_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_0_14_reg_12236;
reg   [53:0] ap_phi_mux_temp_15_15_phi_fu_12291_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_15_15_reg_12288;
reg   [53:0] ap_phi_mux_temp_14_15_phi_fu_12343_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_14_15_reg_12340;
reg   [53:0] ap_phi_mux_temp_13_15_phi_fu_12395_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_13_15_reg_12392;
reg   [53:0] ap_phi_mux_temp_12_15_phi_fu_12447_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_12_15_reg_12444;
reg   [53:0] ap_phi_mux_temp_11_15_phi_fu_12499_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_11_15_reg_12496;
reg   [53:0] ap_phi_mux_temp_10_15_phi_fu_12551_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_10_15_reg_12548;
reg   [53:0] ap_phi_mux_temp_9_15_phi_fu_12603_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_9_15_reg_12600;
reg   [53:0] ap_phi_mux_temp_8_15_phi_fu_12655_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_8_15_reg_12652;
reg   [53:0] ap_phi_mux_temp_7_15_phi_fu_12707_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_7_15_reg_12704;
reg   [53:0] ap_phi_mux_temp_6_15_phi_fu_12759_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_6_15_reg_12756;
reg   [53:0] ap_phi_mux_temp_5_15_phi_fu_12811_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_5_15_reg_12808;
reg   [53:0] ap_phi_mux_temp_4_15_phi_fu_12863_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_4_15_reg_12860;
reg   [53:0] ap_phi_mux_temp_3_15_phi_fu_12915_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_3_15_reg_12912;
reg   [53:0] ap_phi_mux_temp_2_15_phi_fu_12967_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_2_15_reg_12964;
reg   [53:0] ap_phi_mux_temp_1_15_phi_fu_13019_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_1_15_reg_13016;
reg   [53:0] ap_phi_mux_temp_0_15_phi_fu_13071_p32;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_0_15_reg_13068;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_15_16_reg_13120;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_14_16_reg_13174;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_13_16_reg_13228;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_12_16_reg_13282;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_11_16_reg_13336;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_10_16_reg_13390;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_9_16_reg_13444;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_8_16_reg_13498;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_7_16_reg_13552;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_6_16_reg_13606;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_5_16_reg_13660;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_4_16_reg_13714;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_3_16_reg_13768;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_2_16_reg_13822;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_1_16_reg_13876;
wire   [53:0] ap_phi_reg_pp0_iter4_temp_0_16_reg_13930;
wire   [63:0] zext_ln205_fu_14012_p1;
wire   [63:0] zext_ln205_1_fu_14273_p1;
wire   [63:0] zext_ln205_2_fu_14284_p1;
wire   [63:0] zext_ln205_3_fu_14295_p1;
wire   [63:0] zext_ln205_4_fu_14306_p1;
wire   [63:0] zext_ln205_5_fu_14317_p1;
wire   [63:0] zext_ln205_6_fu_14328_p1;
wire   [63:0] zext_ln205_7_fu_14339_p1;
wire   [63:0] zext_ln205_8_fu_14356_p1;
wire   [63:0] zext_ln205_9_fu_14367_p1;
wire   [63:0] zext_ln205_10_fu_14378_p1;
wire   [63:0] zext_ln205_11_fu_14389_p1;
wire   [63:0] zext_ln205_12_fu_14400_p1;
wire   [63:0] zext_ln205_13_fu_14411_p1;
wire   [63:0] zext_ln205_14_fu_14422_p1;
wire   [63:0] zext_ln205_15_fu_14433_p1;
reg    ap_block_pp0_stage0_01001;
wire   [3:0] p_Result_2_fu_13988_p4;
wire   [7:0] or_ln_fu_14004_p3;
wire   [7:0] shl_ln_fu_14029_p3;
wire   [7:0] add_ln150_fu_14037_p2;
wire   [7:0] add_ln150_1_fu_14053_p2;
wire   [7:0] add_ln150_2_fu_14069_p2;
wire   [7:0] add_ln150_3_fu_14085_p2;
wire   [7:0] add_ln150_4_fu_14101_p2;
wire   [7:0] add_ln150_5_fu_14117_p2;
wire   [7:0] add_ln150_6_fu_14133_p2;
wire   [7:0] add_ln150_7_fu_14149_p2;
wire   [7:0] add_ln150_8_fu_14165_p2;
wire   [7:0] add_ln150_9_fu_14181_p2;
wire   [7:0] add_ln150_10_fu_14197_p2;
wire   [7:0] add_ln150_11_fu_14213_p2;
wire   [7:0] add_ln150_12_fu_14229_p2;
wire   [7:0] add_ln150_13_fu_14245_p2;
wire   [7:0] or_ln150_1_fu_14267_p3;
wire   [7:0] or_ln150_2_fu_14278_p3;
wire   [7:0] or_ln150_3_fu_14289_p3;
wire   [7:0] or_ln150_4_fu_14300_p3;
wire   [7:0] or_ln150_5_fu_14311_p3;
wire   [7:0] or_ln150_6_fu_14322_p3;
wire   [7:0] or_ln150_7_fu_14333_p3;
wire   [7:0] or_ln150_s_fu_14344_p3;
wire   [7:0] xor_ln150_fu_14350_p2;
wire   [7:0] or_ln150_9_fu_14361_p3;
wire   [7:0] or_ln150_8_fu_14372_p3;
wire   [7:0] or_ln150_10_fu_14383_p3;
wire   [7:0] or_ln150_11_fu_14394_p3;
wire   [7:0] or_ln150_12_fu_14405_p3;
wire   [7:0] or_ln150_13_fu_14416_p3;
wire   [7:0] or_ln150_14_fu_14427_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_879;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 rewind_ap_ready_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln180_reg_14590_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= rewind_enable;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        rewind_ap_ready_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (ap_start == 1'b1))) begin
            rewind_ap_ready_reg <= rewind_ap_ready;
        end else begin
            rewind_ap_ready_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((sub_ln201_reg_14514_pp0_iter2_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_0_2_reg_2252 <= p_digitReseversedOutputBuff_1_q0;
    end else if ((((sub_ln201_reg_14514_pp0_iter2_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_temp_0_2_reg_2252 <= ap_phi_mux_temp_0_1_phi_fu_1422_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_0_2_reg_2252 <= ap_phi_reg_pp0_iter3_temp_0_2_reg_2252;
    end
end

always @ (posedge ap_clk) begin
    if (((sub_ln201_reg_14514_pp0_iter2_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_10_2_reg_1732 <= p_digitReseversedOutputBuff_1_q0;
    end else if ((((sub_ln201_reg_14514_pp0_iter2_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_temp_10_2_reg_1732 <= ap_phi_mux_temp_10_1_phi_fu_892_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_10_2_reg_1732 <= ap_phi_reg_pp0_iter3_temp_10_2_reg_1732;
    end
end

always @ (posedge ap_clk) begin
    if (((sub_ln201_reg_14514_pp0_iter2_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_11_2_reg_1680 <= p_digitReseversedOutputBuff_1_q0;
    end else if ((((sub_ln201_reg_14514_pp0_iter2_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_temp_11_2_reg_1680 <= ap_phi_mux_temp_11_1_phi_fu_839_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_11_2_reg_1680 <= ap_phi_reg_pp0_iter3_temp_11_2_reg_1680;
    end
end

always @ (posedge ap_clk) begin
    if (((sub_ln201_reg_14514_pp0_iter2_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_12_2_reg_1628 <= p_digitReseversedOutputBuff_1_q0;
    end else if ((((sub_ln201_reg_14514_pp0_iter2_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_temp_12_2_reg_1628 <= ap_phi_mux_temp_12_1_phi_fu_786_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_12_2_reg_1628 <= ap_phi_reg_pp0_iter3_temp_12_2_reg_1628;
    end
end

always @ (posedge ap_clk) begin
    if (((sub_ln201_reg_14514_pp0_iter2_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_13_2_reg_1576 <= p_digitReseversedOutputBuff_1_q0;
    end else if ((((sub_ln201_reg_14514_pp0_iter2_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_temp_13_2_reg_1576 <= ap_phi_mux_temp_13_1_phi_fu_733_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_13_2_reg_1576 <= ap_phi_reg_pp0_iter3_temp_13_2_reg_1576;
    end
end

always @ (posedge ap_clk) begin
    if (((sub_ln201_reg_14514_pp0_iter2_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_14_2_reg_1524 <= p_digitReseversedOutputBuff_1_q0;
    end else if ((((sub_ln201_reg_14514_pp0_iter2_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_temp_14_2_reg_1524 <= ap_phi_mux_temp_14_1_phi_fu_680_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_14_2_reg_1524 <= ap_phi_reg_pp0_iter3_temp_14_2_reg_1524;
    end
end

always @ (posedge ap_clk) begin
    if ((((sub_ln201_reg_14514_pp0_iter2_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_temp_15_2_reg_1472 <= ap_phi_mux_temp_15_1_phi_fu_627_p32;
    end else if (((sub_ln201_reg_14514_pp0_iter2_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_15_2_reg_1472 <= p_digitReseversedOutputBuff_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_15_2_reg_1472 <= ap_phi_reg_pp0_iter3_temp_15_2_reg_1472;
    end
end

always @ (posedge ap_clk) begin
    if (((sub_ln201_reg_14514_pp0_iter2_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_1_2_reg_2200 <= p_digitReseversedOutputBuff_1_q0;
    end else if ((((sub_ln201_reg_14514_pp0_iter2_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_temp_1_2_reg_2200 <= ap_phi_mux_temp_1_1_phi_fu_1369_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_1_2_reg_2200 <= ap_phi_reg_pp0_iter3_temp_1_2_reg_2200;
    end
end

always @ (posedge ap_clk) begin
    if (((sub_ln201_reg_14514_pp0_iter2_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_2_2_reg_2148 <= p_digitReseversedOutputBuff_1_q0;
    end else if ((((sub_ln201_reg_14514_pp0_iter2_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_temp_2_2_reg_2148 <= ap_phi_mux_temp_2_1_phi_fu_1316_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_2_2_reg_2148 <= ap_phi_reg_pp0_iter3_temp_2_2_reg_2148;
    end
end

always @ (posedge ap_clk) begin
    if (((sub_ln201_reg_14514_pp0_iter2_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_3_2_reg_2096 <= p_digitReseversedOutputBuff_1_q0;
    end else if ((((sub_ln201_reg_14514_pp0_iter2_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_temp_3_2_reg_2096 <= ap_phi_mux_temp_3_1_phi_fu_1263_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_3_2_reg_2096 <= ap_phi_reg_pp0_iter3_temp_3_2_reg_2096;
    end
end

always @ (posedge ap_clk) begin
    if (((sub_ln201_reg_14514_pp0_iter2_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_4_2_reg_2044 <= p_digitReseversedOutputBuff_1_q0;
    end else if ((((sub_ln201_reg_14514_pp0_iter2_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_temp_4_2_reg_2044 <= ap_phi_mux_temp_4_1_phi_fu_1210_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_4_2_reg_2044 <= ap_phi_reg_pp0_iter3_temp_4_2_reg_2044;
    end
end

always @ (posedge ap_clk) begin
    if (((sub_ln201_reg_14514_pp0_iter2_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_5_2_reg_1992 <= p_digitReseversedOutputBuff_1_q0;
    end else if ((((sub_ln201_reg_14514_pp0_iter2_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_temp_5_2_reg_1992 <= ap_phi_mux_temp_5_1_phi_fu_1157_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_5_2_reg_1992 <= ap_phi_reg_pp0_iter3_temp_5_2_reg_1992;
    end
end

always @ (posedge ap_clk) begin
    if (((sub_ln201_reg_14514_pp0_iter2_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_6_2_reg_1940 <= p_digitReseversedOutputBuff_1_q0;
    end else if ((((sub_ln201_reg_14514_pp0_iter2_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_temp_6_2_reg_1940 <= ap_phi_mux_temp_6_1_phi_fu_1104_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_6_2_reg_1940 <= ap_phi_reg_pp0_iter3_temp_6_2_reg_1940;
    end
end

always @ (posedge ap_clk) begin
    if (((sub_ln201_reg_14514_pp0_iter2_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_7_2_reg_1888 <= p_digitReseversedOutputBuff_1_q0;
    end else if ((((sub_ln201_reg_14514_pp0_iter2_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_temp_7_2_reg_1888 <= ap_phi_mux_temp_7_1_phi_fu_1051_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_7_2_reg_1888 <= ap_phi_reg_pp0_iter3_temp_7_2_reg_1888;
    end
end

always @ (posedge ap_clk) begin
    if (((sub_ln201_reg_14514_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_8_2_reg_1836 <= p_digitReseversedOutputBuff_1_q0;
    end else if ((((sub_ln201_reg_14514_pp0_iter2_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_temp_8_2_reg_1836 <= ap_phi_mux_temp_8_1_phi_fu_998_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_8_2_reg_1836 <= ap_phi_reg_pp0_iter3_temp_8_2_reg_1836;
    end
end

always @ (posedge ap_clk) begin
    if (((sub_ln201_reg_14514_pp0_iter2_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_9_2_reg_1784 <= p_digitReseversedOutputBuff_1_q0;
    end else if ((((sub_ln201_reg_14514_pp0_iter2_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((sub_ln201_reg_14514_pp0_iter2_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_phi_reg_pp0_iter4_temp_9_2_reg_1784 <= ap_phi_mux_temp_9_1_phi_fu_945_p32;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_temp_9_2_reg_1784 <= ap_phi_reg_pp0_iter3_temp_9_2_reg_1784;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln180_reg_14590 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_0201_reg_386 <= r_reg_14509;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln180_reg_14590 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        r_0201_reg_386 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_temp_0_2_reg_2252 <= ap_phi_reg_pp0_iter0_temp_0_2_reg_2252;
        ap_phi_reg_pp0_iter1_temp_10_2_reg_1732 <= ap_phi_reg_pp0_iter0_temp_10_2_reg_1732;
        ap_phi_reg_pp0_iter1_temp_11_2_reg_1680 <= ap_phi_reg_pp0_iter0_temp_11_2_reg_1680;
        ap_phi_reg_pp0_iter1_temp_12_2_reg_1628 <= ap_phi_reg_pp0_iter0_temp_12_2_reg_1628;
        ap_phi_reg_pp0_iter1_temp_13_2_reg_1576 <= ap_phi_reg_pp0_iter0_temp_13_2_reg_1576;
        ap_phi_reg_pp0_iter1_temp_14_2_reg_1524 <= ap_phi_reg_pp0_iter0_temp_14_2_reg_1524;
        ap_phi_reg_pp0_iter1_temp_15_2_reg_1472 <= ap_phi_reg_pp0_iter0_temp_15_2_reg_1472;
        ap_phi_reg_pp0_iter1_temp_1_2_reg_2200 <= ap_phi_reg_pp0_iter0_temp_1_2_reg_2200;
        ap_phi_reg_pp0_iter1_temp_2_2_reg_2148 <= ap_phi_reg_pp0_iter0_temp_2_2_reg_2148;
        ap_phi_reg_pp0_iter1_temp_3_2_reg_2096 <= ap_phi_reg_pp0_iter0_temp_3_2_reg_2096;
        ap_phi_reg_pp0_iter1_temp_4_2_reg_2044 <= ap_phi_reg_pp0_iter0_temp_4_2_reg_2044;
        ap_phi_reg_pp0_iter1_temp_5_2_reg_1992 <= ap_phi_reg_pp0_iter0_temp_5_2_reg_1992;
        ap_phi_reg_pp0_iter1_temp_6_2_reg_1940 <= ap_phi_reg_pp0_iter0_temp_6_2_reg_1940;
        ap_phi_reg_pp0_iter1_temp_7_2_reg_1888 <= ap_phi_reg_pp0_iter0_temp_7_2_reg_1888;
        ap_phi_reg_pp0_iter1_temp_8_2_reg_1836 <= ap_phi_reg_pp0_iter0_temp_8_2_reg_1836;
        ap_phi_reg_pp0_iter1_temp_9_2_reg_1784 <= ap_phi_reg_pp0_iter0_temp_9_2_reg_1784;
        r_reg_14509 <= r_fu_14017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_temp_0_2_reg_2252 <= ap_phi_reg_pp0_iter1_temp_0_2_reg_2252;
        ap_phi_reg_pp0_iter2_temp_10_2_reg_1732 <= ap_phi_reg_pp0_iter1_temp_10_2_reg_1732;
        ap_phi_reg_pp0_iter2_temp_11_2_reg_1680 <= ap_phi_reg_pp0_iter1_temp_11_2_reg_1680;
        ap_phi_reg_pp0_iter2_temp_12_2_reg_1628 <= ap_phi_reg_pp0_iter1_temp_12_2_reg_1628;
        ap_phi_reg_pp0_iter2_temp_13_2_reg_1576 <= ap_phi_reg_pp0_iter1_temp_13_2_reg_1576;
        ap_phi_reg_pp0_iter2_temp_14_2_reg_1524 <= ap_phi_reg_pp0_iter1_temp_14_2_reg_1524;
        ap_phi_reg_pp0_iter2_temp_15_2_reg_1472 <= ap_phi_reg_pp0_iter1_temp_15_2_reg_1472;
        ap_phi_reg_pp0_iter2_temp_1_2_reg_2200 <= ap_phi_reg_pp0_iter1_temp_1_2_reg_2200;
        ap_phi_reg_pp0_iter2_temp_2_2_reg_2148 <= ap_phi_reg_pp0_iter1_temp_2_2_reg_2148;
        ap_phi_reg_pp0_iter2_temp_3_2_reg_2096 <= ap_phi_reg_pp0_iter1_temp_3_2_reg_2096;
        ap_phi_reg_pp0_iter2_temp_4_2_reg_2044 <= ap_phi_reg_pp0_iter1_temp_4_2_reg_2044;
        ap_phi_reg_pp0_iter2_temp_5_2_reg_1992 <= ap_phi_reg_pp0_iter1_temp_5_2_reg_1992;
        ap_phi_reg_pp0_iter2_temp_6_2_reg_1940 <= ap_phi_reg_pp0_iter1_temp_6_2_reg_1940;
        ap_phi_reg_pp0_iter2_temp_7_2_reg_1888 <= ap_phi_reg_pp0_iter1_temp_7_2_reg_1888;
        ap_phi_reg_pp0_iter2_temp_8_2_reg_1836 <= ap_phi_reg_pp0_iter1_temp_8_2_reg_1836;
        ap_phi_reg_pp0_iter2_temp_9_2_reg_1784 <= ap_phi_reg_pp0_iter1_temp_9_2_reg_1784;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_temp_0_2_reg_2252 <= ap_phi_reg_pp0_iter2_temp_0_2_reg_2252;
        ap_phi_reg_pp0_iter3_temp_10_2_reg_1732 <= ap_phi_reg_pp0_iter2_temp_10_2_reg_1732;
        ap_phi_reg_pp0_iter3_temp_11_2_reg_1680 <= ap_phi_reg_pp0_iter2_temp_11_2_reg_1680;
        ap_phi_reg_pp0_iter3_temp_12_2_reg_1628 <= ap_phi_reg_pp0_iter2_temp_12_2_reg_1628;
        ap_phi_reg_pp0_iter3_temp_13_2_reg_1576 <= ap_phi_reg_pp0_iter2_temp_13_2_reg_1576;
        ap_phi_reg_pp0_iter3_temp_14_2_reg_1524 <= ap_phi_reg_pp0_iter2_temp_14_2_reg_1524;
        ap_phi_reg_pp0_iter3_temp_15_2_reg_1472 <= ap_phi_reg_pp0_iter2_temp_15_2_reg_1472;
        ap_phi_reg_pp0_iter3_temp_1_2_reg_2200 <= ap_phi_reg_pp0_iter2_temp_1_2_reg_2200;
        ap_phi_reg_pp0_iter3_temp_2_2_reg_2148 <= ap_phi_reg_pp0_iter2_temp_2_2_reg_2148;
        ap_phi_reg_pp0_iter3_temp_3_2_reg_2096 <= ap_phi_reg_pp0_iter2_temp_3_2_reg_2096;
        ap_phi_reg_pp0_iter3_temp_4_2_reg_2044 <= ap_phi_reg_pp0_iter2_temp_4_2_reg_2044;
        ap_phi_reg_pp0_iter3_temp_5_2_reg_1992 <= ap_phi_reg_pp0_iter2_temp_5_2_reg_1992;
        ap_phi_reg_pp0_iter3_temp_6_2_reg_1940 <= ap_phi_reg_pp0_iter2_temp_6_2_reg_1940;
        ap_phi_reg_pp0_iter3_temp_7_2_reg_1888 <= ap_phi_reg_pp0_iter2_temp_7_2_reg_1888;
        ap_phi_reg_pp0_iter3_temp_8_2_reg_1836 <= ap_phi_reg_pp0_iter2_temp_8_2_reg_1836;
        ap_phi_reg_pp0_iter3_temp_9_2_reg_1784 <= ap_phi_reg_pp0_iter2_temp_9_2_reg_1784;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln180_reg_14590 <= icmp_ln180_fu_14261_p2;
        icmp_ln180_reg_14590_pp0_iter1_reg <= icmp_ln180_reg_14590;
        sub_ln150_reg_14500 <= sub_ln150_fu_13998_p2;
        sub_ln150_reg_14500_pp0_iter1_reg <= sub_ln150_reg_14500;
        sub_ln201_reg_14514 <= sub_ln201_fu_14023_p2;
        sub_ln201_reg_14514_pp0_iter1_reg <= sub_ln201_reg_14514;
        tmp_10_reg_14565 <= {{add_ln150_9_fu_14181_p2[7:4]}};
        tmp_11_reg_14570 <= {{add_ln150_10_fu_14197_p2[7:4]}};
        tmp_12_reg_14575 <= {{add_ln150_11_fu_14213_p2[7:4]}};
        tmp_13_reg_14580 <= {{add_ln150_12_fu_14229_p2[7:4]}};
        tmp_14_reg_14585 <= {{add_ln150_13_fu_14245_p2[7:4]}};
        tmp_1_reg_14555 <= {{add_ln150_7_fu_14149_p2[7:4]}};
        tmp_2_reg_14520 <= {{add_ln150_fu_14037_p2[7:4]}};
        tmp_3_reg_14525 <= {{add_ln150_1_fu_14053_p2[7:4]}};
        tmp_4_reg_14530 <= {{add_ln150_2_fu_14069_p2[7:4]}};
        tmp_5_reg_14535 <= {{add_ln150_3_fu_14085_p2[7:4]}};
        tmp_6_reg_14540 <= {{add_ln150_4_fu_14101_p2[7:4]}};
        tmp_7_reg_14545 <= {{add_ln150_5_fu_14117_p2[7:4]}};
        tmp_8_reg_14550 <= {{add_ln150_6_fu_14133_p2[7:4]}};
        tmp_9_reg_14560 <= {{add_ln150_8_fu_14165_p2[7:4]}};
        trunc_ln180_reg_14481 <= trunc_ln180_fu_13984_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln180_reg_14590_pp0_iter2_reg <= icmp_ln180_reg_14590_pp0_iter1_reg;
        icmp_ln180_reg_14590_pp0_iter3_reg <= icmp_ln180_reg_14590_pp0_iter2_reg;
        icmp_ln180_reg_14590_pp0_iter4_reg <= icmp_ln180_reg_14590_pp0_iter3_reg;
        sub_ln150_reg_14500_pp0_iter2_reg <= sub_ln150_reg_14500_pp0_iter1_reg;
        sub_ln201_reg_14514_pp0_iter2_reg <= sub_ln201_reg_14514_pp0_iter1_reg;
        sub_ln201_reg_14514_pp0_iter3_reg <= sub_ln201_reg_14514_pp0_iter2_reg;
        temp_0_10_44_reg_14873 <= p_digitReseversedOutputBuff_10_q0;
        temp_0_11_45_reg_14893 <= p_digitReseversedOutputBuff_11_q0;
        temp_0_12_46_reg_14913 <= p_digitReseversedOutputBuff_12_q0;
        temp_0_13_47_reg_14933 <= p_digitReseversedOutputBuff_13_q0;
        temp_0_14_48_reg_14953 <= p_digitReseversedOutputBuff_14_q0;
        temp_0_15_49_reg_14973 <= p_digitReseversedOutputBuff_15_q0;
        temp_0_2_36_reg_14709 <= p_digitReseversedOutputBuff_2_q0;
        temp_0_3_37_reg_14729 <= p_digitReseversedOutputBuff_3_q0;
        temp_0_4_38_reg_14749 <= p_digitReseversedOutputBuff_4_q0;
        temp_0_5_39_reg_14769 <= p_digitReseversedOutputBuff_5_q0;
        temp_0_6_40_reg_14789 <= p_digitReseversedOutputBuff_6_q0;
        temp_0_7_41_reg_14809 <= p_digitReseversedOutputBuff_7_q0;
        temp_0_8_42_reg_14829 <= p_digitReseversedOutputBuff_8_q0;
        temp_0_9_43_reg_14853 <= p_digitReseversedOutputBuff_9_q0;
        temp_0_reg_14669 <= p_digitReseversedOutputBuff_0_q0;
        tmp_s_reg_14993 <= tmp_s_fu_14443_p17;
        xor_ln203_reg_14849 <= xor_ln203_fu_14438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln180_reg_14590_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        temp_0_0200_reg_400 <= ap_phi_mux_temp_0_16_phi_fu_13934_p32;
        temp_10_0190_reg_540 <= ap_phi_mux_temp_10_16_phi_fu_13394_p32;
        temp_11_0189_reg_554 <= ap_phi_mux_temp_11_16_phi_fu_13340_p32;
        temp_12_0188_reg_568 <= ap_phi_mux_temp_12_16_phi_fu_13286_p32;
        temp_13_0187_reg_582 <= ap_phi_mux_temp_13_16_phi_fu_13232_p32;
        temp_14_0186_reg_596 <= ap_phi_mux_temp_14_16_phi_fu_13178_p32;
        temp_15_0185_reg_610 <= ap_phi_mux_temp_15_16_phi_fu_13124_p32;
        temp_1_0199_reg_414 <= ap_phi_mux_temp_1_16_phi_fu_13880_p32;
        temp_2_0198_reg_428 <= ap_phi_mux_temp_2_16_phi_fu_13826_p32;
        temp_3_0197_reg_442 <= ap_phi_mux_temp_3_16_phi_fu_13772_p32;
        temp_4_0196_reg_456 <= ap_phi_mux_temp_4_16_phi_fu_13718_p32;
        temp_5_0195_reg_470 <= ap_phi_mux_temp_5_16_phi_fu_13664_p32;
        temp_6_0194_reg_484 <= ap_phi_mux_temp_6_16_phi_fu_13610_p32;
        temp_7_0193_reg_498 <= ap_phi_mux_temp_7_16_phi_fu_13556_p32;
        temp_8_0192_reg_512 <= ap_phi_mux_temp_8_16_phi_fu_13502_p32;
        temp_9_0191_reg_526 <= ap_phi_mux_temp_9_16_phi_fu_13448_p32;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln180_reg_14590_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_879)) begin
        if ((icmp_ln180_reg_14590 == 1'd1)) begin
            ap_phi_mux_r_0201_phi_fu_390_p6 = 8'd0;
        end else if ((icmp_ln180_reg_14590 == 1'd0)) begin
            ap_phi_mux_r_0201_phi_fu_390_p6 = r_reg_14509;
        end else begin
            ap_phi_mux_r_0201_phi_fu_390_p6 = r_0201_reg_386;
        end
    end else begin
        ap_phi_mux_r_0201_phi_fu_390_p6 = r_0201_reg_386;
    end
end

always @ (*) begin
    if (((icmp_ln180_reg_14590_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_temp_0_0200_phi_fu_404_p6 = ap_phi_mux_temp_0_16_phi_fu_13934_p32;
    end else begin
        ap_phi_mux_temp_0_0200_phi_fu_404_p6 = temp_0_0200_reg_400;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd7)) begin
        ap_phi_mux_temp_0_10_phi_fu_8911_p32 = temp_0_9_43_reg_14853;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_0_10_phi_fu_8911_p32 = ap_phi_mux_temp_0_9_phi_fu_8079_p32;
    end else begin
        ap_phi_mux_temp_0_10_phi_fu_8911_p32 = ap_phi_reg_pp0_iter4_temp_0_10_reg_8908;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd6)) begin
        ap_phi_mux_temp_0_11_phi_fu_9743_p32 = temp_0_10_44_reg_14873;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_0_11_phi_fu_9743_p32 = ap_phi_mux_temp_0_10_phi_fu_8911_p32;
    end else begin
        ap_phi_mux_temp_0_11_phi_fu_9743_p32 = ap_phi_reg_pp0_iter4_temp_0_11_reg_9740;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd5)) begin
        ap_phi_mux_temp_0_12_phi_fu_10575_p32 = temp_0_11_45_reg_14893;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_0_12_phi_fu_10575_p32 = ap_phi_mux_temp_0_11_phi_fu_9743_p32;
    end else begin
        ap_phi_mux_temp_0_12_phi_fu_10575_p32 = ap_phi_reg_pp0_iter4_temp_0_12_reg_10572;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd4)) begin
        ap_phi_mux_temp_0_13_phi_fu_11407_p32 = temp_0_12_46_reg_14913;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_0_13_phi_fu_11407_p32 = ap_phi_mux_temp_0_12_phi_fu_10575_p32;
    end else begin
        ap_phi_mux_temp_0_13_phi_fu_11407_p32 = ap_phi_reg_pp0_iter4_temp_0_13_reg_11404;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd3)) begin
        ap_phi_mux_temp_0_14_phi_fu_12239_p32 = temp_0_13_47_reg_14933;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_0_14_phi_fu_12239_p32 = ap_phi_mux_temp_0_13_phi_fu_11407_p32;
    end else begin
        ap_phi_mux_temp_0_14_phi_fu_12239_p32 = ap_phi_reg_pp0_iter4_temp_0_14_reg_12236;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd2)) begin
        ap_phi_mux_temp_0_15_phi_fu_13071_p32 = temp_0_14_48_reg_14953;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_0_15_phi_fu_13071_p32 = ap_phi_mux_temp_0_14_phi_fu_12239_p32;
    end else begin
        ap_phi_mux_temp_0_15_phi_fu_13071_p32 = ap_phi_reg_pp0_iter4_temp_0_15_reg_13068;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1)) begin
        ap_phi_mux_temp_0_16_phi_fu_13934_p32 = temp_0_15_49_reg_14973;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_0_16_phi_fu_13934_p32 = ap_phi_mux_temp_0_15_phi_fu_13071_p32;
    end else begin
        ap_phi_mux_temp_0_16_phi_fu_13934_p32 = ap_phi_reg_pp0_iter4_temp_0_16_reg_13930;
    end
end

always @ (*) begin
    if ((sub_ln150_reg_14500_pp0_iter2_reg == 4'd0)) begin
        ap_phi_mux_temp_0_1_phi_fu_1422_p32 = temp_0_reg_14669;
    end else if (((sub_ln150_reg_14500_pp0_iter2_reg == 4'd1) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd2) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd3) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd4) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd5) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd6) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd7) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd8) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd9) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd10) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd11) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd12) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd13) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd14) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd15))) begin
        ap_phi_mux_temp_0_1_phi_fu_1422_p32 = ap_phi_mux_temp_0_0200_phi_fu_404_p6;
    end else begin
        ap_phi_mux_temp_0_1_phi_fu_1422_p32 = ap_phi_reg_pp0_iter3_temp_0_1_reg_1419;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd14)) begin
        ap_phi_mux_temp_0_3_phi_fu_3087_p32 = temp_0_2_36_reg_14709;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_0_3_phi_fu_3087_p32 = ap_phi_reg_pp0_iter4_temp_0_2_reg_2252;
    end else begin
        ap_phi_mux_temp_0_3_phi_fu_3087_p32 = ap_phi_reg_pp0_iter4_temp_0_3_reg_3084;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd13)) begin
        ap_phi_mux_temp_0_4_phi_fu_3919_p32 = temp_0_3_37_reg_14729;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_0_4_phi_fu_3919_p32 = ap_phi_mux_temp_0_3_phi_fu_3087_p32;
    end else begin
        ap_phi_mux_temp_0_4_phi_fu_3919_p32 = ap_phi_reg_pp0_iter4_temp_0_4_reg_3916;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd12)) begin
        ap_phi_mux_temp_0_5_phi_fu_4751_p32 = temp_0_4_38_reg_14749;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_0_5_phi_fu_4751_p32 = ap_phi_mux_temp_0_4_phi_fu_3919_p32;
    end else begin
        ap_phi_mux_temp_0_5_phi_fu_4751_p32 = ap_phi_reg_pp0_iter4_temp_0_5_reg_4748;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd11)) begin
        ap_phi_mux_temp_0_6_phi_fu_5583_p32 = temp_0_5_39_reg_14769;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_0_6_phi_fu_5583_p32 = ap_phi_mux_temp_0_5_phi_fu_4751_p32;
    end else begin
        ap_phi_mux_temp_0_6_phi_fu_5583_p32 = ap_phi_reg_pp0_iter4_temp_0_6_reg_5580;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd10)) begin
        ap_phi_mux_temp_0_7_phi_fu_6415_p32 = temp_0_6_40_reg_14789;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_0_7_phi_fu_6415_p32 = ap_phi_mux_temp_0_6_phi_fu_5583_p32;
    end else begin
        ap_phi_mux_temp_0_7_phi_fu_6415_p32 = ap_phi_reg_pp0_iter4_temp_0_7_reg_6412;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd9)) begin
        ap_phi_mux_temp_0_8_phi_fu_7247_p32 = temp_0_7_41_reg_14809;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_0_8_phi_fu_7247_p32 = ap_phi_mux_temp_0_7_phi_fu_6415_p32;
    end else begin
        ap_phi_mux_temp_0_8_phi_fu_7247_p32 = ap_phi_reg_pp0_iter4_temp_0_8_reg_7244;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14849 == 4'd0)) begin
        ap_phi_mux_temp_0_9_phi_fu_8079_p32 = temp_0_8_42_reg_14829;
    end else if (((xor_ln203_reg_14849 == 4'd1) | (xor_ln203_reg_14849 == 4'd2) | (xor_ln203_reg_14849 == 4'd3) | (xor_ln203_reg_14849 == 4'd4) | (xor_ln203_reg_14849 == 4'd5) | (xor_ln203_reg_14849 == 4'd6) | (xor_ln203_reg_14849 == 4'd7) | (xor_ln203_reg_14849 == 4'd8) | (xor_ln203_reg_14849 == 4'd9) | (xor_ln203_reg_14849 == 4'd10) | (xor_ln203_reg_14849 == 4'd11) | (xor_ln203_reg_14849 == 4'd12) | (xor_ln203_reg_14849 == 4'd13) | (xor_ln203_reg_14849 == 4'd14) | (xor_ln203_reg_14849 == 4'd15))) begin
        ap_phi_mux_temp_0_9_phi_fu_8079_p32 = ap_phi_mux_temp_0_8_phi_fu_7247_p32;
    end else begin
        ap_phi_mux_temp_0_9_phi_fu_8079_p32 = ap_phi_reg_pp0_iter4_temp_0_9_reg_8076;
    end
end

always @ (*) begin
    if (((icmp_ln180_reg_14590_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_temp_10_0190_phi_fu_544_p6 = ap_phi_mux_temp_10_16_phi_fu_13394_p32;
    end else begin
        ap_phi_mux_temp_10_0190_phi_fu_544_p6 = temp_10_0190_reg_540;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1)) begin
        ap_phi_mux_temp_10_10_phi_fu_8391_p32 = temp_0_9_43_reg_14853;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_10_10_phi_fu_8391_p32 = ap_phi_mux_temp_10_9_phi_fu_7559_p32;
    end else begin
        ap_phi_mux_temp_10_10_phi_fu_8391_p32 = ap_phi_reg_pp0_iter4_temp_10_10_reg_8388;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0)) begin
        ap_phi_mux_temp_10_11_phi_fu_9223_p32 = temp_0_10_44_reg_14873;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_10_11_phi_fu_9223_p32 = ap_phi_mux_temp_10_10_phi_fu_8391_p32;
    end else begin
        ap_phi_mux_temp_10_11_phi_fu_9223_p32 = ap_phi_reg_pp0_iter4_temp_10_11_reg_9220;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd15)) begin
        ap_phi_mux_temp_10_12_phi_fu_10055_p32 = temp_0_11_45_reg_14893;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14))) begin
        ap_phi_mux_temp_10_12_phi_fu_10055_p32 = ap_phi_mux_temp_10_11_phi_fu_9223_p32;
    end else begin
        ap_phi_mux_temp_10_12_phi_fu_10055_p32 = ap_phi_reg_pp0_iter4_temp_10_12_reg_10052;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd14)) begin
        ap_phi_mux_temp_10_13_phi_fu_10887_p32 = temp_0_12_46_reg_14913;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_10_13_phi_fu_10887_p32 = ap_phi_mux_temp_10_12_phi_fu_10055_p32;
    end else begin
        ap_phi_mux_temp_10_13_phi_fu_10887_p32 = ap_phi_reg_pp0_iter4_temp_10_13_reg_10884;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd13)) begin
        ap_phi_mux_temp_10_14_phi_fu_11719_p32 = temp_0_13_47_reg_14933;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_10_14_phi_fu_11719_p32 = ap_phi_mux_temp_10_13_phi_fu_10887_p32;
    end else begin
        ap_phi_mux_temp_10_14_phi_fu_11719_p32 = ap_phi_reg_pp0_iter4_temp_10_14_reg_11716;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd12)) begin
        ap_phi_mux_temp_10_15_phi_fu_12551_p32 = temp_0_14_48_reg_14953;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_10_15_phi_fu_12551_p32 = ap_phi_mux_temp_10_14_phi_fu_11719_p32;
    end else begin
        ap_phi_mux_temp_10_15_phi_fu_12551_p32 = ap_phi_reg_pp0_iter4_temp_10_15_reg_12548;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd11)) begin
        ap_phi_mux_temp_10_16_phi_fu_13394_p32 = temp_0_15_49_reg_14973;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_10_16_phi_fu_13394_p32 = ap_phi_mux_temp_10_15_phi_fu_12551_p32;
    end else begin
        ap_phi_mux_temp_10_16_phi_fu_13394_p32 = ap_phi_reg_pp0_iter4_temp_10_16_reg_13390;
    end
end

always @ (*) begin
    if ((sub_ln150_reg_14500_pp0_iter2_reg == 4'd10)) begin
        ap_phi_mux_temp_10_1_phi_fu_892_p32 = temp_0_reg_14669;
    end else if (((sub_ln150_reg_14500_pp0_iter2_reg == 4'd0) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd1) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd2) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd3) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd4) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd5) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd6) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd7) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd8) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd9) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd11) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd12) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd13) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd14) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd15))) begin
        ap_phi_mux_temp_10_1_phi_fu_892_p32 = ap_phi_mux_temp_10_0190_phi_fu_544_p6;
    end else begin
        ap_phi_mux_temp_10_1_phi_fu_892_p32 = ap_phi_reg_pp0_iter3_temp_10_1_reg_889;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd8)) begin
        ap_phi_mux_temp_10_3_phi_fu_2567_p32 = temp_0_2_36_reg_14709;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_10_3_phi_fu_2567_p32 = ap_phi_reg_pp0_iter4_temp_10_2_reg_1732;
    end else begin
        ap_phi_mux_temp_10_3_phi_fu_2567_p32 = ap_phi_reg_pp0_iter4_temp_10_3_reg_2564;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd7)) begin
        ap_phi_mux_temp_10_4_phi_fu_3399_p32 = temp_0_3_37_reg_14729;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_10_4_phi_fu_3399_p32 = ap_phi_mux_temp_10_3_phi_fu_2567_p32;
    end else begin
        ap_phi_mux_temp_10_4_phi_fu_3399_p32 = ap_phi_reg_pp0_iter4_temp_10_4_reg_3396;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd6)) begin
        ap_phi_mux_temp_10_5_phi_fu_4231_p32 = temp_0_4_38_reg_14749;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_10_5_phi_fu_4231_p32 = ap_phi_mux_temp_10_4_phi_fu_3399_p32;
    end else begin
        ap_phi_mux_temp_10_5_phi_fu_4231_p32 = ap_phi_reg_pp0_iter4_temp_10_5_reg_4228;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd5)) begin
        ap_phi_mux_temp_10_6_phi_fu_5063_p32 = temp_0_5_39_reg_14769;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_10_6_phi_fu_5063_p32 = ap_phi_mux_temp_10_5_phi_fu_4231_p32;
    end else begin
        ap_phi_mux_temp_10_6_phi_fu_5063_p32 = ap_phi_reg_pp0_iter4_temp_10_6_reg_5060;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd4)) begin
        ap_phi_mux_temp_10_7_phi_fu_5895_p32 = temp_0_6_40_reg_14789;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_10_7_phi_fu_5895_p32 = ap_phi_mux_temp_10_6_phi_fu_5063_p32;
    end else begin
        ap_phi_mux_temp_10_7_phi_fu_5895_p32 = ap_phi_reg_pp0_iter4_temp_10_7_reg_5892;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd3)) begin
        ap_phi_mux_temp_10_8_phi_fu_6727_p32 = temp_0_7_41_reg_14809;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_10_8_phi_fu_6727_p32 = ap_phi_mux_temp_10_7_phi_fu_5895_p32;
    end else begin
        ap_phi_mux_temp_10_8_phi_fu_6727_p32 = ap_phi_reg_pp0_iter4_temp_10_8_reg_6724;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14849 == 4'd10)) begin
        ap_phi_mux_temp_10_9_phi_fu_7559_p32 = temp_0_8_42_reg_14829;
    end else if (((xor_ln203_reg_14849 == 4'd0) | (xor_ln203_reg_14849 == 4'd1) | (xor_ln203_reg_14849 == 4'd2) | (xor_ln203_reg_14849 == 4'd3) | (xor_ln203_reg_14849 == 4'd4) | (xor_ln203_reg_14849 == 4'd5) | (xor_ln203_reg_14849 == 4'd6) | (xor_ln203_reg_14849 == 4'd7) | (xor_ln203_reg_14849 == 4'd8) | (xor_ln203_reg_14849 == 4'd9) | (xor_ln203_reg_14849 == 4'd11) | (xor_ln203_reg_14849 == 4'd12) | (xor_ln203_reg_14849 == 4'd13) | (xor_ln203_reg_14849 == 4'd14) | (xor_ln203_reg_14849 == 4'd15))) begin
        ap_phi_mux_temp_10_9_phi_fu_7559_p32 = ap_phi_mux_temp_10_8_phi_fu_6727_p32;
    end else begin
        ap_phi_mux_temp_10_9_phi_fu_7559_p32 = ap_phi_reg_pp0_iter4_temp_10_9_reg_7556;
    end
end

always @ (*) begin
    if (((icmp_ln180_reg_14590_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_temp_11_0189_phi_fu_558_p6 = ap_phi_mux_temp_11_16_phi_fu_13340_p32;
    end else begin
        ap_phi_mux_temp_11_0189_phi_fu_558_p6 = temp_11_0189_reg_554;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd2)) begin
        ap_phi_mux_temp_11_10_phi_fu_8339_p32 = temp_0_9_43_reg_14853;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_11_10_phi_fu_8339_p32 = ap_phi_mux_temp_11_9_phi_fu_7507_p32;
    end else begin
        ap_phi_mux_temp_11_10_phi_fu_8339_p32 = ap_phi_reg_pp0_iter4_temp_11_10_reg_8336;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1)) begin
        ap_phi_mux_temp_11_11_phi_fu_9171_p32 = temp_0_10_44_reg_14873;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_11_11_phi_fu_9171_p32 = ap_phi_mux_temp_11_10_phi_fu_8339_p32;
    end else begin
        ap_phi_mux_temp_11_11_phi_fu_9171_p32 = ap_phi_reg_pp0_iter4_temp_11_11_reg_9168;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0)) begin
        ap_phi_mux_temp_11_12_phi_fu_10003_p32 = temp_0_11_45_reg_14893;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_11_12_phi_fu_10003_p32 = ap_phi_mux_temp_11_11_phi_fu_9171_p32;
    end else begin
        ap_phi_mux_temp_11_12_phi_fu_10003_p32 = ap_phi_reg_pp0_iter4_temp_11_12_reg_10000;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd15)) begin
        ap_phi_mux_temp_11_13_phi_fu_10835_p32 = temp_0_12_46_reg_14913;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14))) begin
        ap_phi_mux_temp_11_13_phi_fu_10835_p32 = ap_phi_mux_temp_11_12_phi_fu_10003_p32;
    end else begin
        ap_phi_mux_temp_11_13_phi_fu_10835_p32 = ap_phi_reg_pp0_iter4_temp_11_13_reg_10832;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd14)) begin
        ap_phi_mux_temp_11_14_phi_fu_11667_p32 = temp_0_13_47_reg_14933;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_11_14_phi_fu_11667_p32 = ap_phi_mux_temp_11_13_phi_fu_10835_p32;
    end else begin
        ap_phi_mux_temp_11_14_phi_fu_11667_p32 = ap_phi_reg_pp0_iter4_temp_11_14_reg_11664;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd13)) begin
        ap_phi_mux_temp_11_15_phi_fu_12499_p32 = temp_0_14_48_reg_14953;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_11_15_phi_fu_12499_p32 = ap_phi_mux_temp_11_14_phi_fu_11667_p32;
    end else begin
        ap_phi_mux_temp_11_15_phi_fu_12499_p32 = ap_phi_reg_pp0_iter4_temp_11_15_reg_12496;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd12)) begin
        ap_phi_mux_temp_11_16_phi_fu_13340_p32 = temp_0_15_49_reg_14973;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_11_16_phi_fu_13340_p32 = ap_phi_mux_temp_11_15_phi_fu_12499_p32;
    end else begin
        ap_phi_mux_temp_11_16_phi_fu_13340_p32 = ap_phi_reg_pp0_iter4_temp_11_16_reg_13336;
    end
end

always @ (*) begin
    if ((sub_ln150_reg_14500_pp0_iter2_reg == 4'd11)) begin
        ap_phi_mux_temp_11_1_phi_fu_839_p32 = temp_0_reg_14669;
    end else if (((sub_ln150_reg_14500_pp0_iter2_reg == 4'd0) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd1) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd2) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd3) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd4) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd5) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd6) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd7) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd8) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd9) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd10) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd12) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd13) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd14) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd15))) begin
        ap_phi_mux_temp_11_1_phi_fu_839_p32 = ap_phi_mux_temp_11_0189_phi_fu_558_p6;
    end else begin
        ap_phi_mux_temp_11_1_phi_fu_839_p32 = ap_phi_reg_pp0_iter3_temp_11_1_reg_836;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd9)) begin
        ap_phi_mux_temp_11_3_phi_fu_2515_p32 = temp_0_2_36_reg_14709;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_11_3_phi_fu_2515_p32 = ap_phi_reg_pp0_iter4_temp_11_2_reg_1680;
    end else begin
        ap_phi_mux_temp_11_3_phi_fu_2515_p32 = ap_phi_reg_pp0_iter4_temp_11_3_reg_2512;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd8)) begin
        ap_phi_mux_temp_11_4_phi_fu_3347_p32 = temp_0_3_37_reg_14729;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_11_4_phi_fu_3347_p32 = ap_phi_mux_temp_11_3_phi_fu_2515_p32;
    end else begin
        ap_phi_mux_temp_11_4_phi_fu_3347_p32 = ap_phi_reg_pp0_iter4_temp_11_4_reg_3344;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd7)) begin
        ap_phi_mux_temp_11_5_phi_fu_4179_p32 = temp_0_4_38_reg_14749;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_11_5_phi_fu_4179_p32 = ap_phi_mux_temp_11_4_phi_fu_3347_p32;
    end else begin
        ap_phi_mux_temp_11_5_phi_fu_4179_p32 = ap_phi_reg_pp0_iter4_temp_11_5_reg_4176;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd6)) begin
        ap_phi_mux_temp_11_6_phi_fu_5011_p32 = temp_0_5_39_reg_14769;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_11_6_phi_fu_5011_p32 = ap_phi_mux_temp_11_5_phi_fu_4179_p32;
    end else begin
        ap_phi_mux_temp_11_6_phi_fu_5011_p32 = ap_phi_reg_pp0_iter4_temp_11_6_reg_5008;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd5)) begin
        ap_phi_mux_temp_11_7_phi_fu_5843_p32 = temp_0_6_40_reg_14789;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_11_7_phi_fu_5843_p32 = ap_phi_mux_temp_11_6_phi_fu_5011_p32;
    end else begin
        ap_phi_mux_temp_11_7_phi_fu_5843_p32 = ap_phi_reg_pp0_iter4_temp_11_7_reg_5840;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd4)) begin
        ap_phi_mux_temp_11_8_phi_fu_6675_p32 = temp_0_7_41_reg_14809;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_11_8_phi_fu_6675_p32 = ap_phi_mux_temp_11_7_phi_fu_5843_p32;
    end else begin
        ap_phi_mux_temp_11_8_phi_fu_6675_p32 = ap_phi_reg_pp0_iter4_temp_11_8_reg_6672;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14849 == 4'd11)) begin
        ap_phi_mux_temp_11_9_phi_fu_7507_p32 = temp_0_8_42_reg_14829;
    end else if (((xor_ln203_reg_14849 == 4'd0) | (xor_ln203_reg_14849 == 4'd1) | (xor_ln203_reg_14849 == 4'd2) | (xor_ln203_reg_14849 == 4'd3) | (xor_ln203_reg_14849 == 4'd4) | (xor_ln203_reg_14849 == 4'd5) | (xor_ln203_reg_14849 == 4'd6) | (xor_ln203_reg_14849 == 4'd7) | (xor_ln203_reg_14849 == 4'd8) | (xor_ln203_reg_14849 == 4'd9) | (xor_ln203_reg_14849 == 4'd10) | (xor_ln203_reg_14849 == 4'd12) | (xor_ln203_reg_14849 == 4'd13) | (xor_ln203_reg_14849 == 4'd14) | (xor_ln203_reg_14849 == 4'd15))) begin
        ap_phi_mux_temp_11_9_phi_fu_7507_p32 = ap_phi_mux_temp_11_8_phi_fu_6675_p32;
    end else begin
        ap_phi_mux_temp_11_9_phi_fu_7507_p32 = ap_phi_reg_pp0_iter4_temp_11_9_reg_7504;
    end
end

always @ (*) begin
    if (((icmp_ln180_reg_14590_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_temp_12_0188_phi_fu_572_p6 = ap_phi_mux_temp_12_16_phi_fu_13286_p32;
    end else begin
        ap_phi_mux_temp_12_0188_phi_fu_572_p6 = temp_12_0188_reg_568;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd3)) begin
        ap_phi_mux_temp_12_10_phi_fu_8287_p32 = temp_0_9_43_reg_14853;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_12_10_phi_fu_8287_p32 = ap_phi_mux_temp_12_9_phi_fu_7455_p32;
    end else begin
        ap_phi_mux_temp_12_10_phi_fu_8287_p32 = ap_phi_reg_pp0_iter4_temp_12_10_reg_8284;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd2)) begin
        ap_phi_mux_temp_12_11_phi_fu_9119_p32 = temp_0_10_44_reg_14873;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_12_11_phi_fu_9119_p32 = ap_phi_mux_temp_12_10_phi_fu_8287_p32;
    end else begin
        ap_phi_mux_temp_12_11_phi_fu_9119_p32 = ap_phi_reg_pp0_iter4_temp_12_11_reg_9116;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1)) begin
        ap_phi_mux_temp_12_12_phi_fu_9951_p32 = temp_0_11_45_reg_14893;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_12_12_phi_fu_9951_p32 = ap_phi_mux_temp_12_11_phi_fu_9119_p32;
    end else begin
        ap_phi_mux_temp_12_12_phi_fu_9951_p32 = ap_phi_reg_pp0_iter4_temp_12_12_reg_9948;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0)) begin
        ap_phi_mux_temp_12_13_phi_fu_10783_p32 = temp_0_12_46_reg_14913;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_12_13_phi_fu_10783_p32 = ap_phi_mux_temp_12_12_phi_fu_9951_p32;
    end else begin
        ap_phi_mux_temp_12_13_phi_fu_10783_p32 = ap_phi_reg_pp0_iter4_temp_12_13_reg_10780;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd15)) begin
        ap_phi_mux_temp_12_14_phi_fu_11615_p32 = temp_0_13_47_reg_14933;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14))) begin
        ap_phi_mux_temp_12_14_phi_fu_11615_p32 = ap_phi_mux_temp_12_13_phi_fu_10783_p32;
    end else begin
        ap_phi_mux_temp_12_14_phi_fu_11615_p32 = ap_phi_reg_pp0_iter4_temp_12_14_reg_11612;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd14)) begin
        ap_phi_mux_temp_12_15_phi_fu_12447_p32 = temp_0_14_48_reg_14953;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_12_15_phi_fu_12447_p32 = ap_phi_mux_temp_12_14_phi_fu_11615_p32;
    end else begin
        ap_phi_mux_temp_12_15_phi_fu_12447_p32 = ap_phi_reg_pp0_iter4_temp_12_15_reg_12444;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd13)) begin
        ap_phi_mux_temp_12_16_phi_fu_13286_p32 = temp_0_15_49_reg_14973;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_12_16_phi_fu_13286_p32 = ap_phi_mux_temp_12_15_phi_fu_12447_p32;
    end else begin
        ap_phi_mux_temp_12_16_phi_fu_13286_p32 = ap_phi_reg_pp0_iter4_temp_12_16_reg_13282;
    end
end

always @ (*) begin
    if ((sub_ln150_reg_14500_pp0_iter2_reg == 4'd12)) begin
        ap_phi_mux_temp_12_1_phi_fu_786_p32 = temp_0_reg_14669;
    end else if (((sub_ln150_reg_14500_pp0_iter2_reg == 4'd0) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd1) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd2) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd3) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd4) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd5) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd6) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd7) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd8) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd9) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd10) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd11) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd13) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd14) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd15))) begin
        ap_phi_mux_temp_12_1_phi_fu_786_p32 = ap_phi_mux_temp_12_0188_phi_fu_572_p6;
    end else begin
        ap_phi_mux_temp_12_1_phi_fu_786_p32 = ap_phi_reg_pp0_iter3_temp_12_1_reg_783;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd10)) begin
        ap_phi_mux_temp_12_3_phi_fu_2463_p32 = temp_0_2_36_reg_14709;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_12_3_phi_fu_2463_p32 = ap_phi_reg_pp0_iter4_temp_12_2_reg_1628;
    end else begin
        ap_phi_mux_temp_12_3_phi_fu_2463_p32 = ap_phi_reg_pp0_iter4_temp_12_3_reg_2460;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd9)) begin
        ap_phi_mux_temp_12_4_phi_fu_3295_p32 = temp_0_3_37_reg_14729;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_12_4_phi_fu_3295_p32 = ap_phi_mux_temp_12_3_phi_fu_2463_p32;
    end else begin
        ap_phi_mux_temp_12_4_phi_fu_3295_p32 = ap_phi_reg_pp0_iter4_temp_12_4_reg_3292;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd8)) begin
        ap_phi_mux_temp_12_5_phi_fu_4127_p32 = temp_0_4_38_reg_14749;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_12_5_phi_fu_4127_p32 = ap_phi_mux_temp_12_4_phi_fu_3295_p32;
    end else begin
        ap_phi_mux_temp_12_5_phi_fu_4127_p32 = ap_phi_reg_pp0_iter4_temp_12_5_reg_4124;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd7)) begin
        ap_phi_mux_temp_12_6_phi_fu_4959_p32 = temp_0_5_39_reg_14769;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_12_6_phi_fu_4959_p32 = ap_phi_mux_temp_12_5_phi_fu_4127_p32;
    end else begin
        ap_phi_mux_temp_12_6_phi_fu_4959_p32 = ap_phi_reg_pp0_iter4_temp_12_6_reg_4956;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd6)) begin
        ap_phi_mux_temp_12_7_phi_fu_5791_p32 = temp_0_6_40_reg_14789;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_12_7_phi_fu_5791_p32 = ap_phi_mux_temp_12_6_phi_fu_4959_p32;
    end else begin
        ap_phi_mux_temp_12_7_phi_fu_5791_p32 = ap_phi_reg_pp0_iter4_temp_12_7_reg_5788;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd5)) begin
        ap_phi_mux_temp_12_8_phi_fu_6623_p32 = temp_0_7_41_reg_14809;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_12_8_phi_fu_6623_p32 = ap_phi_mux_temp_12_7_phi_fu_5791_p32;
    end else begin
        ap_phi_mux_temp_12_8_phi_fu_6623_p32 = ap_phi_reg_pp0_iter4_temp_12_8_reg_6620;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14849 == 4'd12)) begin
        ap_phi_mux_temp_12_9_phi_fu_7455_p32 = temp_0_8_42_reg_14829;
    end else if (((xor_ln203_reg_14849 == 4'd0) | (xor_ln203_reg_14849 == 4'd1) | (xor_ln203_reg_14849 == 4'd2) | (xor_ln203_reg_14849 == 4'd3) | (xor_ln203_reg_14849 == 4'd4) | (xor_ln203_reg_14849 == 4'd5) | (xor_ln203_reg_14849 == 4'd6) | (xor_ln203_reg_14849 == 4'd7) | (xor_ln203_reg_14849 == 4'd8) | (xor_ln203_reg_14849 == 4'd9) | (xor_ln203_reg_14849 == 4'd10) | (xor_ln203_reg_14849 == 4'd11) | (xor_ln203_reg_14849 == 4'd13) | (xor_ln203_reg_14849 == 4'd14) | (xor_ln203_reg_14849 == 4'd15))) begin
        ap_phi_mux_temp_12_9_phi_fu_7455_p32 = ap_phi_mux_temp_12_8_phi_fu_6623_p32;
    end else begin
        ap_phi_mux_temp_12_9_phi_fu_7455_p32 = ap_phi_reg_pp0_iter4_temp_12_9_reg_7452;
    end
end

always @ (*) begin
    if (((icmp_ln180_reg_14590_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_temp_13_0187_phi_fu_586_p6 = ap_phi_mux_temp_13_16_phi_fu_13232_p32;
    end else begin
        ap_phi_mux_temp_13_0187_phi_fu_586_p6 = temp_13_0187_reg_582;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd4)) begin
        ap_phi_mux_temp_13_10_phi_fu_8235_p32 = temp_0_9_43_reg_14853;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_13_10_phi_fu_8235_p32 = ap_phi_mux_temp_13_9_phi_fu_7403_p32;
    end else begin
        ap_phi_mux_temp_13_10_phi_fu_8235_p32 = ap_phi_reg_pp0_iter4_temp_13_10_reg_8232;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd3)) begin
        ap_phi_mux_temp_13_11_phi_fu_9067_p32 = temp_0_10_44_reg_14873;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_13_11_phi_fu_9067_p32 = ap_phi_mux_temp_13_10_phi_fu_8235_p32;
    end else begin
        ap_phi_mux_temp_13_11_phi_fu_9067_p32 = ap_phi_reg_pp0_iter4_temp_13_11_reg_9064;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd2)) begin
        ap_phi_mux_temp_13_12_phi_fu_9899_p32 = temp_0_11_45_reg_14893;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_13_12_phi_fu_9899_p32 = ap_phi_mux_temp_13_11_phi_fu_9067_p32;
    end else begin
        ap_phi_mux_temp_13_12_phi_fu_9899_p32 = ap_phi_reg_pp0_iter4_temp_13_12_reg_9896;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1)) begin
        ap_phi_mux_temp_13_13_phi_fu_10731_p32 = temp_0_12_46_reg_14913;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_13_13_phi_fu_10731_p32 = ap_phi_mux_temp_13_12_phi_fu_9899_p32;
    end else begin
        ap_phi_mux_temp_13_13_phi_fu_10731_p32 = ap_phi_reg_pp0_iter4_temp_13_13_reg_10728;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0)) begin
        ap_phi_mux_temp_13_14_phi_fu_11563_p32 = temp_0_13_47_reg_14933;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_13_14_phi_fu_11563_p32 = ap_phi_mux_temp_13_13_phi_fu_10731_p32;
    end else begin
        ap_phi_mux_temp_13_14_phi_fu_11563_p32 = ap_phi_reg_pp0_iter4_temp_13_14_reg_11560;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd15)) begin
        ap_phi_mux_temp_13_15_phi_fu_12395_p32 = temp_0_14_48_reg_14953;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14))) begin
        ap_phi_mux_temp_13_15_phi_fu_12395_p32 = ap_phi_mux_temp_13_14_phi_fu_11563_p32;
    end else begin
        ap_phi_mux_temp_13_15_phi_fu_12395_p32 = ap_phi_reg_pp0_iter4_temp_13_15_reg_12392;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd14)) begin
        ap_phi_mux_temp_13_16_phi_fu_13232_p32 = temp_0_15_49_reg_14973;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_13_16_phi_fu_13232_p32 = ap_phi_mux_temp_13_15_phi_fu_12395_p32;
    end else begin
        ap_phi_mux_temp_13_16_phi_fu_13232_p32 = ap_phi_reg_pp0_iter4_temp_13_16_reg_13228;
    end
end

always @ (*) begin
    if ((sub_ln150_reg_14500_pp0_iter2_reg == 4'd13)) begin
        ap_phi_mux_temp_13_1_phi_fu_733_p32 = temp_0_reg_14669;
    end else if (((sub_ln150_reg_14500_pp0_iter2_reg == 4'd0) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd1) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd2) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd3) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd4) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd5) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd6) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd7) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd8) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd9) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd10) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd11) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd12) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd14) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd15))) begin
        ap_phi_mux_temp_13_1_phi_fu_733_p32 = ap_phi_mux_temp_13_0187_phi_fu_586_p6;
    end else begin
        ap_phi_mux_temp_13_1_phi_fu_733_p32 = ap_phi_reg_pp0_iter3_temp_13_1_reg_730;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd11)) begin
        ap_phi_mux_temp_13_3_phi_fu_2411_p32 = temp_0_2_36_reg_14709;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_13_3_phi_fu_2411_p32 = ap_phi_reg_pp0_iter4_temp_13_2_reg_1576;
    end else begin
        ap_phi_mux_temp_13_3_phi_fu_2411_p32 = ap_phi_reg_pp0_iter4_temp_13_3_reg_2408;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd10)) begin
        ap_phi_mux_temp_13_4_phi_fu_3243_p32 = temp_0_3_37_reg_14729;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_13_4_phi_fu_3243_p32 = ap_phi_mux_temp_13_3_phi_fu_2411_p32;
    end else begin
        ap_phi_mux_temp_13_4_phi_fu_3243_p32 = ap_phi_reg_pp0_iter4_temp_13_4_reg_3240;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd9)) begin
        ap_phi_mux_temp_13_5_phi_fu_4075_p32 = temp_0_4_38_reg_14749;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_13_5_phi_fu_4075_p32 = ap_phi_mux_temp_13_4_phi_fu_3243_p32;
    end else begin
        ap_phi_mux_temp_13_5_phi_fu_4075_p32 = ap_phi_reg_pp0_iter4_temp_13_5_reg_4072;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd8)) begin
        ap_phi_mux_temp_13_6_phi_fu_4907_p32 = temp_0_5_39_reg_14769;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_13_6_phi_fu_4907_p32 = ap_phi_mux_temp_13_5_phi_fu_4075_p32;
    end else begin
        ap_phi_mux_temp_13_6_phi_fu_4907_p32 = ap_phi_reg_pp0_iter4_temp_13_6_reg_4904;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd7)) begin
        ap_phi_mux_temp_13_7_phi_fu_5739_p32 = temp_0_6_40_reg_14789;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_13_7_phi_fu_5739_p32 = ap_phi_mux_temp_13_6_phi_fu_4907_p32;
    end else begin
        ap_phi_mux_temp_13_7_phi_fu_5739_p32 = ap_phi_reg_pp0_iter4_temp_13_7_reg_5736;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd6)) begin
        ap_phi_mux_temp_13_8_phi_fu_6571_p32 = temp_0_7_41_reg_14809;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_13_8_phi_fu_6571_p32 = ap_phi_mux_temp_13_7_phi_fu_5739_p32;
    end else begin
        ap_phi_mux_temp_13_8_phi_fu_6571_p32 = ap_phi_reg_pp0_iter4_temp_13_8_reg_6568;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14849 == 4'd13)) begin
        ap_phi_mux_temp_13_9_phi_fu_7403_p32 = temp_0_8_42_reg_14829;
    end else if (((xor_ln203_reg_14849 == 4'd0) | (xor_ln203_reg_14849 == 4'd1) | (xor_ln203_reg_14849 == 4'd2) | (xor_ln203_reg_14849 == 4'd3) | (xor_ln203_reg_14849 == 4'd4) | (xor_ln203_reg_14849 == 4'd5) | (xor_ln203_reg_14849 == 4'd6) | (xor_ln203_reg_14849 == 4'd7) | (xor_ln203_reg_14849 == 4'd8) | (xor_ln203_reg_14849 == 4'd9) | (xor_ln203_reg_14849 == 4'd10) | (xor_ln203_reg_14849 == 4'd11) | (xor_ln203_reg_14849 == 4'd12) | (xor_ln203_reg_14849 == 4'd14) | (xor_ln203_reg_14849 == 4'd15))) begin
        ap_phi_mux_temp_13_9_phi_fu_7403_p32 = ap_phi_mux_temp_13_8_phi_fu_6571_p32;
    end else begin
        ap_phi_mux_temp_13_9_phi_fu_7403_p32 = ap_phi_reg_pp0_iter4_temp_13_9_reg_7400;
    end
end

always @ (*) begin
    if (((icmp_ln180_reg_14590_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_temp_14_0186_phi_fu_600_p6 = ap_phi_mux_temp_14_16_phi_fu_13178_p32;
    end else begin
        ap_phi_mux_temp_14_0186_phi_fu_600_p6 = temp_14_0186_reg_596;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd5)) begin
        ap_phi_mux_temp_14_10_phi_fu_8183_p32 = temp_0_9_43_reg_14853;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_14_10_phi_fu_8183_p32 = ap_phi_mux_temp_14_9_phi_fu_7351_p32;
    end else begin
        ap_phi_mux_temp_14_10_phi_fu_8183_p32 = ap_phi_reg_pp0_iter4_temp_14_10_reg_8180;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd4)) begin
        ap_phi_mux_temp_14_11_phi_fu_9015_p32 = temp_0_10_44_reg_14873;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_14_11_phi_fu_9015_p32 = ap_phi_mux_temp_14_10_phi_fu_8183_p32;
    end else begin
        ap_phi_mux_temp_14_11_phi_fu_9015_p32 = ap_phi_reg_pp0_iter4_temp_14_11_reg_9012;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd3)) begin
        ap_phi_mux_temp_14_12_phi_fu_9847_p32 = temp_0_11_45_reg_14893;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_14_12_phi_fu_9847_p32 = ap_phi_mux_temp_14_11_phi_fu_9015_p32;
    end else begin
        ap_phi_mux_temp_14_12_phi_fu_9847_p32 = ap_phi_reg_pp0_iter4_temp_14_12_reg_9844;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd2)) begin
        ap_phi_mux_temp_14_13_phi_fu_10679_p32 = temp_0_12_46_reg_14913;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_14_13_phi_fu_10679_p32 = ap_phi_mux_temp_14_12_phi_fu_9847_p32;
    end else begin
        ap_phi_mux_temp_14_13_phi_fu_10679_p32 = ap_phi_reg_pp0_iter4_temp_14_13_reg_10676;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1)) begin
        ap_phi_mux_temp_14_14_phi_fu_11511_p32 = temp_0_13_47_reg_14933;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_14_14_phi_fu_11511_p32 = ap_phi_mux_temp_14_13_phi_fu_10679_p32;
    end else begin
        ap_phi_mux_temp_14_14_phi_fu_11511_p32 = ap_phi_reg_pp0_iter4_temp_14_14_reg_11508;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0)) begin
        ap_phi_mux_temp_14_15_phi_fu_12343_p32 = temp_0_14_48_reg_14953;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_14_15_phi_fu_12343_p32 = ap_phi_mux_temp_14_14_phi_fu_11511_p32;
    end else begin
        ap_phi_mux_temp_14_15_phi_fu_12343_p32 = ap_phi_reg_pp0_iter4_temp_14_15_reg_12340;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd15)) begin
        ap_phi_mux_temp_14_16_phi_fu_13178_p32 = temp_0_15_49_reg_14973;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14))) begin
        ap_phi_mux_temp_14_16_phi_fu_13178_p32 = ap_phi_mux_temp_14_15_phi_fu_12343_p32;
    end else begin
        ap_phi_mux_temp_14_16_phi_fu_13178_p32 = ap_phi_reg_pp0_iter4_temp_14_16_reg_13174;
    end
end

always @ (*) begin
    if ((sub_ln150_reg_14500_pp0_iter2_reg == 4'd14)) begin
        ap_phi_mux_temp_14_1_phi_fu_680_p32 = temp_0_reg_14669;
    end else if (((sub_ln150_reg_14500_pp0_iter2_reg == 4'd0) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd1) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd2) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd3) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd4) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd5) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd6) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd7) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd8) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd9) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd10) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd11) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd12) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd13) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd15))) begin
        ap_phi_mux_temp_14_1_phi_fu_680_p32 = ap_phi_mux_temp_14_0186_phi_fu_600_p6;
    end else begin
        ap_phi_mux_temp_14_1_phi_fu_680_p32 = ap_phi_reg_pp0_iter3_temp_14_1_reg_677;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd12)) begin
        ap_phi_mux_temp_14_3_phi_fu_2359_p32 = temp_0_2_36_reg_14709;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_14_3_phi_fu_2359_p32 = ap_phi_reg_pp0_iter4_temp_14_2_reg_1524;
    end else begin
        ap_phi_mux_temp_14_3_phi_fu_2359_p32 = ap_phi_reg_pp0_iter4_temp_14_3_reg_2356;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd11)) begin
        ap_phi_mux_temp_14_4_phi_fu_3191_p32 = temp_0_3_37_reg_14729;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_14_4_phi_fu_3191_p32 = ap_phi_mux_temp_14_3_phi_fu_2359_p32;
    end else begin
        ap_phi_mux_temp_14_4_phi_fu_3191_p32 = ap_phi_reg_pp0_iter4_temp_14_4_reg_3188;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd10)) begin
        ap_phi_mux_temp_14_5_phi_fu_4023_p32 = temp_0_4_38_reg_14749;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_14_5_phi_fu_4023_p32 = ap_phi_mux_temp_14_4_phi_fu_3191_p32;
    end else begin
        ap_phi_mux_temp_14_5_phi_fu_4023_p32 = ap_phi_reg_pp0_iter4_temp_14_5_reg_4020;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd9)) begin
        ap_phi_mux_temp_14_6_phi_fu_4855_p32 = temp_0_5_39_reg_14769;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_14_6_phi_fu_4855_p32 = ap_phi_mux_temp_14_5_phi_fu_4023_p32;
    end else begin
        ap_phi_mux_temp_14_6_phi_fu_4855_p32 = ap_phi_reg_pp0_iter4_temp_14_6_reg_4852;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd8)) begin
        ap_phi_mux_temp_14_7_phi_fu_5687_p32 = temp_0_6_40_reg_14789;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_14_7_phi_fu_5687_p32 = ap_phi_mux_temp_14_6_phi_fu_4855_p32;
    end else begin
        ap_phi_mux_temp_14_7_phi_fu_5687_p32 = ap_phi_reg_pp0_iter4_temp_14_7_reg_5684;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd7)) begin
        ap_phi_mux_temp_14_8_phi_fu_6519_p32 = temp_0_7_41_reg_14809;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_14_8_phi_fu_6519_p32 = ap_phi_mux_temp_14_7_phi_fu_5687_p32;
    end else begin
        ap_phi_mux_temp_14_8_phi_fu_6519_p32 = ap_phi_reg_pp0_iter4_temp_14_8_reg_6516;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14849 == 4'd14)) begin
        ap_phi_mux_temp_14_9_phi_fu_7351_p32 = temp_0_8_42_reg_14829;
    end else if (((xor_ln203_reg_14849 == 4'd0) | (xor_ln203_reg_14849 == 4'd1) | (xor_ln203_reg_14849 == 4'd2) | (xor_ln203_reg_14849 == 4'd3) | (xor_ln203_reg_14849 == 4'd4) | (xor_ln203_reg_14849 == 4'd5) | (xor_ln203_reg_14849 == 4'd6) | (xor_ln203_reg_14849 == 4'd7) | (xor_ln203_reg_14849 == 4'd8) | (xor_ln203_reg_14849 == 4'd9) | (xor_ln203_reg_14849 == 4'd10) | (xor_ln203_reg_14849 == 4'd11) | (xor_ln203_reg_14849 == 4'd12) | (xor_ln203_reg_14849 == 4'd13) | (xor_ln203_reg_14849 == 4'd15))) begin
        ap_phi_mux_temp_14_9_phi_fu_7351_p32 = ap_phi_mux_temp_14_8_phi_fu_6519_p32;
    end else begin
        ap_phi_mux_temp_14_9_phi_fu_7351_p32 = ap_phi_reg_pp0_iter4_temp_14_9_reg_7348;
    end
end

always @ (*) begin
    if (((icmp_ln180_reg_14590_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_temp_15_0185_phi_fu_614_p6 = ap_phi_mux_temp_15_16_phi_fu_13124_p32;
    end else begin
        ap_phi_mux_temp_15_0185_phi_fu_614_p6 = temp_15_0185_reg_610;
    end
end

always @ (*) begin
    if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_15_10_phi_fu_8131_p32 = ap_phi_mux_temp_15_9_phi_fu_7299_p32;
    end else if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd6)) begin
        ap_phi_mux_temp_15_10_phi_fu_8131_p32 = temp_0_9_43_reg_14853;
    end else begin
        ap_phi_mux_temp_15_10_phi_fu_8131_p32 = ap_phi_reg_pp0_iter4_temp_15_10_reg_8128;
    end
end

always @ (*) begin
    if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_15_11_phi_fu_8963_p32 = ap_phi_mux_temp_15_10_phi_fu_8131_p32;
    end else if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd5)) begin
        ap_phi_mux_temp_15_11_phi_fu_8963_p32 = temp_0_10_44_reg_14873;
    end else begin
        ap_phi_mux_temp_15_11_phi_fu_8963_p32 = ap_phi_reg_pp0_iter4_temp_15_11_reg_8960;
    end
end

always @ (*) begin
    if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_15_12_phi_fu_9795_p32 = ap_phi_mux_temp_15_11_phi_fu_8963_p32;
    end else if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd4)) begin
        ap_phi_mux_temp_15_12_phi_fu_9795_p32 = temp_0_11_45_reg_14893;
    end else begin
        ap_phi_mux_temp_15_12_phi_fu_9795_p32 = ap_phi_reg_pp0_iter4_temp_15_12_reg_9792;
    end
end

always @ (*) begin
    if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_15_13_phi_fu_10627_p32 = ap_phi_mux_temp_15_12_phi_fu_9795_p32;
    end else if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd3)) begin
        ap_phi_mux_temp_15_13_phi_fu_10627_p32 = temp_0_12_46_reg_14913;
    end else begin
        ap_phi_mux_temp_15_13_phi_fu_10627_p32 = ap_phi_reg_pp0_iter4_temp_15_13_reg_10624;
    end
end

always @ (*) begin
    if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_15_14_phi_fu_11459_p32 = ap_phi_mux_temp_15_13_phi_fu_10627_p32;
    end else if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd2)) begin
        ap_phi_mux_temp_15_14_phi_fu_11459_p32 = temp_0_13_47_reg_14933;
    end else begin
        ap_phi_mux_temp_15_14_phi_fu_11459_p32 = ap_phi_reg_pp0_iter4_temp_15_14_reg_11456;
    end
end

always @ (*) begin
    if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_15_15_phi_fu_12291_p32 = ap_phi_mux_temp_15_14_phi_fu_11459_p32;
    end else if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1)) begin
        ap_phi_mux_temp_15_15_phi_fu_12291_p32 = temp_0_14_48_reg_14953;
    end else begin
        ap_phi_mux_temp_15_15_phi_fu_12291_p32 = ap_phi_reg_pp0_iter4_temp_15_15_reg_12288;
    end
end

always @ (*) begin
    if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_15_16_phi_fu_13124_p32 = ap_phi_mux_temp_15_15_phi_fu_12291_p32;
    end else if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0)) begin
        ap_phi_mux_temp_15_16_phi_fu_13124_p32 = temp_0_15_49_reg_14973;
    end else begin
        ap_phi_mux_temp_15_16_phi_fu_13124_p32 = ap_phi_reg_pp0_iter4_temp_15_16_reg_13120;
    end
end

always @ (*) begin
    if (((sub_ln150_reg_14500_pp0_iter2_reg == 4'd0) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd1) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd2) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd3) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd4) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd5) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd6) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd7) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd8) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd9) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd10) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd11) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd12) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd13) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd14))) begin
        ap_phi_mux_temp_15_1_phi_fu_627_p32 = ap_phi_mux_temp_15_0185_phi_fu_614_p6;
    end else if ((sub_ln150_reg_14500_pp0_iter2_reg == 4'd15)) begin
        ap_phi_mux_temp_15_1_phi_fu_627_p32 = temp_0_reg_14669;
    end else begin
        ap_phi_mux_temp_15_1_phi_fu_627_p32 = ap_phi_reg_pp0_iter3_temp_15_1_reg_624;
    end
end

always @ (*) begin
    if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_15_3_phi_fu_2307_p32 = ap_phi_reg_pp0_iter4_temp_15_2_reg_1472;
    end else if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd13)) begin
        ap_phi_mux_temp_15_3_phi_fu_2307_p32 = temp_0_2_36_reg_14709;
    end else begin
        ap_phi_mux_temp_15_3_phi_fu_2307_p32 = ap_phi_reg_pp0_iter4_temp_15_3_reg_2304;
    end
end

always @ (*) begin
    if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_15_4_phi_fu_3139_p32 = ap_phi_mux_temp_15_3_phi_fu_2307_p32;
    end else if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd12)) begin
        ap_phi_mux_temp_15_4_phi_fu_3139_p32 = temp_0_3_37_reg_14729;
    end else begin
        ap_phi_mux_temp_15_4_phi_fu_3139_p32 = ap_phi_reg_pp0_iter4_temp_15_4_reg_3136;
    end
end

always @ (*) begin
    if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_15_5_phi_fu_3971_p32 = ap_phi_mux_temp_15_4_phi_fu_3139_p32;
    end else if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd11)) begin
        ap_phi_mux_temp_15_5_phi_fu_3971_p32 = temp_0_4_38_reg_14749;
    end else begin
        ap_phi_mux_temp_15_5_phi_fu_3971_p32 = ap_phi_reg_pp0_iter4_temp_15_5_reg_3968;
    end
end

always @ (*) begin
    if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_15_6_phi_fu_4803_p32 = ap_phi_mux_temp_15_5_phi_fu_3971_p32;
    end else if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd10)) begin
        ap_phi_mux_temp_15_6_phi_fu_4803_p32 = temp_0_5_39_reg_14769;
    end else begin
        ap_phi_mux_temp_15_6_phi_fu_4803_p32 = ap_phi_reg_pp0_iter4_temp_15_6_reg_4800;
    end
end

always @ (*) begin
    if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_15_7_phi_fu_5635_p32 = ap_phi_mux_temp_15_6_phi_fu_4803_p32;
    end else if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd9)) begin
        ap_phi_mux_temp_15_7_phi_fu_5635_p32 = temp_0_6_40_reg_14789;
    end else begin
        ap_phi_mux_temp_15_7_phi_fu_5635_p32 = ap_phi_reg_pp0_iter4_temp_15_7_reg_5632;
    end
end

always @ (*) begin
    if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_15_8_phi_fu_6467_p32 = ap_phi_mux_temp_15_7_phi_fu_5635_p32;
    end else if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd8)) begin
        ap_phi_mux_temp_15_8_phi_fu_6467_p32 = temp_0_7_41_reg_14809;
    end else begin
        ap_phi_mux_temp_15_8_phi_fu_6467_p32 = ap_phi_reg_pp0_iter4_temp_15_8_reg_6464;
    end
end

always @ (*) begin
    if (((xor_ln203_reg_14849 == 4'd0) | (xor_ln203_reg_14849 == 4'd1) | (xor_ln203_reg_14849 == 4'd2) | (xor_ln203_reg_14849 == 4'd3) | (xor_ln203_reg_14849 == 4'd4) | (xor_ln203_reg_14849 == 4'd5) | (xor_ln203_reg_14849 == 4'd6) | (xor_ln203_reg_14849 == 4'd7) | (xor_ln203_reg_14849 == 4'd8) | (xor_ln203_reg_14849 == 4'd9) | (xor_ln203_reg_14849 == 4'd10) | (xor_ln203_reg_14849 == 4'd11) | (xor_ln203_reg_14849 == 4'd12) | (xor_ln203_reg_14849 == 4'd13) | (xor_ln203_reg_14849 == 4'd14))) begin
        ap_phi_mux_temp_15_9_phi_fu_7299_p32 = ap_phi_mux_temp_15_8_phi_fu_6467_p32;
    end else if ((xor_ln203_reg_14849 == 4'd15)) begin
        ap_phi_mux_temp_15_9_phi_fu_7299_p32 = temp_0_8_42_reg_14829;
    end else begin
        ap_phi_mux_temp_15_9_phi_fu_7299_p32 = ap_phi_reg_pp0_iter4_temp_15_9_reg_7296;
    end
end

always @ (*) begin
    if (((icmp_ln180_reg_14590_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_temp_1_0199_phi_fu_418_p6 = ap_phi_mux_temp_1_16_phi_fu_13880_p32;
    end else begin
        ap_phi_mux_temp_1_0199_phi_fu_418_p6 = temp_1_0199_reg_414;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd8)) begin
        ap_phi_mux_temp_1_10_phi_fu_8859_p32 = temp_0_9_43_reg_14853;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_1_10_phi_fu_8859_p32 = ap_phi_mux_temp_1_9_phi_fu_8027_p32;
    end else begin
        ap_phi_mux_temp_1_10_phi_fu_8859_p32 = ap_phi_reg_pp0_iter4_temp_1_10_reg_8856;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd7)) begin
        ap_phi_mux_temp_1_11_phi_fu_9691_p32 = temp_0_10_44_reg_14873;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_1_11_phi_fu_9691_p32 = ap_phi_mux_temp_1_10_phi_fu_8859_p32;
    end else begin
        ap_phi_mux_temp_1_11_phi_fu_9691_p32 = ap_phi_reg_pp0_iter4_temp_1_11_reg_9688;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd6)) begin
        ap_phi_mux_temp_1_12_phi_fu_10523_p32 = temp_0_11_45_reg_14893;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_1_12_phi_fu_10523_p32 = ap_phi_mux_temp_1_11_phi_fu_9691_p32;
    end else begin
        ap_phi_mux_temp_1_12_phi_fu_10523_p32 = ap_phi_reg_pp0_iter4_temp_1_12_reg_10520;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd5)) begin
        ap_phi_mux_temp_1_13_phi_fu_11355_p32 = temp_0_12_46_reg_14913;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_1_13_phi_fu_11355_p32 = ap_phi_mux_temp_1_12_phi_fu_10523_p32;
    end else begin
        ap_phi_mux_temp_1_13_phi_fu_11355_p32 = ap_phi_reg_pp0_iter4_temp_1_13_reg_11352;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd4)) begin
        ap_phi_mux_temp_1_14_phi_fu_12187_p32 = temp_0_13_47_reg_14933;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_1_14_phi_fu_12187_p32 = ap_phi_mux_temp_1_13_phi_fu_11355_p32;
    end else begin
        ap_phi_mux_temp_1_14_phi_fu_12187_p32 = ap_phi_reg_pp0_iter4_temp_1_14_reg_12184;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd3)) begin
        ap_phi_mux_temp_1_15_phi_fu_13019_p32 = temp_0_14_48_reg_14953;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_1_15_phi_fu_13019_p32 = ap_phi_mux_temp_1_14_phi_fu_12187_p32;
    end else begin
        ap_phi_mux_temp_1_15_phi_fu_13019_p32 = ap_phi_reg_pp0_iter4_temp_1_15_reg_13016;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd2)) begin
        ap_phi_mux_temp_1_16_phi_fu_13880_p32 = temp_0_15_49_reg_14973;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_1_16_phi_fu_13880_p32 = ap_phi_mux_temp_1_15_phi_fu_13019_p32;
    end else begin
        ap_phi_mux_temp_1_16_phi_fu_13880_p32 = ap_phi_reg_pp0_iter4_temp_1_16_reg_13876;
    end
end

always @ (*) begin
    if ((sub_ln150_reg_14500_pp0_iter2_reg == 4'd1)) begin
        ap_phi_mux_temp_1_1_phi_fu_1369_p32 = temp_0_reg_14669;
    end else if (((sub_ln150_reg_14500_pp0_iter2_reg == 4'd0) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd2) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd3) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd4) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd5) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd6) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd7) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd8) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd9) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd10) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd11) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd12) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd13) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd14) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd15))) begin
        ap_phi_mux_temp_1_1_phi_fu_1369_p32 = ap_phi_mux_temp_1_0199_phi_fu_418_p6;
    end else begin
        ap_phi_mux_temp_1_1_phi_fu_1369_p32 = ap_phi_reg_pp0_iter3_temp_1_1_reg_1366;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd15)) begin
        ap_phi_mux_temp_1_3_phi_fu_3035_p32 = temp_0_2_36_reg_14709;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14))) begin
        ap_phi_mux_temp_1_3_phi_fu_3035_p32 = ap_phi_reg_pp0_iter4_temp_1_2_reg_2200;
    end else begin
        ap_phi_mux_temp_1_3_phi_fu_3035_p32 = ap_phi_reg_pp0_iter4_temp_1_3_reg_3032;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd14)) begin
        ap_phi_mux_temp_1_4_phi_fu_3867_p32 = temp_0_3_37_reg_14729;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_1_4_phi_fu_3867_p32 = ap_phi_mux_temp_1_3_phi_fu_3035_p32;
    end else begin
        ap_phi_mux_temp_1_4_phi_fu_3867_p32 = ap_phi_reg_pp0_iter4_temp_1_4_reg_3864;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd13)) begin
        ap_phi_mux_temp_1_5_phi_fu_4699_p32 = temp_0_4_38_reg_14749;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_1_5_phi_fu_4699_p32 = ap_phi_mux_temp_1_4_phi_fu_3867_p32;
    end else begin
        ap_phi_mux_temp_1_5_phi_fu_4699_p32 = ap_phi_reg_pp0_iter4_temp_1_5_reg_4696;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd12)) begin
        ap_phi_mux_temp_1_6_phi_fu_5531_p32 = temp_0_5_39_reg_14769;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_1_6_phi_fu_5531_p32 = ap_phi_mux_temp_1_5_phi_fu_4699_p32;
    end else begin
        ap_phi_mux_temp_1_6_phi_fu_5531_p32 = ap_phi_reg_pp0_iter4_temp_1_6_reg_5528;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd11)) begin
        ap_phi_mux_temp_1_7_phi_fu_6363_p32 = temp_0_6_40_reg_14789;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_1_7_phi_fu_6363_p32 = ap_phi_mux_temp_1_6_phi_fu_5531_p32;
    end else begin
        ap_phi_mux_temp_1_7_phi_fu_6363_p32 = ap_phi_reg_pp0_iter4_temp_1_7_reg_6360;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd10)) begin
        ap_phi_mux_temp_1_8_phi_fu_7195_p32 = temp_0_7_41_reg_14809;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_1_8_phi_fu_7195_p32 = ap_phi_mux_temp_1_7_phi_fu_6363_p32;
    end else begin
        ap_phi_mux_temp_1_8_phi_fu_7195_p32 = ap_phi_reg_pp0_iter4_temp_1_8_reg_7192;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14849 == 4'd1)) begin
        ap_phi_mux_temp_1_9_phi_fu_8027_p32 = temp_0_8_42_reg_14829;
    end else if (((xor_ln203_reg_14849 == 4'd0) | (xor_ln203_reg_14849 == 4'd2) | (xor_ln203_reg_14849 == 4'd3) | (xor_ln203_reg_14849 == 4'd4) | (xor_ln203_reg_14849 == 4'd5) | (xor_ln203_reg_14849 == 4'd6) | (xor_ln203_reg_14849 == 4'd7) | (xor_ln203_reg_14849 == 4'd8) | (xor_ln203_reg_14849 == 4'd9) | (xor_ln203_reg_14849 == 4'd10) | (xor_ln203_reg_14849 == 4'd11) | (xor_ln203_reg_14849 == 4'd12) | (xor_ln203_reg_14849 == 4'd13) | (xor_ln203_reg_14849 == 4'd14) | (xor_ln203_reg_14849 == 4'd15))) begin
        ap_phi_mux_temp_1_9_phi_fu_8027_p32 = ap_phi_mux_temp_1_8_phi_fu_7195_p32;
    end else begin
        ap_phi_mux_temp_1_9_phi_fu_8027_p32 = ap_phi_reg_pp0_iter4_temp_1_9_reg_8024;
    end
end

always @ (*) begin
    if (((icmp_ln180_reg_14590_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_temp_2_0198_phi_fu_432_p6 = ap_phi_mux_temp_2_16_phi_fu_13826_p32;
    end else begin
        ap_phi_mux_temp_2_0198_phi_fu_432_p6 = temp_2_0198_reg_428;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd9)) begin
        ap_phi_mux_temp_2_10_phi_fu_8807_p32 = temp_0_9_43_reg_14853;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_2_10_phi_fu_8807_p32 = ap_phi_mux_temp_2_9_phi_fu_7975_p32;
    end else begin
        ap_phi_mux_temp_2_10_phi_fu_8807_p32 = ap_phi_reg_pp0_iter4_temp_2_10_reg_8804;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd8)) begin
        ap_phi_mux_temp_2_11_phi_fu_9639_p32 = temp_0_10_44_reg_14873;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_2_11_phi_fu_9639_p32 = ap_phi_mux_temp_2_10_phi_fu_8807_p32;
    end else begin
        ap_phi_mux_temp_2_11_phi_fu_9639_p32 = ap_phi_reg_pp0_iter4_temp_2_11_reg_9636;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd7)) begin
        ap_phi_mux_temp_2_12_phi_fu_10471_p32 = temp_0_11_45_reg_14893;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_2_12_phi_fu_10471_p32 = ap_phi_mux_temp_2_11_phi_fu_9639_p32;
    end else begin
        ap_phi_mux_temp_2_12_phi_fu_10471_p32 = ap_phi_reg_pp0_iter4_temp_2_12_reg_10468;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd6)) begin
        ap_phi_mux_temp_2_13_phi_fu_11303_p32 = temp_0_12_46_reg_14913;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_2_13_phi_fu_11303_p32 = ap_phi_mux_temp_2_12_phi_fu_10471_p32;
    end else begin
        ap_phi_mux_temp_2_13_phi_fu_11303_p32 = ap_phi_reg_pp0_iter4_temp_2_13_reg_11300;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd5)) begin
        ap_phi_mux_temp_2_14_phi_fu_12135_p32 = temp_0_13_47_reg_14933;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_2_14_phi_fu_12135_p32 = ap_phi_mux_temp_2_13_phi_fu_11303_p32;
    end else begin
        ap_phi_mux_temp_2_14_phi_fu_12135_p32 = ap_phi_reg_pp0_iter4_temp_2_14_reg_12132;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd4)) begin
        ap_phi_mux_temp_2_15_phi_fu_12967_p32 = temp_0_14_48_reg_14953;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_2_15_phi_fu_12967_p32 = ap_phi_mux_temp_2_14_phi_fu_12135_p32;
    end else begin
        ap_phi_mux_temp_2_15_phi_fu_12967_p32 = ap_phi_reg_pp0_iter4_temp_2_15_reg_12964;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd3)) begin
        ap_phi_mux_temp_2_16_phi_fu_13826_p32 = temp_0_15_49_reg_14973;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_2_16_phi_fu_13826_p32 = ap_phi_mux_temp_2_15_phi_fu_12967_p32;
    end else begin
        ap_phi_mux_temp_2_16_phi_fu_13826_p32 = ap_phi_reg_pp0_iter4_temp_2_16_reg_13822;
    end
end

always @ (*) begin
    if ((sub_ln150_reg_14500_pp0_iter2_reg == 4'd2)) begin
        ap_phi_mux_temp_2_1_phi_fu_1316_p32 = temp_0_reg_14669;
    end else if (((sub_ln150_reg_14500_pp0_iter2_reg == 4'd0) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd1) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd3) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd4) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd5) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd6) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd7) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd8) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd9) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd10) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd11) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd12) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd13) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd14) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd15))) begin
        ap_phi_mux_temp_2_1_phi_fu_1316_p32 = ap_phi_mux_temp_2_0198_phi_fu_432_p6;
    end else begin
        ap_phi_mux_temp_2_1_phi_fu_1316_p32 = ap_phi_reg_pp0_iter3_temp_2_1_reg_1313;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0)) begin
        ap_phi_mux_temp_2_3_phi_fu_2983_p32 = temp_0_2_36_reg_14709;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_2_3_phi_fu_2983_p32 = ap_phi_reg_pp0_iter4_temp_2_2_reg_2148;
    end else begin
        ap_phi_mux_temp_2_3_phi_fu_2983_p32 = ap_phi_reg_pp0_iter4_temp_2_3_reg_2980;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd15)) begin
        ap_phi_mux_temp_2_4_phi_fu_3815_p32 = temp_0_3_37_reg_14729;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14))) begin
        ap_phi_mux_temp_2_4_phi_fu_3815_p32 = ap_phi_mux_temp_2_3_phi_fu_2983_p32;
    end else begin
        ap_phi_mux_temp_2_4_phi_fu_3815_p32 = ap_phi_reg_pp0_iter4_temp_2_4_reg_3812;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd14)) begin
        ap_phi_mux_temp_2_5_phi_fu_4647_p32 = temp_0_4_38_reg_14749;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_2_5_phi_fu_4647_p32 = ap_phi_mux_temp_2_4_phi_fu_3815_p32;
    end else begin
        ap_phi_mux_temp_2_5_phi_fu_4647_p32 = ap_phi_reg_pp0_iter4_temp_2_5_reg_4644;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd13)) begin
        ap_phi_mux_temp_2_6_phi_fu_5479_p32 = temp_0_5_39_reg_14769;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_2_6_phi_fu_5479_p32 = ap_phi_mux_temp_2_5_phi_fu_4647_p32;
    end else begin
        ap_phi_mux_temp_2_6_phi_fu_5479_p32 = ap_phi_reg_pp0_iter4_temp_2_6_reg_5476;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd12)) begin
        ap_phi_mux_temp_2_7_phi_fu_6311_p32 = temp_0_6_40_reg_14789;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_2_7_phi_fu_6311_p32 = ap_phi_mux_temp_2_6_phi_fu_5479_p32;
    end else begin
        ap_phi_mux_temp_2_7_phi_fu_6311_p32 = ap_phi_reg_pp0_iter4_temp_2_7_reg_6308;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd11)) begin
        ap_phi_mux_temp_2_8_phi_fu_7143_p32 = temp_0_7_41_reg_14809;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_2_8_phi_fu_7143_p32 = ap_phi_mux_temp_2_7_phi_fu_6311_p32;
    end else begin
        ap_phi_mux_temp_2_8_phi_fu_7143_p32 = ap_phi_reg_pp0_iter4_temp_2_8_reg_7140;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14849 == 4'd2)) begin
        ap_phi_mux_temp_2_9_phi_fu_7975_p32 = temp_0_8_42_reg_14829;
    end else if (((xor_ln203_reg_14849 == 4'd0) | (xor_ln203_reg_14849 == 4'd1) | (xor_ln203_reg_14849 == 4'd3) | (xor_ln203_reg_14849 == 4'd4) | (xor_ln203_reg_14849 == 4'd5) | (xor_ln203_reg_14849 == 4'd6) | (xor_ln203_reg_14849 == 4'd7) | (xor_ln203_reg_14849 == 4'd8) | (xor_ln203_reg_14849 == 4'd9) | (xor_ln203_reg_14849 == 4'd10) | (xor_ln203_reg_14849 == 4'd11) | (xor_ln203_reg_14849 == 4'd12) | (xor_ln203_reg_14849 == 4'd13) | (xor_ln203_reg_14849 == 4'd14) | (xor_ln203_reg_14849 == 4'd15))) begin
        ap_phi_mux_temp_2_9_phi_fu_7975_p32 = ap_phi_mux_temp_2_8_phi_fu_7143_p32;
    end else begin
        ap_phi_mux_temp_2_9_phi_fu_7975_p32 = ap_phi_reg_pp0_iter4_temp_2_9_reg_7972;
    end
end

always @ (*) begin
    if (((icmp_ln180_reg_14590_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_temp_3_0197_phi_fu_446_p6 = ap_phi_mux_temp_3_16_phi_fu_13772_p32;
    end else begin
        ap_phi_mux_temp_3_0197_phi_fu_446_p6 = temp_3_0197_reg_442;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd10)) begin
        ap_phi_mux_temp_3_10_phi_fu_8755_p32 = temp_0_9_43_reg_14853;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_3_10_phi_fu_8755_p32 = ap_phi_mux_temp_3_9_phi_fu_7923_p32;
    end else begin
        ap_phi_mux_temp_3_10_phi_fu_8755_p32 = ap_phi_reg_pp0_iter4_temp_3_10_reg_8752;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd9)) begin
        ap_phi_mux_temp_3_11_phi_fu_9587_p32 = temp_0_10_44_reg_14873;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_3_11_phi_fu_9587_p32 = ap_phi_mux_temp_3_10_phi_fu_8755_p32;
    end else begin
        ap_phi_mux_temp_3_11_phi_fu_9587_p32 = ap_phi_reg_pp0_iter4_temp_3_11_reg_9584;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd8)) begin
        ap_phi_mux_temp_3_12_phi_fu_10419_p32 = temp_0_11_45_reg_14893;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_3_12_phi_fu_10419_p32 = ap_phi_mux_temp_3_11_phi_fu_9587_p32;
    end else begin
        ap_phi_mux_temp_3_12_phi_fu_10419_p32 = ap_phi_reg_pp0_iter4_temp_3_12_reg_10416;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd7)) begin
        ap_phi_mux_temp_3_13_phi_fu_11251_p32 = temp_0_12_46_reg_14913;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_3_13_phi_fu_11251_p32 = ap_phi_mux_temp_3_12_phi_fu_10419_p32;
    end else begin
        ap_phi_mux_temp_3_13_phi_fu_11251_p32 = ap_phi_reg_pp0_iter4_temp_3_13_reg_11248;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd6)) begin
        ap_phi_mux_temp_3_14_phi_fu_12083_p32 = temp_0_13_47_reg_14933;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_3_14_phi_fu_12083_p32 = ap_phi_mux_temp_3_13_phi_fu_11251_p32;
    end else begin
        ap_phi_mux_temp_3_14_phi_fu_12083_p32 = ap_phi_reg_pp0_iter4_temp_3_14_reg_12080;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd5)) begin
        ap_phi_mux_temp_3_15_phi_fu_12915_p32 = temp_0_14_48_reg_14953;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_3_15_phi_fu_12915_p32 = ap_phi_mux_temp_3_14_phi_fu_12083_p32;
    end else begin
        ap_phi_mux_temp_3_15_phi_fu_12915_p32 = ap_phi_reg_pp0_iter4_temp_3_15_reg_12912;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd4)) begin
        ap_phi_mux_temp_3_16_phi_fu_13772_p32 = temp_0_15_49_reg_14973;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_3_16_phi_fu_13772_p32 = ap_phi_mux_temp_3_15_phi_fu_12915_p32;
    end else begin
        ap_phi_mux_temp_3_16_phi_fu_13772_p32 = ap_phi_reg_pp0_iter4_temp_3_16_reg_13768;
    end
end

always @ (*) begin
    if ((sub_ln150_reg_14500_pp0_iter2_reg == 4'd3)) begin
        ap_phi_mux_temp_3_1_phi_fu_1263_p32 = temp_0_reg_14669;
    end else if (((sub_ln150_reg_14500_pp0_iter2_reg == 4'd0) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd1) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd2) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd4) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd5) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd6) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd7) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd8) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd9) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd10) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd11) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd12) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd13) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd14) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd15))) begin
        ap_phi_mux_temp_3_1_phi_fu_1263_p32 = ap_phi_mux_temp_3_0197_phi_fu_446_p6;
    end else begin
        ap_phi_mux_temp_3_1_phi_fu_1263_p32 = ap_phi_reg_pp0_iter3_temp_3_1_reg_1260;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1)) begin
        ap_phi_mux_temp_3_3_phi_fu_2931_p32 = temp_0_2_36_reg_14709;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_3_3_phi_fu_2931_p32 = ap_phi_reg_pp0_iter4_temp_3_2_reg_2096;
    end else begin
        ap_phi_mux_temp_3_3_phi_fu_2931_p32 = ap_phi_reg_pp0_iter4_temp_3_3_reg_2928;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0)) begin
        ap_phi_mux_temp_3_4_phi_fu_3763_p32 = temp_0_3_37_reg_14729;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_3_4_phi_fu_3763_p32 = ap_phi_mux_temp_3_3_phi_fu_2931_p32;
    end else begin
        ap_phi_mux_temp_3_4_phi_fu_3763_p32 = ap_phi_reg_pp0_iter4_temp_3_4_reg_3760;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd15)) begin
        ap_phi_mux_temp_3_5_phi_fu_4595_p32 = temp_0_4_38_reg_14749;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14))) begin
        ap_phi_mux_temp_3_5_phi_fu_4595_p32 = ap_phi_mux_temp_3_4_phi_fu_3763_p32;
    end else begin
        ap_phi_mux_temp_3_5_phi_fu_4595_p32 = ap_phi_reg_pp0_iter4_temp_3_5_reg_4592;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd14)) begin
        ap_phi_mux_temp_3_6_phi_fu_5427_p32 = temp_0_5_39_reg_14769;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_3_6_phi_fu_5427_p32 = ap_phi_mux_temp_3_5_phi_fu_4595_p32;
    end else begin
        ap_phi_mux_temp_3_6_phi_fu_5427_p32 = ap_phi_reg_pp0_iter4_temp_3_6_reg_5424;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd13)) begin
        ap_phi_mux_temp_3_7_phi_fu_6259_p32 = temp_0_6_40_reg_14789;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_3_7_phi_fu_6259_p32 = ap_phi_mux_temp_3_6_phi_fu_5427_p32;
    end else begin
        ap_phi_mux_temp_3_7_phi_fu_6259_p32 = ap_phi_reg_pp0_iter4_temp_3_7_reg_6256;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd12)) begin
        ap_phi_mux_temp_3_8_phi_fu_7091_p32 = temp_0_7_41_reg_14809;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_3_8_phi_fu_7091_p32 = ap_phi_mux_temp_3_7_phi_fu_6259_p32;
    end else begin
        ap_phi_mux_temp_3_8_phi_fu_7091_p32 = ap_phi_reg_pp0_iter4_temp_3_8_reg_7088;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14849 == 4'd3)) begin
        ap_phi_mux_temp_3_9_phi_fu_7923_p32 = temp_0_8_42_reg_14829;
    end else if (((xor_ln203_reg_14849 == 4'd0) | (xor_ln203_reg_14849 == 4'd1) | (xor_ln203_reg_14849 == 4'd2) | (xor_ln203_reg_14849 == 4'd4) | (xor_ln203_reg_14849 == 4'd5) | (xor_ln203_reg_14849 == 4'd6) | (xor_ln203_reg_14849 == 4'd7) | (xor_ln203_reg_14849 == 4'd8) | (xor_ln203_reg_14849 == 4'd9) | (xor_ln203_reg_14849 == 4'd10) | (xor_ln203_reg_14849 == 4'd11) | (xor_ln203_reg_14849 == 4'd12) | (xor_ln203_reg_14849 == 4'd13) | (xor_ln203_reg_14849 == 4'd14) | (xor_ln203_reg_14849 == 4'd15))) begin
        ap_phi_mux_temp_3_9_phi_fu_7923_p32 = ap_phi_mux_temp_3_8_phi_fu_7091_p32;
    end else begin
        ap_phi_mux_temp_3_9_phi_fu_7923_p32 = ap_phi_reg_pp0_iter4_temp_3_9_reg_7920;
    end
end

always @ (*) begin
    if (((icmp_ln180_reg_14590_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_temp_4_0196_phi_fu_460_p6 = ap_phi_mux_temp_4_16_phi_fu_13718_p32;
    end else begin
        ap_phi_mux_temp_4_0196_phi_fu_460_p6 = temp_4_0196_reg_456;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd11)) begin
        ap_phi_mux_temp_4_10_phi_fu_8703_p32 = temp_0_9_43_reg_14853;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_4_10_phi_fu_8703_p32 = ap_phi_mux_temp_4_9_phi_fu_7871_p32;
    end else begin
        ap_phi_mux_temp_4_10_phi_fu_8703_p32 = ap_phi_reg_pp0_iter4_temp_4_10_reg_8700;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd10)) begin
        ap_phi_mux_temp_4_11_phi_fu_9535_p32 = temp_0_10_44_reg_14873;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_4_11_phi_fu_9535_p32 = ap_phi_mux_temp_4_10_phi_fu_8703_p32;
    end else begin
        ap_phi_mux_temp_4_11_phi_fu_9535_p32 = ap_phi_reg_pp0_iter4_temp_4_11_reg_9532;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd9)) begin
        ap_phi_mux_temp_4_12_phi_fu_10367_p32 = temp_0_11_45_reg_14893;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_4_12_phi_fu_10367_p32 = ap_phi_mux_temp_4_11_phi_fu_9535_p32;
    end else begin
        ap_phi_mux_temp_4_12_phi_fu_10367_p32 = ap_phi_reg_pp0_iter4_temp_4_12_reg_10364;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd8)) begin
        ap_phi_mux_temp_4_13_phi_fu_11199_p32 = temp_0_12_46_reg_14913;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_4_13_phi_fu_11199_p32 = ap_phi_mux_temp_4_12_phi_fu_10367_p32;
    end else begin
        ap_phi_mux_temp_4_13_phi_fu_11199_p32 = ap_phi_reg_pp0_iter4_temp_4_13_reg_11196;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd7)) begin
        ap_phi_mux_temp_4_14_phi_fu_12031_p32 = temp_0_13_47_reg_14933;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_4_14_phi_fu_12031_p32 = ap_phi_mux_temp_4_13_phi_fu_11199_p32;
    end else begin
        ap_phi_mux_temp_4_14_phi_fu_12031_p32 = ap_phi_reg_pp0_iter4_temp_4_14_reg_12028;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd6)) begin
        ap_phi_mux_temp_4_15_phi_fu_12863_p32 = temp_0_14_48_reg_14953;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_4_15_phi_fu_12863_p32 = ap_phi_mux_temp_4_14_phi_fu_12031_p32;
    end else begin
        ap_phi_mux_temp_4_15_phi_fu_12863_p32 = ap_phi_reg_pp0_iter4_temp_4_15_reg_12860;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd5)) begin
        ap_phi_mux_temp_4_16_phi_fu_13718_p32 = temp_0_15_49_reg_14973;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_4_16_phi_fu_13718_p32 = ap_phi_mux_temp_4_15_phi_fu_12863_p32;
    end else begin
        ap_phi_mux_temp_4_16_phi_fu_13718_p32 = ap_phi_reg_pp0_iter4_temp_4_16_reg_13714;
    end
end

always @ (*) begin
    if ((sub_ln150_reg_14500_pp0_iter2_reg == 4'd4)) begin
        ap_phi_mux_temp_4_1_phi_fu_1210_p32 = temp_0_reg_14669;
    end else if (((sub_ln150_reg_14500_pp0_iter2_reg == 4'd0) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd1) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd2) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd3) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd5) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd6) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd7) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd8) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd9) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd10) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd11) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd12) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd13) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd14) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd15))) begin
        ap_phi_mux_temp_4_1_phi_fu_1210_p32 = ap_phi_mux_temp_4_0196_phi_fu_460_p6;
    end else begin
        ap_phi_mux_temp_4_1_phi_fu_1210_p32 = ap_phi_reg_pp0_iter3_temp_4_1_reg_1207;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd2)) begin
        ap_phi_mux_temp_4_3_phi_fu_2879_p32 = temp_0_2_36_reg_14709;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_4_3_phi_fu_2879_p32 = ap_phi_reg_pp0_iter4_temp_4_2_reg_2044;
    end else begin
        ap_phi_mux_temp_4_3_phi_fu_2879_p32 = ap_phi_reg_pp0_iter4_temp_4_3_reg_2876;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1)) begin
        ap_phi_mux_temp_4_4_phi_fu_3711_p32 = temp_0_3_37_reg_14729;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_4_4_phi_fu_3711_p32 = ap_phi_mux_temp_4_3_phi_fu_2879_p32;
    end else begin
        ap_phi_mux_temp_4_4_phi_fu_3711_p32 = ap_phi_reg_pp0_iter4_temp_4_4_reg_3708;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0)) begin
        ap_phi_mux_temp_4_5_phi_fu_4543_p32 = temp_0_4_38_reg_14749;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_4_5_phi_fu_4543_p32 = ap_phi_mux_temp_4_4_phi_fu_3711_p32;
    end else begin
        ap_phi_mux_temp_4_5_phi_fu_4543_p32 = ap_phi_reg_pp0_iter4_temp_4_5_reg_4540;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd15)) begin
        ap_phi_mux_temp_4_6_phi_fu_5375_p32 = temp_0_5_39_reg_14769;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14))) begin
        ap_phi_mux_temp_4_6_phi_fu_5375_p32 = ap_phi_mux_temp_4_5_phi_fu_4543_p32;
    end else begin
        ap_phi_mux_temp_4_6_phi_fu_5375_p32 = ap_phi_reg_pp0_iter4_temp_4_6_reg_5372;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd14)) begin
        ap_phi_mux_temp_4_7_phi_fu_6207_p32 = temp_0_6_40_reg_14789;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_4_7_phi_fu_6207_p32 = ap_phi_mux_temp_4_6_phi_fu_5375_p32;
    end else begin
        ap_phi_mux_temp_4_7_phi_fu_6207_p32 = ap_phi_reg_pp0_iter4_temp_4_7_reg_6204;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd13)) begin
        ap_phi_mux_temp_4_8_phi_fu_7039_p32 = temp_0_7_41_reg_14809;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_4_8_phi_fu_7039_p32 = ap_phi_mux_temp_4_7_phi_fu_6207_p32;
    end else begin
        ap_phi_mux_temp_4_8_phi_fu_7039_p32 = ap_phi_reg_pp0_iter4_temp_4_8_reg_7036;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14849 == 4'd4)) begin
        ap_phi_mux_temp_4_9_phi_fu_7871_p32 = temp_0_8_42_reg_14829;
    end else if (((xor_ln203_reg_14849 == 4'd0) | (xor_ln203_reg_14849 == 4'd1) | (xor_ln203_reg_14849 == 4'd2) | (xor_ln203_reg_14849 == 4'd3) | (xor_ln203_reg_14849 == 4'd5) | (xor_ln203_reg_14849 == 4'd6) | (xor_ln203_reg_14849 == 4'd7) | (xor_ln203_reg_14849 == 4'd8) | (xor_ln203_reg_14849 == 4'd9) | (xor_ln203_reg_14849 == 4'd10) | (xor_ln203_reg_14849 == 4'd11) | (xor_ln203_reg_14849 == 4'd12) | (xor_ln203_reg_14849 == 4'd13) | (xor_ln203_reg_14849 == 4'd14) | (xor_ln203_reg_14849 == 4'd15))) begin
        ap_phi_mux_temp_4_9_phi_fu_7871_p32 = ap_phi_mux_temp_4_8_phi_fu_7039_p32;
    end else begin
        ap_phi_mux_temp_4_9_phi_fu_7871_p32 = ap_phi_reg_pp0_iter4_temp_4_9_reg_7868;
    end
end

always @ (*) begin
    if (((icmp_ln180_reg_14590_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_temp_5_0195_phi_fu_474_p6 = ap_phi_mux_temp_5_16_phi_fu_13664_p32;
    end else begin
        ap_phi_mux_temp_5_0195_phi_fu_474_p6 = temp_5_0195_reg_470;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd12)) begin
        ap_phi_mux_temp_5_10_phi_fu_8651_p32 = temp_0_9_43_reg_14853;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_5_10_phi_fu_8651_p32 = ap_phi_mux_temp_5_9_phi_fu_7819_p32;
    end else begin
        ap_phi_mux_temp_5_10_phi_fu_8651_p32 = ap_phi_reg_pp0_iter4_temp_5_10_reg_8648;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd11)) begin
        ap_phi_mux_temp_5_11_phi_fu_9483_p32 = temp_0_10_44_reg_14873;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_5_11_phi_fu_9483_p32 = ap_phi_mux_temp_5_10_phi_fu_8651_p32;
    end else begin
        ap_phi_mux_temp_5_11_phi_fu_9483_p32 = ap_phi_reg_pp0_iter4_temp_5_11_reg_9480;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd10)) begin
        ap_phi_mux_temp_5_12_phi_fu_10315_p32 = temp_0_11_45_reg_14893;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_5_12_phi_fu_10315_p32 = ap_phi_mux_temp_5_11_phi_fu_9483_p32;
    end else begin
        ap_phi_mux_temp_5_12_phi_fu_10315_p32 = ap_phi_reg_pp0_iter4_temp_5_12_reg_10312;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd9)) begin
        ap_phi_mux_temp_5_13_phi_fu_11147_p32 = temp_0_12_46_reg_14913;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_5_13_phi_fu_11147_p32 = ap_phi_mux_temp_5_12_phi_fu_10315_p32;
    end else begin
        ap_phi_mux_temp_5_13_phi_fu_11147_p32 = ap_phi_reg_pp0_iter4_temp_5_13_reg_11144;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd8)) begin
        ap_phi_mux_temp_5_14_phi_fu_11979_p32 = temp_0_13_47_reg_14933;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_5_14_phi_fu_11979_p32 = ap_phi_mux_temp_5_13_phi_fu_11147_p32;
    end else begin
        ap_phi_mux_temp_5_14_phi_fu_11979_p32 = ap_phi_reg_pp0_iter4_temp_5_14_reg_11976;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd7)) begin
        ap_phi_mux_temp_5_15_phi_fu_12811_p32 = temp_0_14_48_reg_14953;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_5_15_phi_fu_12811_p32 = ap_phi_mux_temp_5_14_phi_fu_11979_p32;
    end else begin
        ap_phi_mux_temp_5_15_phi_fu_12811_p32 = ap_phi_reg_pp0_iter4_temp_5_15_reg_12808;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd6)) begin
        ap_phi_mux_temp_5_16_phi_fu_13664_p32 = temp_0_15_49_reg_14973;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_5_16_phi_fu_13664_p32 = ap_phi_mux_temp_5_15_phi_fu_12811_p32;
    end else begin
        ap_phi_mux_temp_5_16_phi_fu_13664_p32 = ap_phi_reg_pp0_iter4_temp_5_16_reg_13660;
    end
end

always @ (*) begin
    if ((sub_ln150_reg_14500_pp0_iter2_reg == 4'd5)) begin
        ap_phi_mux_temp_5_1_phi_fu_1157_p32 = temp_0_reg_14669;
    end else if (((sub_ln150_reg_14500_pp0_iter2_reg == 4'd0) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd1) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd2) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd3) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd4) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd6) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd7) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd8) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd9) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd10) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd11) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd12) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd13) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd14) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd15))) begin
        ap_phi_mux_temp_5_1_phi_fu_1157_p32 = ap_phi_mux_temp_5_0195_phi_fu_474_p6;
    end else begin
        ap_phi_mux_temp_5_1_phi_fu_1157_p32 = ap_phi_reg_pp0_iter3_temp_5_1_reg_1154;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd3)) begin
        ap_phi_mux_temp_5_3_phi_fu_2827_p32 = temp_0_2_36_reg_14709;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_5_3_phi_fu_2827_p32 = ap_phi_reg_pp0_iter4_temp_5_2_reg_1992;
    end else begin
        ap_phi_mux_temp_5_3_phi_fu_2827_p32 = ap_phi_reg_pp0_iter4_temp_5_3_reg_2824;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd2)) begin
        ap_phi_mux_temp_5_4_phi_fu_3659_p32 = temp_0_3_37_reg_14729;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_5_4_phi_fu_3659_p32 = ap_phi_mux_temp_5_3_phi_fu_2827_p32;
    end else begin
        ap_phi_mux_temp_5_4_phi_fu_3659_p32 = ap_phi_reg_pp0_iter4_temp_5_4_reg_3656;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1)) begin
        ap_phi_mux_temp_5_5_phi_fu_4491_p32 = temp_0_4_38_reg_14749;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_5_5_phi_fu_4491_p32 = ap_phi_mux_temp_5_4_phi_fu_3659_p32;
    end else begin
        ap_phi_mux_temp_5_5_phi_fu_4491_p32 = ap_phi_reg_pp0_iter4_temp_5_5_reg_4488;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0)) begin
        ap_phi_mux_temp_5_6_phi_fu_5323_p32 = temp_0_5_39_reg_14769;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_5_6_phi_fu_5323_p32 = ap_phi_mux_temp_5_5_phi_fu_4491_p32;
    end else begin
        ap_phi_mux_temp_5_6_phi_fu_5323_p32 = ap_phi_reg_pp0_iter4_temp_5_6_reg_5320;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd15)) begin
        ap_phi_mux_temp_5_7_phi_fu_6155_p32 = temp_0_6_40_reg_14789;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14))) begin
        ap_phi_mux_temp_5_7_phi_fu_6155_p32 = ap_phi_mux_temp_5_6_phi_fu_5323_p32;
    end else begin
        ap_phi_mux_temp_5_7_phi_fu_6155_p32 = ap_phi_reg_pp0_iter4_temp_5_7_reg_6152;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd14)) begin
        ap_phi_mux_temp_5_8_phi_fu_6987_p32 = temp_0_7_41_reg_14809;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_5_8_phi_fu_6987_p32 = ap_phi_mux_temp_5_7_phi_fu_6155_p32;
    end else begin
        ap_phi_mux_temp_5_8_phi_fu_6987_p32 = ap_phi_reg_pp0_iter4_temp_5_8_reg_6984;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14849 == 4'd5)) begin
        ap_phi_mux_temp_5_9_phi_fu_7819_p32 = temp_0_8_42_reg_14829;
    end else if (((xor_ln203_reg_14849 == 4'd0) | (xor_ln203_reg_14849 == 4'd1) | (xor_ln203_reg_14849 == 4'd2) | (xor_ln203_reg_14849 == 4'd3) | (xor_ln203_reg_14849 == 4'd4) | (xor_ln203_reg_14849 == 4'd6) | (xor_ln203_reg_14849 == 4'd7) | (xor_ln203_reg_14849 == 4'd8) | (xor_ln203_reg_14849 == 4'd9) | (xor_ln203_reg_14849 == 4'd10) | (xor_ln203_reg_14849 == 4'd11) | (xor_ln203_reg_14849 == 4'd12) | (xor_ln203_reg_14849 == 4'd13) | (xor_ln203_reg_14849 == 4'd14) | (xor_ln203_reg_14849 == 4'd15))) begin
        ap_phi_mux_temp_5_9_phi_fu_7819_p32 = ap_phi_mux_temp_5_8_phi_fu_6987_p32;
    end else begin
        ap_phi_mux_temp_5_9_phi_fu_7819_p32 = ap_phi_reg_pp0_iter4_temp_5_9_reg_7816;
    end
end

always @ (*) begin
    if (((icmp_ln180_reg_14590_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_temp_6_0194_phi_fu_488_p6 = ap_phi_mux_temp_6_16_phi_fu_13610_p32;
    end else begin
        ap_phi_mux_temp_6_0194_phi_fu_488_p6 = temp_6_0194_reg_484;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd13)) begin
        ap_phi_mux_temp_6_10_phi_fu_8599_p32 = temp_0_9_43_reg_14853;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_6_10_phi_fu_8599_p32 = ap_phi_mux_temp_6_9_phi_fu_7767_p32;
    end else begin
        ap_phi_mux_temp_6_10_phi_fu_8599_p32 = ap_phi_reg_pp0_iter4_temp_6_10_reg_8596;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd12)) begin
        ap_phi_mux_temp_6_11_phi_fu_9431_p32 = temp_0_10_44_reg_14873;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_6_11_phi_fu_9431_p32 = ap_phi_mux_temp_6_10_phi_fu_8599_p32;
    end else begin
        ap_phi_mux_temp_6_11_phi_fu_9431_p32 = ap_phi_reg_pp0_iter4_temp_6_11_reg_9428;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd11)) begin
        ap_phi_mux_temp_6_12_phi_fu_10263_p32 = temp_0_11_45_reg_14893;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_6_12_phi_fu_10263_p32 = ap_phi_mux_temp_6_11_phi_fu_9431_p32;
    end else begin
        ap_phi_mux_temp_6_12_phi_fu_10263_p32 = ap_phi_reg_pp0_iter4_temp_6_12_reg_10260;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd10)) begin
        ap_phi_mux_temp_6_13_phi_fu_11095_p32 = temp_0_12_46_reg_14913;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_6_13_phi_fu_11095_p32 = ap_phi_mux_temp_6_12_phi_fu_10263_p32;
    end else begin
        ap_phi_mux_temp_6_13_phi_fu_11095_p32 = ap_phi_reg_pp0_iter4_temp_6_13_reg_11092;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd9)) begin
        ap_phi_mux_temp_6_14_phi_fu_11927_p32 = temp_0_13_47_reg_14933;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_6_14_phi_fu_11927_p32 = ap_phi_mux_temp_6_13_phi_fu_11095_p32;
    end else begin
        ap_phi_mux_temp_6_14_phi_fu_11927_p32 = ap_phi_reg_pp0_iter4_temp_6_14_reg_11924;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd8)) begin
        ap_phi_mux_temp_6_15_phi_fu_12759_p32 = temp_0_14_48_reg_14953;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_6_15_phi_fu_12759_p32 = ap_phi_mux_temp_6_14_phi_fu_11927_p32;
    end else begin
        ap_phi_mux_temp_6_15_phi_fu_12759_p32 = ap_phi_reg_pp0_iter4_temp_6_15_reg_12756;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd7)) begin
        ap_phi_mux_temp_6_16_phi_fu_13610_p32 = temp_0_15_49_reg_14973;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_6_16_phi_fu_13610_p32 = ap_phi_mux_temp_6_15_phi_fu_12759_p32;
    end else begin
        ap_phi_mux_temp_6_16_phi_fu_13610_p32 = ap_phi_reg_pp0_iter4_temp_6_16_reg_13606;
    end
end

always @ (*) begin
    if ((sub_ln150_reg_14500_pp0_iter2_reg == 4'd6)) begin
        ap_phi_mux_temp_6_1_phi_fu_1104_p32 = temp_0_reg_14669;
    end else if (((sub_ln150_reg_14500_pp0_iter2_reg == 4'd0) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd1) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd2) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd3) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd4) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd5) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd7) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd8) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd9) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd10) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd11) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd12) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd13) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd14) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd15))) begin
        ap_phi_mux_temp_6_1_phi_fu_1104_p32 = ap_phi_mux_temp_6_0194_phi_fu_488_p6;
    end else begin
        ap_phi_mux_temp_6_1_phi_fu_1104_p32 = ap_phi_reg_pp0_iter3_temp_6_1_reg_1101;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd4)) begin
        ap_phi_mux_temp_6_3_phi_fu_2775_p32 = temp_0_2_36_reg_14709;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_6_3_phi_fu_2775_p32 = ap_phi_reg_pp0_iter4_temp_6_2_reg_1940;
    end else begin
        ap_phi_mux_temp_6_3_phi_fu_2775_p32 = ap_phi_reg_pp0_iter4_temp_6_3_reg_2772;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd3)) begin
        ap_phi_mux_temp_6_4_phi_fu_3607_p32 = temp_0_3_37_reg_14729;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_6_4_phi_fu_3607_p32 = ap_phi_mux_temp_6_3_phi_fu_2775_p32;
    end else begin
        ap_phi_mux_temp_6_4_phi_fu_3607_p32 = ap_phi_reg_pp0_iter4_temp_6_4_reg_3604;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd2)) begin
        ap_phi_mux_temp_6_5_phi_fu_4439_p32 = temp_0_4_38_reg_14749;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_6_5_phi_fu_4439_p32 = ap_phi_mux_temp_6_4_phi_fu_3607_p32;
    end else begin
        ap_phi_mux_temp_6_5_phi_fu_4439_p32 = ap_phi_reg_pp0_iter4_temp_6_5_reg_4436;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1)) begin
        ap_phi_mux_temp_6_6_phi_fu_5271_p32 = temp_0_5_39_reg_14769;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_6_6_phi_fu_5271_p32 = ap_phi_mux_temp_6_5_phi_fu_4439_p32;
    end else begin
        ap_phi_mux_temp_6_6_phi_fu_5271_p32 = ap_phi_reg_pp0_iter4_temp_6_6_reg_5268;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0)) begin
        ap_phi_mux_temp_6_7_phi_fu_6103_p32 = temp_0_6_40_reg_14789;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_6_7_phi_fu_6103_p32 = ap_phi_mux_temp_6_6_phi_fu_5271_p32;
    end else begin
        ap_phi_mux_temp_6_7_phi_fu_6103_p32 = ap_phi_reg_pp0_iter4_temp_6_7_reg_6100;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd15)) begin
        ap_phi_mux_temp_6_8_phi_fu_6935_p32 = temp_0_7_41_reg_14809;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14))) begin
        ap_phi_mux_temp_6_8_phi_fu_6935_p32 = ap_phi_mux_temp_6_7_phi_fu_6103_p32;
    end else begin
        ap_phi_mux_temp_6_8_phi_fu_6935_p32 = ap_phi_reg_pp0_iter4_temp_6_8_reg_6932;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14849 == 4'd6)) begin
        ap_phi_mux_temp_6_9_phi_fu_7767_p32 = temp_0_8_42_reg_14829;
    end else if (((xor_ln203_reg_14849 == 4'd0) | (xor_ln203_reg_14849 == 4'd1) | (xor_ln203_reg_14849 == 4'd2) | (xor_ln203_reg_14849 == 4'd3) | (xor_ln203_reg_14849 == 4'd4) | (xor_ln203_reg_14849 == 4'd5) | (xor_ln203_reg_14849 == 4'd7) | (xor_ln203_reg_14849 == 4'd8) | (xor_ln203_reg_14849 == 4'd9) | (xor_ln203_reg_14849 == 4'd10) | (xor_ln203_reg_14849 == 4'd11) | (xor_ln203_reg_14849 == 4'd12) | (xor_ln203_reg_14849 == 4'd13) | (xor_ln203_reg_14849 == 4'd14) | (xor_ln203_reg_14849 == 4'd15))) begin
        ap_phi_mux_temp_6_9_phi_fu_7767_p32 = ap_phi_mux_temp_6_8_phi_fu_6935_p32;
    end else begin
        ap_phi_mux_temp_6_9_phi_fu_7767_p32 = ap_phi_reg_pp0_iter4_temp_6_9_reg_7764;
    end
end

always @ (*) begin
    if (((icmp_ln180_reg_14590_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_temp_7_0193_phi_fu_502_p6 = ap_phi_mux_temp_7_16_phi_fu_13556_p32;
    end else begin
        ap_phi_mux_temp_7_0193_phi_fu_502_p6 = temp_7_0193_reg_498;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd14)) begin
        ap_phi_mux_temp_7_10_phi_fu_8547_p32 = temp_0_9_43_reg_14853;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_7_10_phi_fu_8547_p32 = ap_phi_mux_temp_7_9_phi_fu_7715_p32;
    end else begin
        ap_phi_mux_temp_7_10_phi_fu_8547_p32 = ap_phi_reg_pp0_iter4_temp_7_10_reg_8544;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd13)) begin
        ap_phi_mux_temp_7_11_phi_fu_9379_p32 = temp_0_10_44_reg_14873;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_7_11_phi_fu_9379_p32 = ap_phi_mux_temp_7_10_phi_fu_8547_p32;
    end else begin
        ap_phi_mux_temp_7_11_phi_fu_9379_p32 = ap_phi_reg_pp0_iter4_temp_7_11_reg_9376;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd12)) begin
        ap_phi_mux_temp_7_12_phi_fu_10211_p32 = temp_0_11_45_reg_14893;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_7_12_phi_fu_10211_p32 = ap_phi_mux_temp_7_11_phi_fu_9379_p32;
    end else begin
        ap_phi_mux_temp_7_12_phi_fu_10211_p32 = ap_phi_reg_pp0_iter4_temp_7_12_reg_10208;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd11)) begin
        ap_phi_mux_temp_7_13_phi_fu_11043_p32 = temp_0_12_46_reg_14913;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_7_13_phi_fu_11043_p32 = ap_phi_mux_temp_7_12_phi_fu_10211_p32;
    end else begin
        ap_phi_mux_temp_7_13_phi_fu_11043_p32 = ap_phi_reg_pp0_iter4_temp_7_13_reg_11040;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd10)) begin
        ap_phi_mux_temp_7_14_phi_fu_11875_p32 = temp_0_13_47_reg_14933;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_7_14_phi_fu_11875_p32 = ap_phi_mux_temp_7_13_phi_fu_11043_p32;
    end else begin
        ap_phi_mux_temp_7_14_phi_fu_11875_p32 = ap_phi_reg_pp0_iter4_temp_7_14_reg_11872;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd9)) begin
        ap_phi_mux_temp_7_15_phi_fu_12707_p32 = temp_0_14_48_reg_14953;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_7_15_phi_fu_12707_p32 = ap_phi_mux_temp_7_14_phi_fu_11875_p32;
    end else begin
        ap_phi_mux_temp_7_15_phi_fu_12707_p32 = ap_phi_reg_pp0_iter4_temp_7_15_reg_12704;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd8)) begin
        ap_phi_mux_temp_7_16_phi_fu_13556_p32 = temp_0_15_49_reg_14973;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_7_16_phi_fu_13556_p32 = ap_phi_mux_temp_7_15_phi_fu_12707_p32;
    end else begin
        ap_phi_mux_temp_7_16_phi_fu_13556_p32 = ap_phi_reg_pp0_iter4_temp_7_16_reg_13552;
    end
end

always @ (*) begin
    if ((sub_ln150_reg_14500_pp0_iter2_reg == 4'd7)) begin
        ap_phi_mux_temp_7_1_phi_fu_1051_p32 = temp_0_reg_14669;
    end else if (((sub_ln150_reg_14500_pp0_iter2_reg == 4'd0) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd1) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd2) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd3) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd4) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd5) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd6) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd8) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd9) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd10) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd11) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd12) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd13) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd14) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd15))) begin
        ap_phi_mux_temp_7_1_phi_fu_1051_p32 = ap_phi_mux_temp_7_0193_phi_fu_502_p6;
    end else begin
        ap_phi_mux_temp_7_1_phi_fu_1051_p32 = ap_phi_reg_pp0_iter3_temp_7_1_reg_1048;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd5)) begin
        ap_phi_mux_temp_7_3_phi_fu_2723_p32 = temp_0_2_36_reg_14709;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_7_3_phi_fu_2723_p32 = ap_phi_reg_pp0_iter4_temp_7_2_reg_1888;
    end else begin
        ap_phi_mux_temp_7_3_phi_fu_2723_p32 = ap_phi_reg_pp0_iter4_temp_7_3_reg_2720;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd4)) begin
        ap_phi_mux_temp_7_4_phi_fu_3555_p32 = temp_0_3_37_reg_14729;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_7_4_phi_fu_3555_p32 = ap_phi_mux_temp_7_3_phi_fu_2723_p32;
    end else begin
        ap_phi_mux_temp_7_4_phi_fu_3555_p32 = ap_phi_reg_pp0_iter4_temp_7_4_reg_3552;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd3)) begin
        ap_phi_mux_temp_7_5_phi_fu_4387_p32 = temp_0_4_38_reg_14749;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_7_5_phi_fu_4387_p32 = ap_phi_mux_temp_7_4_phi_fu_3555_p32;
    end else begin
        ap_phi_mux_temp_7_5_phi_fu_4387_p32 = ap_phi_reg_pp0_iter4_temp_7_5_reg_4384;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd2)) begin
        ap_phi_mux_temp_7_6_phi_fu_5219_p32 = temp_0_5_39_reg_14769;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_7_6_phi_fu_5219_p32 = ap_phi_mux_temp_7_5_phi_fu_4387_p32;
    end else begin
        ap_phi_mux_temp_7_6_phi_fu_5219_p32 = ap_phi_reg_pp0_iter4_temp_7_6_reg_5216;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1)) begin
        ap_phi_mux_temp_7_7_phi_fu_6051_p32 = temp_0_6_40_reg_14789;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_7_7_phi_fu_6051_p32 = ap_phi_mux_temp_7_6_phi_fu_5219_p32;
    end else begin
        ap_phi_mux_temp_7_7_phi_fu_6051_p32 = ap_phi_reg_pp0_iter4_temp_7_7_reg_6048;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0)) begin
        ap_phi_mux_temp_7_8_phi_fu_6883_p32 = temp_0_7_41_reg_14809;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_7_8_phi_fu_6883_p32 = ap_phi_mux_temp_7_7_phi_fu_6051_p32;
    end else begin
        ap_phi_mux_temp_7_8_phi_fu_6883_p32 = ap_phi_reg_pp0_iter4_temp_7_8_reg_6880;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14849 == 4'd7)) begin
        ap_phi_mux_temp_7_9_phi_fu_7715_p32 = temp_0_8_42_reg_14829;
    end else if (((xor_ln203_reg_14849 == 4'd0) | (xor_ln203_reg_14849 == 4'd1) | (xor_ln203_reg_14849 == 4'd2) | (xor_ln203_reg_14849 == 4'd3) | (xor_ln203_reg_14849 == 4'd4) | (xor_ln203_reg_14849 == 4'd5) | (xor_ln203_reg_14849 == 4'd6) | (xor_ln203_reg_14849 == 4'd8) | (xor_ln203_reg_14849 == 4'd9) | (xor_ln203_reg_14849 == 4'd10) | (xor_ln203_reg_14849 == 4'd11) | (xor_ln203_reg_14849 == 4'd12) | (xor_ln203_reg_14849 == 4'd13) | (xor_ln203_reg_14849 == 4'd14) | (xor_ln203_reg_14849 == 4'd15))) begin
        ap_phi_mux_temp_7_9_phi_fu_7715_p32 = ap_phi_mux_temp_7_8_phi_fu_6883_p32;
    end else begin
        ap_phi_mux_temp_7_9_phi_fu_7715_p32 = ap_phi_reg_pp0_iter4_temp_7_9_reg_7712;
    end
end

always @ (*) begin
    if (((icmp_ln180_reg_14590_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_temp_8_0192_phi_fu_516_p6 = ap_phi_mux_temp_8_16_phi_fu_13502_p32;
    end else begin
        ap_phi_mux_temp_8_0192_phi_fu_516_p6 = temp_8_0192_reg_512;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd15)) begin
        ap_phi_mux_temp_8_10_phi_fu_8495_p32 = temp_0_9_43_reg_14853;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14))) begin
        ap_phi_mux_temp_8_10_phi_fu_8495_p32 = ap_phi_mux_temp_8_9_phi_fu_7663_p32;
    end else begin
        ap_phi_mux_temp_8_10_phi_fu_8495_p32 = ap_phi_reg_pp0_iter4_temp_8_10_reg_8492;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd14)) begin
        ap_phi_mux_temp_8_11_phi_fu_9327_p32 = temp_0_10_44_reg_14873;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_8_11_phi_fu_9327_p32 = ap_phi_mux_temp_8_10_phi_fu_8495_p32;
    end else begin
        ap_phi_mux_temp_8_11_phi_fu_9327_p32 = ap_phi_reg_pp0_iter4_temp_8_11_reg_9324;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd13)) begin
        ap_phi_mux_temp_8_12_phi_fu_10159_p32 = temp_0_11_45_reg_14893;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_8_12_phi_fu_10159_p32 = ap_phi_mux_temp_8_11_phi_fu_9327_p32;
    end else begin
        ap_phi_mux_temp_8_12_phi_fu_10159_p32 = ap_phi_reg_pp0_iter4_temp_8_12_reg_10156;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd12)) begin
        ap_phi_mux_temp_8_13_phi_fu_10991_p32 = temp_0_12_46_reg_14913;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_8_13_phi_fu_10991_p32 = ap_phi_mux_temp_8_12_phi_fu_10159_p32;
    end else begin
        ap_phi_mux_temp_8_13_phi_fu_10991_p32 = ap_phi_reg_pp0_iter4_temp_8_13_reg_10988;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd11)) begin
        ap_phi_mux_temp_8_14_phi_fu_11823_p32 = temp_0_13_47_reg_14933;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_8_14_phi_fu_11823_p32 = ap_phi_mux_temp_8_13_phi_fu_10991_p32;
    end else begin
        ap_phi_mux_temp_8_14_phi_fu_11823_p32 = ap_phi_reg_pp0_iter4_temp_8_14_reg_11820;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd10)) begin
        ap_phi_mux_temp_8_15_phi_fu_12655_p32 = temp_0_14_48_reg_14953;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_8_15_phi_fu_12655_p32 = ap_phi_mux_temp_8_14_phi_fu_11823_p32;
    end else begin
        ap_phi_mux_temp_8_15_phi_fu_12655_p32 = ap_phi_reg_pp0_iter4_temp_8_15_reg_12652;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd9)) begin
        ap_phi_mux_temp_8_16_phi_fu_13502_p32 = temp_0_15_49_reg_14973;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_8_16_phi_fu_13502_p32 = ap_phi_mux_temp_8_15_phi_fu_12655_p32;
    end else begin
        ap_phi_mux_temp_8_16_phi_fu_13502_p32 = ap_phi_reg_pp0_iter4_temp_8_16_reg_13498;
    end
end

always @ (*) begin
    if ((sub_ln150_reg_14500_pp0_iter2_reg == 4'd8)) begin
        ap_phi_mux_temp_8_1_phi_fu_998_p32 = temp_0_reg_14669;
    end else if (((sub_ln150_reg_14500_pp0_iter2_reg == 4'd0) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd1) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd2) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd3) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd4) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd5) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd6) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd7) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd9) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd10) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd11) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd12) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd13) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd14) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd15))) begin
        ap_phi_mux_temp_8_1_phi_fu_998_p32 = ap_phi_mux_temp_8_0192_phi_fu_516_p6;
    end else begin
        ap_phi_mux_temp_8_1_phi_fu_998_p32 = ap_phi_reg_pp0_iter3_temp_8_1_reg_995;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd6)) begin
        ap_phi_mux_temp_8_3_phi_fu_2671_p32 = temp_0_2_36_reg_14709;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_8_3_phi_fu_2671_p32 = ap_phi_reg_pp0_iter4_temp_8_2_reg_1836;
    end else begin
        ap_phi_mux_temp_8_3_phi_fu_2671_p32 = ap_phi_reg_pp0_iter4_temp_8_3_reg_2668;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd5)) begin
        ap_phi_mux_temp_8_4_phi_fu_3503_p32 = temp_0_3_37_reg_14729;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_8_4_phi_fu_3503_p32 = ap_phi_mux_temp_8_3_phi_fu_2671_p32;
    end else begin
        ap_phi_mux_temp_8_4_phi_fu_3503_p32 = ap_phi_reg_pp0_iter4_temp_8_4_reg_3500;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd4)) begin
        ap_phi_mux_temp_8_5_phi_fu_4335_p32 = temp_0_4_38_reg_14749;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_8_5_phi_fu_4335_p32 = ap_phi_mux_temp_8_4_phi_fu_3503_p32;
    end else begin
        ap_phi_mux_temp_8_5_phi_fu_4335_p32 = ap_phi_reg_pp0_iter4_temp_8_5_reg_4332;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd3)) begin
        ap_phi_mux_temp_8_6_phi_fu_5167_p32 = temp_0_5_39_reg_14769;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_8_6_phi_fu_5167_p32 = ap_phi_mux_temp_8_5_phi_fu_4335_p32;
    end else begin
        ap_phi_mux_temp_8_6_phi_fu_5167_p32 = ap_phi_reg_pp0_iter4_temp_8_6_reg_5164;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd2)) begin
        ap_phi_mux_temp_8_7_phi_fu_5999_p32 = temp_0_6_40_reg_14789;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_8_7_phi_fu_5999_p32 = ap_phi_mux_temp_8_6_phi_fu_5167_p32;
    end else begin
        ap_phi_mux_temp_8_7_phi_fu_5999_p32 = ap_phi_reg_pp0_iter4_temp_8_7_reg_5996;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1)) begin
        ap_phi_mux_temp_8_8_phi_fu_6831_p32 = temp_0_7_41_reg_14809;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_8_8_phi_fu_6831_p32 = ap_phi_mux_temp_8_7_phi_fu_5999_p32;
    end else begin
        ap_phi_mux_temp_8_8_phi_fu_6831_p32 = ap_phi_reg_pp0_iter4_temp_8_8_reg_6828;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14849 == 4'd8)) begin
        ap_phi_mux_temp_8_9_phi_fu_7663_p32 = temp_0_8_42_reg_14829;
    end else if (((xor_ln203_reg_14849 == 4'd0) | (xor_ln203_reg_14849 == 4'd1) | (xor_ln203_reg_14849 == 4'd2) | (xor_ln203_reg_14849 == 4'd3) | (xor_ln203_reg_14849 == 4'd4) | (xor_ln203_reg_14849 == 4'd5) | (xor_ln203_reg_14849 == 4'd6) | (xor_ln203_reg_14849 == 4'd7) | (xor_ln203_reg_14849 == 4'd9) | (xor_ln203_reg_14849 == 4'd10) | (xor_ln203_reg_14849 == 4'd11) | (xor_ln203_reg_14849 == 4'd12) | (xor_ln203_reg_14849 == 4'd13) | (xor_ln203_reg_14849 == 4'd14) | (xor_ln203_reg_14849 == 4'd15))) begin
        ap_phi_mux_temp_8_9_phi_fu_7663_p32 = ap_phi_mux_temp_8_8_phi_fu_6831_p32;
    end else begin
        ap_phi_mux_temp_8_9_phi_fu_7663_p32 = ap_phi_reg_pp0_iter4_temp_8_9_reg_7660;
    end
end

always @ (*) begin
    if (((icmp_ln180_reg_14590_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_temp_9_0191_phi_fu_530_p6 = ap_phi_mux_temp_9_16_phi_fu_13448_p32;
    end else begin
        ap_phi_mux_temp_9_0191_phi_fu_530_p6 = temp_9_0191_reg_526;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0)) begin
        ap_phi_mux_temp_9_10_phi_fu_8443_p32 = temp_0_9_43_reg_14853;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_9_10_phi_fu_8443_p32 = ap_phi_mux_temp_9_9_phi_fu_7611_p32;
    end else begin
        ap_phi_mux_temp_9_10_phi_fu_8443_p32 = ap_phi_reg_pp0_iter4_temp_9_10_reg_8440;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd15)) begin
        ap_phi_mux_temp_9_11_phi_fu_9275_p32 = temp_0_10_44_reg_14873;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14))) begin
        ap_phi_mux_temp_9_11_phi_fu_9275_p32 = ap_phi_mux_temp_9_10_phi_fu_8443_p32;
    end else begin
        ap_phi_mux_temp_9_11_phi_fu_9275_p32 = ap_phi_reg_pp0_iter4_temp_9_11_reg_9272;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd14)) begin
        ap_phi_mux_temp_9_12_phi_fu_10107_p32 = temp_0_11_45_reg_14893;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_9_12_phi_fu_10107_p32 = ap_phi_mux_temp_9_11_phi_fu_9275_p32;
    end else begin
        ap_phi_mux_temp_9_12_phi_fu_10107_p32 = ap_phi_reg_pp0_iter4_temp_9_12_reg_10104;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd13)) begin
        ap_phi_mux_temp_9_13_phi_fu_10939_p32 = temp_0_12_46_reg_14913;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_9_13_phi_fu_10939_p32 = ap_phi_mux_temp_9_12_phi_fu_10107_p32;
    end else begin
        ap_phi_mux_temp_9_13_phi_fu_10939_p32 = ap_phi_reg_pp0_iter4_temp_9_13_reg_10936;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd12)) begin
        ap_phi_mux_temp_9_14_phi_fu_11771_p32 = temp_0_13_47_reg_14933;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_9_14_phi_fu_11771_p32 = ap_phi_mux_temp_9_13_phi_fu_10939_p32;
    end else begin
        ap_phi_mux_temp_9_14_phi_fu_11771_p32 = ap_phi_reg_pp0_iter4_temp_9_14_reg_11768;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd11)) begin
        ap_phi_mux_temp_9_15_phi_fu_12603_p32 = temp_0_14_48_reg_14953;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_9_15_phi_fu_12603_p32 = ap_phi_mux_temp_9_14_phi_fu_11771_p32;
    end else begin
        ap_phi_mux_temp_9_15_phi_fu_12603_p32 = ap_phi_reg_pp0_iter4_temp_9_15_reg_12600;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd10)) begin
        ap_phi_mux_temp_9_16_phi_fu_13448_p32 = temp_0_15_49_reg_14973;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_9_16_phi_fu_13448_p32 = ap_phi_mux_temp_9_15_phi_fu_12603_p32;
    end else begin
        ap_phi_mux_temp_9_16_phi_fu_13448_p32 = ap_phi_reg_pp0_iter4_temp_9_16_reg_13444;
    end
end

always @ (*) begin
    if ((sub_ln150_reg_14500_pp0_iter2_reg == 4'd9)) begin
        ap_phi_mux_temp_9_1_phi_fu_945_p32 = temp_0_reg_14669;
    end else if (((sub_ln150_reg_14500_pp0_iter2_reg == 4'd0) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd1) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd2) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd3) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd4) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd5) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd6) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd7) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd8) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd10) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd11) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd12) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd13) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd14) | (sub_ln150_reg_14500_pp0_iter2_reg == 4'd15))) begin
        ap_phi_mux_temp_9_1_phi_fu_945_p32 = ap_phi_mux_temp_9_0191_phi_fu_530_p6;
    end else begin
        ap_phi_mux_temp_9_1_phi_fu_945_p32 = ap_phi_reg_pp0_iter3_temp_9_1_reg_942;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd7)) begin
        ap_phi_mux_temp_9_3_phi_fu_2619_p32 = temp_0_2_36_reg_14709;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_9_3_phi_fu_2619_p32 = ap_phi_reg_pp0_iter4_temp_9_2_reg_1784;
    end else begin
        ap_phi_mux_temp_9_3_phi_fu_2619_p32 = ap_phi_reg_pp0_iter4_temp_9_3_reg_2616;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd6)) begin
        ap_phi_mux_temp_9_4_phi_fu_3451_p32 = temp_0_3_37_reg_14729;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_9_4_phi_fu_3451_p32 = ap_phi_mux_temp_9_3_phi_fu_2619_p32;
    end else begin
        ap_phi_mux_temp_9_4_phi_fu_3451_p32 = ap_phi_reg_pp0_iter4_temp_9_4_reg_3448;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd5)) begin
        ap_phi_mux_temp_9_5_phi_fu_4283_p32 = temp_0_4_38_reg_14749;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_9_5_phi_fu_4283_p32 = ap_phi_mux_temp_9_4_phi_fu_3451_p32;
    end else begin
        ap_phi_mux_temp_9_5_phi_fu_4283_p32 = ap_phi_reg_pp0_iter4_temp_9_5_reg_4280;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd4)) begin
        ap_phi_mux_temp_9_6_phi_fu_5115_p32 = temp_0_5_39_reg_14769;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_9_6_phi_fu_5115_p32 = ap_phi_mux_temp_9_5_phi_fu_4283_p32;
    end else begin
        ap_phi_mux_temp_9_6_phi_fu_5115_p32 = ap_phi_reg_pp0_iter4_temp_9_6_reg_5112;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd3)) begin
        ap_phi_mux_temp_9_7_phi_fu_5947_p32 = temp_0_6_40_reg_14789;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd2) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_9_7_phi_fu_5947_p32 = ap_phi_mux_temp_9_6_phi_fu_5115_p32;
    end else begin
        ap_phi_mux_temp_9_7_phi_fu_5947_p32 = ap_phi_reg_pp0_iter4_temp_9_7_reg_5944;
    end
end

always @ (*) begin
    if ((sub_ln201_reg_14514_pp0_iter3_reg == 4'd2)) begin
        ap_phi_mux_temp_9_8_phi_fu_6779_p32 = temp_0_7_41_reg_14809;
    end else if (((sub_ln201_reg_14514_pp0_iter3_reg == 4'd0) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd1) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd3) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd4) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd5) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd6) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd7) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd8) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd9) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd10) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd11) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd12) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd13) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd14) | (sub_ln201_reg_14514_pp0_iter3_reg == 4'd15))) begin
        ap_phi_mux_temp_9_8_phi_fu_6779_p32 = ap_phi_mux_temp_9_7_phi_fu_5947_p32;
    end else begin
        ap_phi_mux_temp_9_8_phi_fu_6779_p32 = ap_phi_reg_pp0_iter4_temp_9_8_reg_6776;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14849 == 4'd9)) begin
        ap_phi_mux_temp_9_9_phi_fu_7611_p32 = temp_0_8_42_reg_14829;
    end else if (((xor_ln203_reg_14849 == 4'd0) | (xor_ln203_reg_14849 == 4'd1) | (xor_ln203_reg_14849 == 4'd2) | (xor_ln203_reg_14849 == 4'd3) | (xor_ln203_reg_14849 == 4'd4) | (xor_ln203_reg_14849 == 4'd5) | (xor_ln203_reg_14849 == 4'd6) | (xor_ln203_reg_14849 == 4'd7) | (xor_ln203_reg_14849 == 4'd8) | (xor_ln203_reg_14849 == 4'd10) | (xor_ln203_reg_14849 == 4'd11) | (xor_ln203_reg_14849 == 4'd12) | (xor_ln203_reg_14849 == 4'd13) | (xor_ln203_reg_14849 == 4'd14) | (xor_ln203_reg_14849 == 4'd15))) begin
        ap_phi_mux_temp_9_9_phi_fu_7611_p32 = ap_phi_mux_temp_9_8_phi_fu_6779_p32;
    end else begin
        ap_phi_mux_temp_9_9_phi_fu_7611_p32 = ap_phi_reg_pp0_iter4_temp_9_9_reg_7608;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln180_reg_14590_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_digitReseversedOutputBuff_0_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_digitReseversedOutputBuff_10_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_digitReseversedOutputBuff_11_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_digitReseversedOutputBuff_12_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_digitReseversedOutputBuff_13_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_digitReseversedOutputBuff_14_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_digitReseversedOutputBuff_15_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_digitReseversedOutputBuff_1_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_digitReseversedOutputBuff_2_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_digitReseversedOutputBuff_3_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_digitReseversedOutputBuff_4_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_digitReseversedOutputBuff_5_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_digitReseversedOutputBuff_6_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_digitReseversedOutputBuff_7_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_digitReseversedOutputBuff_8_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_digitReseversedOutputBuff_9_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_outData_blk_n = p_outData_full_n;
    end else begin
        p_outData_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_outData_write = 1'b1;
    end else begin
        p_outData_write = 1'b0;
    end
end

always @ (*) begin
    if (((rewind_ap_ready_reg == 1'b1) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln180_fu_14261_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rewind_ap_ready = 1'b1;
    end else begin
        rewind_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((rewind_ap_ready_reg == 1'b0) & (ap_start == 1'b1))) begin
        rewind_enable = 1'b1;
    end else begin
        rewind_enable = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln150_10_fu_14197_p2 = ($signed(shl_ln_fu_14029_p3) + $signed(8'd192));

assign add_ln150_11_fu_14213_p2 = ($signed(shl_ln_fu_14029_p3) + $signed(8'd208));

assign add_ln150_12_fu_14229_p2 = ($signed(shl_ln_fu_14029_p3) + $signed(8'd224));

assign add_ln150_13_fu_14245_p2 = ($signed(shl_ln_fu_14029_p3) + $signed(8'd240));

assign add_ln150_1_fu_14053_p2 = (shl_ln_fu_14029_p3 + 8'd32);

assign add_ln150_2_fu_14069_p2 = (shl_ln_fu_14029_p3 + 8'd48);

assign add_ln150_3_fu_14085_p2 = (shl_ln_fu_14029_p3 + 8'd64);

assign add_ln150_4_fu_14101_p2 = (shl_ln_fu_14029_p3 + 8'd80);

assign add_ln150_5_fu_14117_p2 = (shl_ln_fu_14029_p3 + 8'd96);

assign add_ln150_6_fu_14133_p2 = (shl_ln_fu_14029_p3 + 8'd112);

assign add_ln150_7_fu_14149_p2 = ($signed(shl_ln_fu_14029_p3) + $signed(8'd144));

assign add_ln150_8_fu_14165_p2 = ($signed(shl_ln_fu_14029_p3) + $signed(8'd160));

assign add_ln150_9_fu_14181_p2 = ($signed(shl_ln_fu_14029_p3) + $signed(8'd176));

assign add_ln150_fu_14037_p2 = (8'd16 + shl_ln_fu_14029_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((p_outData_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((p_outData_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((p_outData_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter5 = (p_outData_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_879 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = rewind_enable;

assign ap_phi_reg_pp0_iter0_temp_0_2_reg_2252 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_10_2_reg_1732 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_11_2_reg_1680 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_12_2_reg_1628 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_13_2_reg_1576 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_14_2_reg_1524 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_15_2_reg_1472 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_1_2_reg_2200 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_2_2_reg_2148 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_3_2_reg_2096 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_4_2_reg_2044 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_5_2_reg_1992 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_6_2_reg_1940 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_7_2_reg_1888 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_8_2_reg_1836 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_9_2_reg_1784 = 'bx;

assign ap_phi_reg_pp0_iter3_temp_0_1_reg_1419 = 'bx;

assign ap_phi_reg_pp0_iter3_temp_10_1_reg_889 = 'bx;

assign ap_phi_reg_pp0_iter3_temp_11_1_reg_836 = 'bx;

assign ap_phi_reg_pp0_iter3_temp_12_1_reg_783 = 'bx;

assign ap_phi_reg_pp0_iter3_temp_13_1_reg_730 = 'bx;

assign ap_phi_reg_pp0_iter3_temp_14_1_reg_677 = 'bx;

assign ap_phi_reg_pp0_iter3_temp_15_1_reg_624 = 'bx;

assign ap_phi_reg_pp0_iter3_temp_1_1_reg_1366 = 'bx;

assign ap_phi_reg_pp0_iter3_temp_2_1_reg_1313 = 'bx;

assign ap_phi_reg_pp0_iter3_temp_3_1_reg_1260 = 'bx;

assign ap_phi_reg_pp0_iter3_temp_4_1_reg_1207 = 'bx;

assign ap_phi_reg_pp0_iter3_temp_5_1_reg_1154 = 'bx;

assign ap_phi_reg_pp0_iter3_temp_6_1_reg_1101 = 'bx;

assign ap_phi_reg_pp0_iter3_temp_7_1_reg_1048 = 'bx;

assign ap_phi_reg_pp0_iter3_temp_8_1_reg_995 = 'bx;

assign ap_phi_reg_pp0_iter3_temp_9_1_reg_942 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_0_10_reg_8908 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_0_11_reg_9740 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_0_12_reg_10572 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_0_13_reg_11404 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_0_14_reg_12236 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_0_15_reg_13068 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_0_16_reg_13930 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_0_3_reg_3084 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_0_4_reg_3916 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_0_5_reg_4748 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_0_6_reg_5580 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_0_7_reg_6412 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_0_8_reg_7244 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_0_9_reg_8076 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_10_10_reg_8388 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_10_11_reg_9220 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_10_12_reg_10052 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_10_13_reg_10884 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_10_14_reg_11716 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_10_15_reg_12548 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_10_16_reg_13390 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_10_3_reg_2564 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_10_4_reg_3396 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_10_5_reg_4228 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_10_6_reg_5060 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_10_7_reg_5892 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_10_8_reg_6724 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_10_9_reg_7556 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_11_10_reg_8336 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_11_11_reg_9168 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_11_12_reg_10000 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_11_13_reg_10832 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_11_14_reg_11664 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_11_15_reg_12496 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_11_16_reg_13336 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_11_3_reg_2512 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_11_4_reg_3344 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_11_5_reg_4176 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_11_6_reg_5008 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_11_7_reg_5840 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_11_8_reg_6672 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_11_9_reg_7504 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_12_10_reg_8284 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_12_11_reg_9116 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_12_12_reg_9948 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_12_13_reg_10780 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_12_14_reg_11612 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_12_15_reg_12444 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_12_16_reg_13282 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_12_3_reg_2460 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_12_4_reg_3292 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_12_5_reg_4124 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_12_6_reg_4956 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_12_7_reg_5788 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_12_8_reg_6620 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_12_9_reg_7452 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_13_10_reg_8232 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_13_11_reg_9064 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_13_12_reg_9896 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_13_13_reg_10728 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_13_14_reg_11560 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_13_15_reg_12392 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_13_16_reg_13228 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_13_3_reg_2408 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_13_4_reg_3240 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_13_5_reg_4072 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_13_6_reg_4904 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_13_7_reg_5736 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_13_8_reg_6568 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_13_9_reg_7400 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_14_10_reg_8180 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_14_11_reg_9012 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_14_12_reg_9844 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_14_13_reg_10676 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_14_14_reg_11508 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_14_15_reg_12340 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_14_16_reg_13174 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_14_3_reg_2356 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_14_4_reg_3188 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_14_5_reg_4020 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_14_6_reg_4852 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_14_7_reg_5684 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_14_8_reg_6516 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_14_9_reg_7348 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_15_10_reg_8128 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_15_11_reg_8960 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_15_12_reg_9792 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_15_13_reg_10624 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_15_14_reg_11456 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_15_15_reg_12288 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_15_16_reg_13120 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_15_3_reg_2304 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_15_4_reg_3136 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_15_5_reg_3968 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_15_6_reg_4800 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_15_7_reg_5632 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_15_8_reg_6464 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_15_9_reg_7296 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_1_10_reg_8856 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_1_11_reg_9688 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_1_12_reg_10520 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_1_13_reg_11352 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_1_14_reg_12184 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_1_15_reg_13016 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_1_16_reg_13876 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_1_3_reg_3032 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_1_4_reg_3864 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_1_5_reg_4696 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_1_6_reg_5528 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_1_7_reg_6360 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_1_8_reg_7192 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_1_9_reg_8024 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_2_10_reg_8804 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_2_11_reg_9636 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_2_12_reg_10468 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_2_13_reg_11300 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_2_14_reg_12132 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_2_15_reg_12964 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_2_16_reg_13822 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_2_3_reg_2980 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_2_4_reg_3812 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_2_5_reg_4644 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_2_6_reg_5476 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_2_7_reg_6308 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_2_8_reg_7140 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_2_9_reg_7972 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_3_10_reg_8752 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_3_11_reg_9584 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_3_12_reg_10416 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_3_13_reg_11248 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_3_14_reg_12080 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_3_15_reg_12912 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_3_16_reg_13768 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_3_3_reg_2928 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_3_4_reg_3760 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_3_5_reg_4592 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_3_6_reg_5424 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_3_7_reg_6256 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_3_8_reg_7088 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_3_9_reg_7920 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_4_10_reg_8700 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_4_11_reg_9532 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_4_12_reg_10364 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_4_13_reg_11196 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_4_14_reg_12028 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_4_15_reg_12860 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_4_16_reg_13714 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_4_3_reg_2876 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_4_4_reg_3708 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_4_5_reg_4540 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_4_6_reg_5372 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_4_7_reg_6204 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_4_8_reg_7036 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_4_9_reg_7868 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_5_10_reg_8648 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_5_11_reg_9480 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_5_12_reg_10312 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_5_13_reg_11144 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_5_14_reg_11976 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_5_15_reg_12808 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_5_16_reg_13660 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_5_3_reg_2824 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_5_4_reg_3656 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_5_5_reg_4488 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_5_6_reg_5320 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_5_7_reg_6152 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_5_8_reg_6984 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_5_9_reg_7816 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_6_10_reg_8596 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_6_11_reg_9428 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_6_12_reg_10260 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_6_13_reg_11092 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_6_14_reg_11924 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_6_15_reg_12756 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_6_16_reg_13606 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_6_3_reg_2772 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_6_4_reg_3604 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_6_5_reg_4436 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_6_6_reg_5268 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_6_7_reg_6100 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_6_8_reg_6932 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_6_9_reg_7764 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_7_10_reg_8544 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_7_11_reg_9376 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_7_12_reg_10208 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_7_13_reg_11040 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_7_14_reg_11872 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_7_15_reg_12704 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_7_16_reg_13552 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_7_3_reg_2720 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_7_4_reg_3552 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_7_5_reg_4384 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_7_6_reg_5216 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_7_7_reg_6048 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_7_8_reg_6880 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_7_9_reg_7712 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_8_10_reg_8492 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_8_11_reg_9324 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_8_12_reg_10156 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_8_13_reg_10988 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_8_14_reg_11820 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_8_15_reg_12652 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_8_16_reg_13498 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_8_3_reg_2668 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_8_4_reg_3500 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_8_5_reg_4332 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_8_6_reg_5164 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_8_7_reg_5996 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_8_8_reg_6828 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_8_9_reg_7660 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_9_10_reg_8440 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_9_11_reg_9272 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_9_12_reg_10104 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_9_13_reg_10936 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_9_14_reg_11768 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_9_15_reg_12600 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_9_16_reg_13444 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_9_3_reg_2616 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_9_4_reg_3448 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_9_5_reg_4280 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_9_6_reg_5112 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_9_7_reg_5944 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_9_8_reg_6776 = 'bx;

assign ap_phi_reg_pp0_iter4_temp_9_9_reg_7608 = 'bx;

assign ap_ready = internal_ap_ready;

assign icmp_ln180_fu_14261_p2 = ((ap_phi_mux_r_0201_phi_fu_390_p6 == 8'd255) ? 1'b1 : 1'b0);

assign or_ln150_10_fu_14383_p3 = {{tmp_10_reg_14565}, {trunc_ln180_reg_14481}};

assign or_ln150_11_fu_14394_p3 = {{tmp_11_reg_14570}, {trunc_ln180_reg_14481}};

assign or_ln150_12_fu_14405_p3 = {{tmp_12_reg_14575}, {trunc_ln180_reg_14481}};

assign or_ln150_13_fu_14416_p3 = {{tmp_13_reg_14580}, {trunc_ln180_reg_14481}};

assign or_ln150_14_fu_14427_p3 = {{tmp_14_reg_14585}, {trunc_ln180_reg_14481}};

assign or_ln150_1_fu_14267_p3 = {{tmp_2_reg_14520}, {trunc_ln180_reg_14481}};

assign or_ln150_2_fu_14278_p3 = {{tmp_3_reg_14525}, {trunc_ln180_reg_14481}};

assign or_ln150_3_fu_14289_p3 = {{tmp_4_reg_14530}, {trunc_ln180_reg_14481}};

assign or_ln150_4_fu_14300_p3 = {{tmp_5_reg_14535}, {trunc_ln180_reg_14481}};

assign or_ln150_5_fu_14311_p3 = {{tmp_6_reg_14540}, {trunc_ln180_reg_14481}};

assign or_ln150_6_fu_14322_p3 = {{tmp_7_reg_14545}, {trunc_ln180_reg_14481}};

assign or_ln150_7_fu_14333_p3 = {{tmp_8_reg_14550}, {trunc_ln180_reg_14481}};

assign or_ln150_8_fu_14372_p3 = {{tmp_9_reg_14560}, {trunc_ln180_reg_14481}};

assign or_ln150_9_fu_14361_p3 = {{tmp_1_reg_14555}, {trunc_ln180_reg_14481}};

assign or_ln150_s_fu_14344_p3 = {{sub_ln201_reg_14514}, {trunc_ln180_reg_14481}};

assign or_ln_fu_14004_p3 = {{sub_ln150_fu_13998_p2}, {trunc_ln180_fu_13984_p1}};

assign p_Result_2_fu_13988_p4 = {{ap_phi_mux_r_0201_phi_fu_390_p6[7:4]}};

assign p_digitReseversedOutputBuff_0_address0 = zext_ln205_fu_14012_p1;

assign p_digitReseversedOutputBuff_10_address0 = zext_ln205_10_fu_14378_p1;

assign p_digitReseversedOutputBuff_11_address0 = zext_ln205_11_fu_14389_p1;

assign p_digitReseversedOutputBuff_12_address0 = zext_ln205_12_fu_14400_p1;

assign p_digitReseversedOutputBuff_13_address0 = zext_ln205_13_fu_14411_p1;

assign p_digitReseversedOutputBuff_14_address0 = zext_ln205_14_fu_14422_p1;

assign p_digitReseversedOutputBuff_15_address0 = zext_ln205_15_fu_14433_p1;

assign p_digitReseversedOutputBuff_1_address0 = zext_ln205_1_fu_14273_p1;

assign p_digitReseversedOutputBuff_2_address0 = zext_ln205_2_fu_14284_p1;

assign p_digitReseversedOutputBuff_3_address0 = zext_ln205_3_fu_14295_p1;

assign p_digitReseversedOutputBuff_4_address0 = zext_ln205_4_fu_14306_p1;

assign p_digitReseversedOutputBuff_5_address0 = zext_ln205_5_fu_14317_p1;

assign p_digitReseversedOutputBuff_6_address0 = zext_ln205_6_fu_14328_p1;

assign p_digitReseversedOutputBuff_7_address0 = zext_ln205_7_fu_14339_p1;

assign p_digitReseversedOutputBuff_8_address0 = zext_ln205_8_fu_14356_p1;

assign p_digitReseversedOutputBuff_9_address0 = zext_ln205_9_fu_14367_p1;

assign p_outData_din = tmp_s_reg_14993;

assign r_fu_14017_p2 = (8'd1 + ap_phi_mux_r_0201_phi_fu_390_p6);

assign shl_ln_fu_14029_p3 = {{sub_ln201_fu_14023_p2}, {4'd0}};

assign sub_ln150_fu_13998_p2 = (4'd0 - p_Result_2_fu_13988_p4);

assign sub_ln201_fu_14023_p2 = (4'd0 - p_Result_2_fu_13988_p4);

assign tmp_s_fu_14443_p17 = {{{{{{{{{{{{{{{{ap_phi_mux_temp_15_16_phi_fu_13124_p32}, {ap_phi_mux_temp_14_16_phi_fu_13178_p32}}, {ap_phi_mux_temp_13_16_phi_fu_13232_p32}}, {ap_phi_mux_temp_12_16_phi_fu_13286_p32}}, {ap_phi_mux_temp_11_16_phi_fu_13340_p32}}, {ap_phi_mux_temp_10_16_phi_fu_13394_p32}}, {ap_phi_mux_temp_9_16_phi_fu_13448_p32}}, {ap_phi_mux_temp_8_16_phi_fu_13502_p32}}, {ap_phi_mux_temp_7_16_phi_fu_13556_p32}}, {ap_phi_mux_temp_6_16_phi_fu_13610_p32}}, {ap_phi_mux_temp_5_16_phi_fu_13664_p32}}, {ap_phi_mux_temp_4_16_phi_fu_13718_p32}}, {ap_phi_mux_temp_3_16_phi_fu_13772_p32}}, {ap_phi_mux_temp_2_16_phi_fu_13826_p32}}, {ap_phi_mux_temp_1_16_phi_fu_13880_p32}}, {ap_phi_mux_temp_0_16_phi_fu_13934_p32}};

assign trunc_ln180_fu_13984_p1 = ap_phi_mux_r_0201_phi_fu_390_p6[3:0];

assign xor_ln150_fu_14350_p2 = (or_ln150_s_fu_14344_p3 ^ 8'd128);

assign xor_ln203_fu_14438_p2 = (sub_ln201_reg_14514_pp0_iter2_reg ^ 4'd8);

assign zext_ln205_10_fu_14378_p1 = or_ln150_8_fu_14372_p3;

assign zext_ln205_11_fu_14389_p1 = or_ln150_10_fu_14383_p3;

assign zext_ln205_12_fu_14400_p1 = or_ln150_11_fu_14394_p3;

assign zext_ln205_13_fu_14411_p1 = or_ln150_12_fu_14405_p3;

assign zext_ln205_14_fu_14422_p1 = or_ln150_13_fu_14416_p3;

assign zext_ln205_15_fu_14433_p1 = or_ln150_14_fu_14427_p3;

assign zext_ln205_1_fu_14273_p1 = or_ln150_1_fu_14267_p3;

assign zext_ln205_2_fu_14284_p1 = or_ln150_2_fu_14278_p3;

assign zext_ln205_3_fu_14295_p1 = or_ln150_3_fu_14289_p3;

assign zext_ln205_4_fu_14306_p1 = or_ln150_4_fu_14300_p3;

assign zext_ln205_5_fu_14317_p1 = or_ln150_5_fu_14311_p3;

assign zext_ln205_6_fu_14328_p1 = or_ln150_6_fu_14322_p3;

assign zext_ln205_7_fu_14339_p1 = or_ln150_7_fu_14333_p3;

assign zext_ln205_8_fu_14356_p1 = xor_ln150_fu_14350_p2;

assign zext_ln205_9_fu_14367_p1 = or_ln150_9_fu_14361_p3;

assign zext_ln205_fu_14012_p1 = or_ln_fu_14004_p3;

endmodule //writeBackCacheDataDR
