GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/ubantu/Code/GCore/FPGA/GCore/src/accum.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/FPGA/GCore/src/alu.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/FPGA/GCore/src/control.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/FPGA/GCore/src/imm_builder.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/FPGA/GCore/src/mem/mem.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/FPGA/GCore/src/mem_control.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/FPGA/GCore/src/mux.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/FPGA/GCore/src/opram/opram.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/FPGA/GCore/src/opram_control.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/FPGA/GCore/src/pc.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/FPGA/GCore/src/sll_builder.v'
Analyzing Verilog file '/home/ubantu/Code/GCore/FPGA/GCore/src/top.v'
Compiling module 'top'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":17)
Compiling module 'pc'("/home/ubantu/Code/GCore/FPGA/GCore/src/pc.v":3)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("/home/ubantu/Code/GCore/FPGA/GCore/src/pc.v":22)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'addr'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":43)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'jumpaddr'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":44)
Compiling module 'opram_control'("/home/ubantu/Code/GCore/FPGA/GCore/src/opram_control.v":5)
Compiling module 'opram'("/home/ubantu/Code/GCore/FPGA/GCore/src/opram/opram.v":9)
WARN  (EX3670) : Actual bit length 4 differs from formal bit length 3 for port 'ad'("/home/ubantu/Code/GCore/FPGA/GCore/src/opram_control.v":20)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 4 for port 'addr'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":52)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'op'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":54)
Compiling module 'control'("/home/ubantu/Code/GCore/FPGA/GCore/src/control.v":22)
WARN  (EX3670) : Actual bit length 4 differs from formal bit length 8 for port 'op'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":58)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 3 for port 'aluop'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":61)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 2 for port 'accdst'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":63)
Compiling module 'mem_control'("/home/ubantu/Code/GCore/FPGA/GCore/src/mem_control.v":5)
Compiling module 'mem'("/home/ubantu/Code/GCore/FPGA/GCore/src/mem/mem.v":9)
WARN  (EX3670) : Actual bit length 4 differs from formal bit length 2 for port 'ad'("/home/ubantu/Code/GCore/FPGA/GCore/src/mem_control.v":21)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'writedata'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":72)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'data'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":75)
Compiling module 'imm_builder'("/home/ubantu/Code/GCore/FPGA/GCore/src/imm_builder.v":3)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'out'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":80)
Compiling module 'sll_builder'("/home/ubantu/Code/GCore/FPGA/GCore/src/sll_builder.v":3)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'in'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":84)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'out'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":85)
Compiling module 'mux'("/home/ubantu/Code/GCore/FPGA/GCore/src/mux.v":3)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'a'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":89)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'b'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":90)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'c'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":91)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'd'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":92)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 2 for port 'sel'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":93)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'out'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":94)
Compiling module 'accum'("/home/ubantu/Code/GCore/FPGA/GCore/src/accum.v":3)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'writedata'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":98)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'data'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":102)
Compiling module 'alu'("/home/ubantu/Code/GCore/FPGA/GCore/src/alu.v":11)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 3 for port 'alu_op'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":106)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'a'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":107)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'b'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":108)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'ans'("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":110)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
WARN  (NL0002) : The module "pc" instantiated to "pc" is swept in optimizing("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":46)
WARN  (NL0002) : The module "control" instantiated to "control" is swept in optimizing("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":66)
WARN  (NL0002) : The module "opram_control" instantiated to "opram_control" is swept in optimizing("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":55)
WARN  (NL0002) : The module "opram" instantiated to "opram" is swept in optimizing("/home/ubantu/Code/GCore/FPGA/GCore/src/opram_control.v":22)
WARN  (NL0002) : The module "mem_control" instantiated to "mem_control" is swept in optimizing("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":76)
WARN  (NL0002) : The module "mem" instantiated to "mem" is swept in optimizing("/home/ubantu/Code/GCore/FPGA/GCore/src/mem_control.v":23)
WARN  (NL0002) : The module "imm_builder" instantiated to "imm_builder" is swept in optimizing("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":81)
WARN  (NL0002) : The module "sll_builder" instantiated to "sll_builder" is swept in optimizing("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":86)
WARN  (NL0002) : The module "mux" instantiated to "mux" is swept in optimizing("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":95)
WARN  (NL0002) : The module "accum" instantiated to "accum" is swept in optimizing("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":103)
WARN  (NL0002) : The module "alu" instantiated to "alu" is swept in optimizing("/home/ubantu/Code/GCore/FPGA/GCore/src/top.v":112)
[95%] Generate netlist file "/home/ubantu/Code/GCore/FPGA/GCore/impl/gwsynthesis/GCore.vg" completed
[100%] Generate report file "/home/ubantu/Code/GCore/FPGA/GCore/impl/gwsynthesis/GCore_syn.rpt.html" completed
GowinSynthesis finish
