in reg[1]
in reg[2]
mov reg[3], 0

add reg[3], reg[1]
sub reg[2], 1
cmp reg[2], 0
jne -3

out reg[3]
halt