-- SMV description generated by Yosys 0.34+23 (git sha1 59fbee4009f, clang 6.0.0-1ubuntu2 -fPIC -Os)
MODULE _icctl
  IVAR
    _biu_icu_ack : unsigned word[2]; -- biu_icu_ack
    _clk : unsigned word[1]; -- clk
    _ice_line_align : unsigned word[1]; -- ice_line_align
    _icu_addr_2_0 : unsigned word[3]; -- icu_addr_2_0
    _icu_hit : unsigned word[1]; -- icu_hit
    _iu_brtaken_e : unsigned word[1]; -- iu_brtaken_e
    _iu_data_e_0 : unsigned word[1]; -- iu_data_e_0
    _iu_flush_e : unsigned word[1]; -- iu_flush_e
    _iu_ic_diag_e : unsigned word[4]; -- iu_ic_diag_e
    _iu_psr_bm8 : unsigned word[1]; -- iu_psr_bm8
    _iu_psr_ice : unsigned word[1]; -- iu_psr_ice
    _iu_shift_d : unsigned word[8]; -- iu_shift_d
    _misc_wrd_sel : unsigned word[1]; -- misc_wrd_sel
    _pcsu_powerdown : unsigned word[1]; -- pcsu_powerdown
    _reset_l : unsigned word[1]; -- reset_l
  VAR
    _ibuf_ctl#ibuf_ctl_4#dirty_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_4.dirty_flop.out
    _ibuf_ctl#ibuf_ctl_4#valid_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_4.valid_flop.out
    _ibuf_ctl#ibuf_ctl_5#dirty_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_5.dirty_flop.out
    _ibuf_ctl#ibuf_ctl_5#valid_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_5.valid_flop.out
    _ibuf_ctl#ibuf_ctl_6#dirty_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_6.dirty_flop.out
    _ibuf_ctl#ibuf_ctl_6#valid_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_6.valid_flop.out
    _ibuf_ctl#ibuf_ctl_7#dirty_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_7.dirty_flop.out
    _ibuf_ctl#ibuf_ctl_7#valid_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_7.valid_flop.out
    _ibuf_ctl#ibuf_ctl_8#dirty_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_8.dirty_flop.out
    _ibuf_ctl#ibuf_ctl_8#valid_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_8.valid_flop.out
    _ibuf_ctl#ibuf_ctl_9#dirty_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_9.dirty_flop.out
    _ibuf_ctl#ibuf_ctl_9#valid_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_9.valid_flop.out
    _ibuf_ctl#ibuf_ctl_10#dirty_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_10.dirty_flop.out
    _ibuf_ctl#ibuf_ctl_10#valid_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_10.valid_flop.out
    _ibuf_ctl#ibuf_ctl_11#dirty_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_11.dirty_flop.out
    _ibuf_ctl#ibuf_ctl_2#valid_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_2.valid_flop.out
    _ibuf_ctl#ibuf_ctl_11#valid_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_11.valid_flop.out
    _ibuf_ctl#ibuf_ctl_3#dirty_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_3.dirty_flop.out
    _ibuf_ctl#ibuf_ctl_12#dirty_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_12.dirty_flop.out
    _ibuf_ctl#ibuf_ctl_12#valid_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_12.valid_flop.out
    _ibuf_ctl#ibuf_ctl_3#valid_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_3.valid_flop.out
    _ibuf_ctl#ibuf_ctl_13#dirty_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_13.dirty_flop.out
    _ibuf_ctl#ibuf_ctl_13#valid_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_13.valid_flop.out
    _ibuf_ctl#ibuf_ctl_14#dirty_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_14.dirty_flop.out
    _ibuf_ctl#ibuf_ctl_14#valid_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_14.valid_flop.out
    _ibuf_ctl#ibuf_ctl_15#dirty_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_15.dirty_flop.out
    _ibuf_ctl#ibuf_ctl_15#valid_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_15.valid_flop.out
    _ic_cntl#miss_state#miss_state_output : unsigned word[7]; -- \ic_cntl.miss_state.miss_state_output
    _ic_cntl#iu_psr_ice_reg#mj_s_ff_snre_d_0#out : unsigned word[1]; -- \ic_cntl.iu_psr_ice_reg.mj_s_ff_snre_d_0.out
    _ibuf_ctl#ibuf_ctl_0#dirty_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_0.dirty_flop.out
    _ibuf_ctl#ibuf_ctl_0#valid_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_0.valid_flop.out
    _ibuf_ctl#ibuf_ctl_1#dirty_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_1.dirty_flop.out
    _ibuf_ctl#ibuf_ctl_1#valid_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_1.valid_flop.out
    _ibuf_ctl#ibuf_ctl_2#dirty_flop#out : unsigned word[1]; -- \ibuf_ctl.ibuf_ctl_2.dirty_flop.out
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_0#out : unsigned word[1]; -- \ibuf_ctl.iu_shift_e_reg.mj_s_ff_snr_d_0.out
    _ic_cntl#fourth_fill_cyc_flop#out : unsigned word[1]; -- \ic_cntl.fourth_fill_cyc_flop.out
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_1#out : unsigned word[1]; -- \ibuf_ctl.iu_shift_e_reg.mj_s_ff_snr_d_1.out
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_2#out : unsigned word[1]; -- \ibuf_ctl.iu_shift_e_reg.mj_s_ff_snr_d_2.out
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_3#out : unsigned word[1]; -- \ibuf_ctl.iu_shift_e_reg.mj_s_ff_snr_d_3.out
    _ic_cntl#nc_fill_cyc_flop#out : unsigned word[1]; -- \ic_cntl.nc_fill_cyc_flop.out
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_4#out : unsigned word[1]; -- \ibuf_ctl.iu_shift_e_reg.mj_s_ff_snr_d_4.out
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_5#out : unsigned word[1]; -- \ibuf_ctl.iu_shift_e_reg.mj_s_ff_snr_d_5.out
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_6#out : unsigned word[1]; -- \ibuf_ctl.iu_shift_e_reg.mj_s_ff_snr_d_6.out
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_7#out : unsigned word[1]; -- \ibuf_ctl.iu_shift_e_reg.mj_s_ff_snr_d_7.out
    _ibuf_ctl#squash_vld_reg#mj_s_ff_snr_d_0#out : unsigned word[1]; -- \ibuf_ctl.squash_vld_reg.mj_s_ff_snr_d_0.out
    _ic_cntl#set_stall_reg#out : unsigned word[1]; -- \ic_cntl.set_stall_reg.out
    _ic_cntl#valid_diag_c_reg#out : unsigned word[1]; -- \ic_cntl.valid_diag_c_reg.out
    _ic_cntl#diag_ld_cache_c_reg#out : unsigned word[1]; -- \ic_cntl.diag_ld_cache_c_reg.out
    _ic_cntl#qual_iu_psr_ice_reg#out : unsigned word[1]; -- \ic_cntl.qual_iu_psr_ice_reg.out
    _ic_cntl#ic_drty_reg#out : unsigned word[1]; -- \ic_cntl.ic_drty_reg.out
    _ic_cntl#reset_reg#out : unsigned word[1]; -- \ic_cntl.reset_reg.out
    _ic_cntl#standby_d1_reg#out : unsigned word[1]; -- \ic_cntl.standby_d1_reg.out
    _ic_cntl#icu_bypass_reg#out : unsigned word[1]; -- \ic_cntl.icu_bypass_reg.out
  DEFINE
    iu_psr_ice := bool(iu_psr_ice);
  next_fetch_inc_1 := (_next_fetch_inc = 0ub4_0001);
  next_fetch_inc_4 := (_next_fetch_inc = 0ub4_0100);
  iu_brtaken_e := bool(_iu_brtaken_e);

  icu_hit := bool(icu_hit);
  ibuf_pc_sel_2 := (_ibuf_pc_sel = 0ub2_10);
  iu_ic_diag_e_on := (_iu_ic_diag_e != 0ub4_0000);
  icu_req := bool(_icu_req)
  icu_hold := bool(_icu_hold)

    _$auto$rtlil#cc#2558#Mux$1365 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_4#dirty_flop#in : _ibuf_ctl#ibuf_ctl_4#dirty_flop#out;
    _$auto$rtlil#cc#2558#Mux$1361 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_4#valid_flop#in : _ibuf_ctl#ibuf_ctl_4#valid_flop#out;
    _$auto$rtlil#cc#2558#Mux$1357 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_5#dirty_flop#in : _ibuf_ctl#ibuf_ctl_5#dirty_flop#out;
    _$auto$rtlil#cc#2558#Mux$1353 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_5#valid_flop#in : _ibuf_ctl#ibuf_ctl_5#valid_flop#out;
    _$auto$rtlil#cc#2558#Mux$1349 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_6#dirty_flop#in : _ibuf_ctl#ibuf_ctl_6#dirty_flop#out;
    _$auto$rtlil#cc#2558#Mux$1345 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_6#valid_flop#in : _ibuf_ctl#ibuf_ctl_6#valid_flop#out;
    _$auto$rtlil#cc#2558#Mux$1341 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_7#dirty_flop#in : _ibuf_ctl#ibuf_ctl_7#dirty_flop#out;
    _$auto$rtlil#cc#2558#Mux$1337 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_7#valid_flop#in : _ibuf_ctl#ibuf_ctl_7#valid_flop#out;
    _$auto$rtlil#cc#2558#Mux$1333 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_8#dirty_flop#in : _ibuf_ctl#ibuf_ctl_8#dirty_flop#out;
    _$auto$rtlil#cc#2558#Mux$1329 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_8#valid_flop#in : _ibuf_ctl#ibuf_ctl_8#valid_flop#out;
    _$auto$rtlil#cc#2558#Mux$1325 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_9#dirty_flop#in : _ibuf_ctl#ibuf_ctl_9#dirty_flop#out;
    _$auto$rtlil#cc#2558#Mux$1321 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_9#valid_flop#in : _ibuf_ctl#ibuf_ctl_9#valid_flop#out;
    _$auto$rtlil#cc#2558#Mux$1317 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_10#dirty_flop#in : _ibuf_ctl#ibuf_ctl_10#dirty_flop#out;
    _$auto$rtlil#cc#2558#Mux$1313 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_10#valid_flop#in : _ibuf_ctl#ibuf_ctl_10#valid_flop#out;
    _$auto$rtlil#cc#2558#Mux$1309 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_11#dirty_flop#in : _ibuf_ctl#ibuf_ctl_11#dirty_flop#out;
    _$auto$rtlil#cc#2558#Mux$1305 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_2#valid_flop#in : _ibuf_ctl#ibuf_ctl_2#valid_flop#out;
    _$auto$rtlil#cc#2558#Mux$1301 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_11#valid_flop#in : _ibuf_ctl#ibuf_ctl_11#valid_flop#out;
    _$auto$rtlil#cc#2558#Mux$1297 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_3#dirty_flop#in : _ibuf_ctl#ibuf_ctl_3#dirty_flop#out;
    _$auto$rtlil#cc#2558#Mux$1293 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_12#dirty_flop#in : _ibuf_ctl#ibuf_ctl_12#dirty_flop#out;
    _$auto$rtlil#cc#2558#Mux$1289 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_12#valid_flop#in : _ibuf_ctl#ibuf_ctl_12#valid_flop#out;
    _$auto$rtlil#cc#2558#Mux$1285 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_3#valid_flop#in : _ibuf_ctl#ibuf_ctl_3#valid_flop#out;
    _$auto$rtlil#cc#2558#Mux$1281 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_13#dirty_flop#in : _ibuf_ctl#ibuf_ctl_13#dirty_flop#out;
    _$auto$rtlil#cc#2558#Mux$1277 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_13#valid_flop#in : _ibuf_ctl#ibuf_ctl_13#valid_flop#out;
    _$auto$rtlil#cc#2558#Mux$1273 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_14#dirty_flop#in : _ibuf_ctl#ibuf_ctl_14#dirty_flop#out;
    _$auto$rtlil#cc#2558#Mux$1269 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_14#valid_flop#in : _ibuf_ctl#ibuf_ctl_14#valid_flop#out;
    _$auto$rtlil#cc#2558#Mux$1265 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_15#dirty_flop#in : _ibuf_ctl#ibuf_ctl_15#dirty_flop#out;
    _$auto$rtlil#cc#2558#Mux$1261 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_15#valid_flop#in : _ibuf_ctl#ibuf_ctl_15#valid_flop#out;
    _$auto$rtlil#cc#2558#Mux$1257 := bool(_$auto$opt_dff#cc#219#make_patterns_logic$1173) ? _$flatten#ic_cntl##miss_state#$2#miss_state_output#6#0# : _ic_cntl#miss_state#miss_state_output;
    _$auto$rtlil#cc#2558#Mux$1253 := bool(_ic_cntl#miss_state#miss_state_output[0:0]) ? _iu_psr_ice : _ic_cntl#iu_psr_ice_reg#mj_s_ff_snre_d_0#out;
    _$auto$rtlil#cc#2558#Mux$1249 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_0#dirty_flop#in : _ibuf_ctl#ibuf_ctl_0#dirty_flop#out;
    _$auto$rtlil#cc#2558#Mux$1245 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_0#valid_flop#in : _ibuf_ctl#ibuf_ctl_0#valid_flop#out;
    _$auto$rtlil#cc#2558#Mux$1241 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_1#dirty_flop#in : _ibuf_ctl#ibuf_ctl_1#dirty_flop#out;
    _$auto$rtlil#cc#2558#Mux$1237 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_1#valid_flop#in : _ibuf_ctl#ibuf_ctl_1#valid_flop#out;
    _$auto$rtlil#cc#2558#Mux$1233 := bool(_ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable) ? _ibuf_ctl#ibuf_ctl_2#dirty_flop#in : _ibuf_ctl#ibuf_ctl_2#dirty_flop#out;
    _$auto$rtlil#cc#2558#Mux$1203 := bool(_reset_l) ? _ic_cntl#qual_iu_psr_ice : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1205 := bool(_reset_l) ? _ic_cntl#diag_ld_cache_c_reg#in : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1207 := bool(_reset_l) ? _ic_cntl#valid_diag_e : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1209 := bool(_reset_l) ? _ic_cntl#set_stall : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1211 := bool(_reset_l) ? _iu_brtaken_e : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1213 := bool(_reset_l) ? _iu_shift_d[7:7] : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1215 := bool(_reset_l) ? _iu_shift_d[6:6] : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1217 := bool(_reset_l) ? _iu_shift_d[5:5] : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1219 := bool(_reset_l) ? _iu_shift_d[4:4] : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1221 := bool(_reset_l) ? _ic_cntl#nc_fill_cyc_flop#in : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1223 := bool(_reset_l) ? _iu_shift_d[3:3] : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1225 := bool(_reset_l) ? _iu_shift_d[2:2] : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1227 := bool(_reset_l) ? _iu_shift_d[1:1] : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1229 := bool(_reset_l) ? _ic_cntl#fourth_fill_cyc_flop#in : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1231 := bool(_reset_l) ? _iu_shift_d[0:0] : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1235 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1233 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1239 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1237 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1243 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1241 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1247 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1245 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1251 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1249 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1255 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1253 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1259 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1257 : 0ub7_0000001;
    _$auto$rtlil#cc#2558#Mux$1263 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1261 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1267 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1265 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1271 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1269 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1275 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1273 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1279 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1277 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1283 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1281 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1287 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1285 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1291 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1289 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1295 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1293 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1299 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1297 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1303 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1301 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1307 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1305 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1311 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1309 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1315 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1313 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1319 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1317 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1323 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1321 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1327 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1325 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1331 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1329 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1335 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1333 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1339 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1337 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1343 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1341 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1347 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1345 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1351 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1349 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1355 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1353 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1359 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1357 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1363 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1361 : 0ub1_0;
    _$auto$rtlil#cc#2558#Mux$1367 := bool(_reset_l) ? _$auto$rtlil#cc#2558#Mux$1365 : 0ub1_0;
    _$auto$opt_dff#cc#194#make_patterns_logic$1167 := resize(word1(resize((_$auto$opt_reduce#cc#134#opt_pmux$1159 :: _bypass_ack), 2) != resize(0ub2_10, 2)), 1);
    _$auto$opt_dff#cc#194#make_patterns_logic$1169 := resize(word1(resize((_$flatten#ic_cntl##miss_state#$and$icctl1#v#844$164_Y :: _$flatten#ic_cntl##miss_state#$and$icctl1#v#841$163_Y :: _$flatten#ic_cntl##miss_state#$or$icctl1#v#838$161_Y :: _$flatten#ic_cntl##miss_state#$and$icctl1#v#835$159_Y :: _$procmux$1017_CMP), 5) != resize(0ub5_00001, 5)), 1);
    _$auto$opt_dff#cc#194#make_patterns_logic$1171 := resize(word1(resize((_$flatten#ic_cntl##miss_state#$or$icctl1#v#838$161_Y :: _$flatten#ic_cntl##miss_state#$and$icctl1#v#835$159_Y :: _$procmux$1017_CMP), 3) != resize(0ub3_101, 3)), 1);
    _$auto$opt_dff#cc#219#make_patterns_logic$1173 := resize(word1((_$auto$opt_dff#cc#194#make_patterns_logic$1171 :: _$auto$opt_dff#cc#194#make_patterns_logic$1169 :: _$auto$opt_dff#cc#194#make_patterns_logic$1167) = !0ub3_0), 1);
    _$auto$opt_reduce#cc#134#opt_pmux$1159 := resize(word1((_$procmux$1043_CMP :: _$procmux$1039_CMP) != 0ub2_0), 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1241$180_Y := resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1241$178_Y, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1241$179_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1241$181_Y := resize(_icu_addr_2_0[1:1], 1) & resize(_icu_addr_2_0[0:0], 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1241$184_Y := resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1241$182_Y, 1) & resize(_icu_size[1:1], 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1242$186_Y := resize(_ibuf_ctl#ibuf_ctl_0#valid_flop#out, 1) & resize(_iu_psr_bm8, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1244$194_Y := resize(_$flatten#ibuf_ctl#$or$icctl1#v#1244$192_Y, 1) & resize(_icu_size[1:1], 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1245$195_Y := resize(_ibuf_ctl#ibuf_ctl_1#valid_flop#out, 1) & resize(_iu_psr_bm8, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1247$202_Y := resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1244$191_Y, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1247$201_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1247$205_Y := resize(_$flatten#ibuf_ctl#$or$icctl1#v#1247$203_Y, 1) & resize(_icu_size[1:1], 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1248$206_Y := resize(_ibuf_ctl#ibuf_ctl_2#valid_flop#out, 1) & resize(_iu_psr_bm8, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1251$211_Y := resize(_ic_cntl#icu_bypass_reg#out, 1) & resize(_ibuf_ctl#ibuf_ctl_0#valid_flop#out, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1251$213_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1251$211_Y, 1) & resize(_icu_size[1:1], 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1254$220_Y := resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1241$179_Y, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1241$182_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1254$221_Y := resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1241$178_Y, 1) & resize(_$flatten#ibuf_ctl#$and$icctl1#v#1254$220_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1255$222_Y := resize(_ic_cntl#icu_bypass_reg#out, 1) & resize(_ibuf_ctl#ibuf_ctl_1#valid_flop#out, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1255$224_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1255$222_Y, 1) & resize(_icu_size[1:1], 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1258$231_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1241$180_Y, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1244$191_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1259$232_Y := resize(_ic_cntl#icu_bypass_reg#out, 1) & resize(_ibuf_ctl#ibuf_ctl_2#valid_flop#out, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1259$234_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1259$232_Y, 1) & resize(_icu_size[1:1], 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1262$243_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1258$231_Y, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1247$201_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1262$247_Y := resize(_$flatten#ibuf_ctl#$or$icctl1#v#1262$245_Y, 1) & resize(_icu_size[1:1], 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1263$244_Y := resize(_ic_cntl#icu_bypass_reg#out, 1) & resize(_ibuf_ctl#ibuf_ctl_3#valid_flop#out, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1266$251_Y := resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1241$178_Y, 1) & resize(_ibuf_ctl#dword_align, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1266$252_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1266$251_Y, 1) & resize(_ibuf_ctl#ibuf_ctl_0#valid_flop#out, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1266$255_Y := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1266$254_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1267$253_Y := resize(_ic_cntl#icu_bypass_reg#out, 1) & resize(_ibuf_ctl#ibuf_ctl_4#valid_flop#out, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1269$260_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1266$251_Y, 1) & resize(_ibuf_ctl#ibuf_ctl_1#valid_flop#out, 1);
    _ibuf_ctl#ibuf_ctl_9#new_valid := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1269$262_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1270$261_Y := resize(_ic_cntl#icu_bypass_reg#out, 1) & resize(_ibuf_ctl#ibuf_ctl_5#valid_flop#out, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1272$267_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1266$251_Y, 1) & resize(_ibuf_ctl#ibuf_ctl_2#valid_flop#out, 1);
    _ibuf_ctl#ibuf_ctl_10#new_valid := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1272$269_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1273$268_Y := resize(_ic_cntl#icu_bypass_reg#out, 1) & resize(_ibuf_ctl#ibuf_ctl_6#valid_flop#out, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1275$274_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1266$251_Y, 1) & resize(_ibuf_ctl#ibuf_ctl_3#valid_flop#out, 1);
    _ibuf_ctl#ibuf_ctl_11#new_valid := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1275$276_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1276$275_Y := resize(_ic_cntl#icu_bypass_reg#out, 1) & resize(_ibuf_ctl#ibuf_ctl_7#valid_flop#out, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1278$281_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1266$251_Y, 1) & resize(_ibuf_ctl#ibuf_ctl_4#valid_flop#out, 1);
    _ibuf_ctl#ibuf_ctl_12#new_valid := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1278$283_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1279$282_Y := resize(_ic_cntl#icu_bypass_reg#out, 1) & resize(_ibuf_ctl#ibuf_ctl_8#valid_flop#out, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1281$288_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1266$251_Y, 1) & resize(_ibuf_ctl#ibuf_ctl_5#valid_flop#out, 1);
    _ibuf_ctl#ibuf_ctl_13#new_valid := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1281$290_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1282$289_Y := resize(_ic_cntl#icu_bypass_reg#out, 1) & resize(_ibuf_ctl#ibuf_ctl_9#valid_flop#out, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1284$295_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1266$251_Y, 1) & resize(_ibuf_ctl#ibuf_ctl_6#valid_flop#out, 1);
    _ibuf_ctl#ibuf_ctl_14#new_valid := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1284$297_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1285$296_Y := resize(_ic_cntl#icu_bypass_reg#out, 1) & resize(_ibuf_ctl#ibuf_ctl_10#valid_flop#out, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1287$302_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1266$251_Y, 1) & resize(_ibuf_ctl#ibuf_ctl_7#valid_flop#out, 1);
    _ibuf_ctl#ibuf_ctl_15#new_valid := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1287$304_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1288$303_Y := resize(_ic_cntl#icu_bypass_reg#out, 1) & resize(_ibuf_ctl#ibuf_ctl_11#valid_flop#out, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1294$306_Y := resize(_ic_cntl#icu_bypass_reg#out, 1) & resize(_ic_cntl#ic_drty_reg#out, 1);
    _ibuf_ctl#ibuf_ctl_0#new_dirty := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1294$306_Y, 1) & resize(_ibuf_ctl#ic_dout_sel[0:0], 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1296$309_Y := resize(_iu_psr_bm8, 1) & resize(_ibuf_ctl#ic_dout_sel[0:0], 1);
    _ibuf_ctl#ibuf_ctl_1#new_dirty := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1294$306_Y, 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1296$313_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1297$312_Y := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$reduce_or$icctl1#v#1297$311_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1299$316_Y := resize(_iu_psr_bm8, 1) & resize(_ibuf_ctl#ic_dout_sel[1:1], 1);
    _ibuf_ctl#ibuf_ctl_2#new_dirty := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1294$306_Y, 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1299$320_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1300$319_Y := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$reduce_or$icctl1#v#1300$318_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1302$323_Y := resize(_iu_psr_bm8, 1) & resize(_ibuf_ctl#ic_dout_sel[2:2], 1);
    _ibuf_ctl#ibuf_ctl_3#new_dirty := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1294$306_Y, 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1302$327_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1303$326_Y := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$reduce_or$icctl1#v#1303$325_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1305$330_Y := resize(_iu_psr_bm8, 1) & resize(_ibuf_ctl#ic_dout_sel[3:3], 1);
    _ibuf_ctl#ibuf_ctl_4#new_dirty := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1294$306_Y, 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1305$334_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1306$333_Y := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$reduce_or$icctl1#v#1306$332_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1308$337_Y := resize(_iu_psr_bm8, 1) & resize(_ibuf_ctl#ic_dout_sel[4:4], 1);
    _ibuf_ctl#ibuf_ctl_5#new_dirty := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1294$306_Y, 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1308$341_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1309$340_Y := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$reduce_or$icctl1#v#1309$339_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1311$344_Y := resize(_iu_psr_bm8, 1) & resize(_ibuf_ctl#ic_dout_sel[5:5], 1);
    _ibuf_ctl#ibuf_ctl_6#new_dirty := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1294$306_Y, 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1311$348_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1312$347_Y := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$reduce_or$icctl1#v#1312$346_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1314$351_Y := resize(_iu_psr_bm8, 1) & resize(_ibuf_ctl#ic_dout_sel[6:6], 1);
    _ibuf_ctl#ibuf_ctl_7#new_dirty := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1294$306_Y, 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1314$355_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1315$354_Y := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$reduce_or$icctl1#v#1315$353_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1317$358_Y := resize(_iu_psr_bm8, 1) & resize(_ibuf_ctl#ic_dout_sel[7:7], 1);
    _ibuf_ctl#ibuf_ctl_8#new_dirty := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1294$306_Y, 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1317$362_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1318$361_Y := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$reduce_or$icctl1#v#1318$360_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1320$365_Y := resize(_iu_psr_bm8, 1) & resize(_ibuf_ctl#ic_dout_sel[8:8], 1);
    _ibuf_ctl#ibuf_ctl_9#new_dirty := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1294$306_Y, 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1320$369_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1321$368_Y := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$reduce_or$icctl1#v#1321$367_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1323$372_Y := resize(_iu_psr_bm8, 1) & resize(_ibuf_ctl#ic_dout_sel[9:9], 1);
    _ibuf_ctl#ibuf_ctl_10#new_dirty := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1294$306_Y, 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1323$376_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1324$375_Y := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$reduce_or$icctl1#v#1324$374_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1326$379_Y := resize(_iu_psr_bm8, 1) & resize(_ibuf_ctl#ic_dout_sel[10:10], 1);
    _ibuf_ctl#ibuf_ctl_11#new_dirty := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1294$306_Y, 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1326$383_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1327$382_Y := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$reduce_or$icctl1#v#1327$381_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1329$386_Y := resize(_iu_psr_bm8, 1) & resize(_ibuf_ctl#ic_dout_sel[11:11], 1);
    _ibuf_ctl#ibuf_ctl_12#new_dirty := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1294$306_Y, 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1329$391_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1330$390_Y := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1330$389_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1333$394_Y := resize(_iu_psr_bm8, 1) & resize(_ibuf_ctl#ic_dout_sel_ext[0:0], 1);
    _ibuf_ctl#ibuf_ctl_13#new_dirty := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1294$306_Y, 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1333$400_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1334$399_Y := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1334$398_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1337$403_Y := resize(_iu_psr_bm8, 1) & resize(_ibuf_ctl#ic_dout_sel_ext[1:1], 1);
    _ibuf_ctl#ibuf_ctl_14#new_dirty := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1294$306_Y, 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1337$408_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1338$407_Y := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1338$406_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1341$411_Y := resize(_iu_psr_bm8, 1) & resize(_ibuf_ctl#ic_dout_sel_ext[2:2], 1);
    _ibuf_ctl#ibuf_ctl_15#new_dirty := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1294$306_Y, 1) & resize(_$flatten#ibuf_ctl#$or$icctl1#v#1341$415_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1342$414_Y := resize(_icu_size[1:1], 1) & resize(_$flatten#ibuf_ctl#$reduce_or$icctl1#v#1342$413_Y, 1);
    _0 := resize(_ibuf_ctl#ibuf_ctl_0#valid_flop#out, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1348$418_Y, 1);
    _1 := resize(_ibuf_ctl#ibuf_ctl_1#valid_flop#out, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1349$420_Y, 1);
    _2 := resize(_ibuf_ctl#ibuf_ctl_2#valid_flop#out, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1350$422_Y, 1);
    _3 := resize(_ibuf_ctl#ibuf_ctl_3#valid_flop#out, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1351$424_Y, 1);
    _4 := resize(_ibuf_ctl#ibuf_ctl_4#valid_flop#out, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1352$426_Y, 1);
    _5 := resize(_ibuf_ctl#ibuf_ctl_5#valid_flop#out, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1353$428_Y, 1);
    _6 := resize(_ibuf_ctl#ibuf_ctl_6#valid_flop#out, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1354$430_Y, 1);
    _7 := resize(_ibuf_ctl#ibuf_ctl_7#valid_flop#out, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1355$432_Y, 1);
    _8 := resize(_ibuf_ctl#ibuf_ctl_8#valid_flop#out, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1356$434_Y, 1);
    _9 := resize(_ibuf_ctl#ibuf_ctl_9#valid_flop#out, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1357$436_Y, 1);
    _10 := resize(_ibuf_ctl#ibuf_ctl_10#valid_flop#out, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1358$438_Y, 1);
    _11 := resize(_ibuf_ctl#ibuf_ctl_11#valid_flop#out, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1359$440_Y, 1);
    _12 := resize(_ibuf_ctl#ibuf_ctl_12#valid_flop#out, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1360$442_Y, 1);
    _13 := resize(_ibuf_ctl#ibuf_ctl_13#valid_flop#out, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1361$444_Y, 1);
    _14 := resize(_ibuf_ctl#ibuf_ctl_14#valid_flop#out, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1362$446_Y, 1);
    _$flatten#ibuf_ctl#$and$icctl1#v#1408$450_Y := resize(_$flatten#ibuf_ctl#$or$icctl1#v#1408$449_Y, 1) & resize(_ibuf_ctl#ibuf_ctl_8#valid_flop#out, 1);
    _ic_cntl#ibuf_full := resize(_$flatten#ibuf_ctl#$or$icctl1#v#1408$451_Y, 1) & resize(_ibuf_pc_sel[0:0], 1);
    _ibuf_ctl#dword_align := resize(word1((_icu_addr_2_0 = 0ub3_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1241$178_Y := resize(word1((_ic_cntl#icu_bypass_reg#out = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1241$179_Y := resize(word1((_icu_addr_2_0[2:2] = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1241$182_Y := resize(word1((_$flatten#ibuf_ctl#$and$icctl1#v#1241$181_Y = 0ub1_0)), 1);
    _15 := resize(word1((_iu_psr_bm8 = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1244$191_Y := resize(word1((_icu_addr_2_0[1:1] = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1247$201_Y := resize(word1((_icu_addr_2_0[0:0] = 0ub1_0)), 1);
    _16 := resize(word1((_ibuf_ctl#ibuf_ctl_0#valid_flop#out = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1348$418_Y := resize(word1((_ibuf_ctl#ibuf_ctl_1#valid_flop#out = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1349$420_Y := resize(word1((_ibuf_ctl#ibuf_ctl_2#valid_flop#out = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1350$422_Y := resize(word1((_ibuf_ctl#ibuf_ctl_3#valid_flop#out = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1351$424_Y := resize(word1((_ibuf_ctl#ibuf_ctl_4#valid_flop#out = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1352$426_Y := resize(word1((_ibuf_ctl#ibuf_ctl_5#valid_flop#out = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1353$428_Y := resize(word1((_ibuf_ctl#ibuf_ctl_6#valid_flop#out = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1354$430_Y := resize(word1((_ibuf_ctl#ibuf_ctl_7#valid_flop#out = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1355$432_Y := resize(word1((_ibuf_ctl#ibuf_ctl_8#valid_flop#out = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1356$434_Y := resize(word1((_ibuf_ctl#ibuf_ctl_9#valid_flop#out = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1357$436_Y := resize(word1((_ibuf_ctl#ibuf_ctl_10#valid_flop#out = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1358$438_Y := resize(word1((_ibuf_ctl#ibuf_ctl_11#valid_flop#out = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1359$440_Y := resize(word1((_ibuf_ctl#ibuf_ctl_12#valid_flop#out = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1360$442_Y := resize(word1((_ibuf_ctl#ibuf_ctl_13#valid_flop#out = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1361$444_Y := resize(word1((_ibuf_ctl#ibuf_ctl_14#valid_flop#out = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#1362$446_Y := resize(word1((_ibuf_ctl#ibuf_ctl_15#valid_flop#out = 0ub1_0)), 1);
    _17 := resize(word1((_ibuf_ctl#squash_vld_reg#mj_s_ff_snr_d_0#out = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#969$171_Y := resize(word1((_iu_shift_d[0:0] = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y := resize(word1((_ibuf_ctl#icu_stall = 0ub1_0)), 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1241$185_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1241$180_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1241$184_Y, 1);
    _ibuf_ctl#ibuf_ctl_1#new_valid := resize(_$flatten#ibuf_ctl#$or$icctl1#v#1241$185_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1242$186_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1244$192_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1241$180_Y, 1) | resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1244$191_Y, 1);
    _ibuf_ctl#ibuf_ctl_2#new_valid := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1244$194_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1245$195_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1247$203_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1241$180_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1247$202_Y, 1);
    _ibuf_ctl#ibuf_ctl_3#new_valid := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1247$205_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1248$206_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1250$214_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1241$180_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1251$213_Y, 1);
    _ibuf_ctl#ibuf_ctl_4#new_valid := resize(_$flatten#ibuf_ctl#$or$icctl1#v#1250$214_Y, 1) | resize(_ibuf_ctl#ibuf_ctl_3#valid_flop#out, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1254$225_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1254$221_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1255$224_Y, 1);
    _ibuf_ctl#ibuf_ctl_5#new_valid := resize(_$flatten#ibuf_ctl#$or$icctl1#v#1254$225_Y, 1) | resize(_ibuf_ctl#ibuf_ctl_4#valid_flop#out, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1258$235_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1258$231_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1259$234_Y, 1);
    _ibuf_ctl#ibuf_ctl_6#new_valid := resize(_$flatten#ibuf_ctl#$or$icctl1#v#1258$235_Y, 1) | resize(_ibuf_ctl#ibuf_ctl_5#valid_flop#out, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1262$245_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1262$243_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1263$244_Y, 1);
    _ibuf_ctl#ibuf_ctl_7#new_valid := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1262$247_Y, 1) | resize(_ibuf_ctl#ibuf_ctl_6#valid_flop#out, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1266$254_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1266$252_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1267$253_Y, 1);
    _ibuf_ctl#ibuf_ctl_8#new_valid := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1266$255_Y, 1) | resize(_ibuf_ctl#ibuf_ctl_7#valid_flop#out, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1269$262_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1269$260_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1270$261_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1272$269_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1272$267_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1273$268_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1275$276_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1275$274_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1276$275_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1278$283_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1278$281_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1279$282_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1281$290_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1281$288_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1282$289_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1284$297_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1284$295_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1285$296_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1287$304_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1287$302_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1288$303_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1296$313_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1296$309_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1297$312_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1299$320_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1299$316_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1300$319_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1302$327_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1302$323_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1303$326_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1305$334_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1305$330_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1306$333_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1308$341_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1308$337_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1309$340_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1311$348_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1311$344_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1312$347_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1314$355_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1314$351_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1315$354_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1317$362_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1317$358_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1318$361_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1320$369_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1320$365_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1321$368_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1323$376_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1323$372_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1324$375_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1326$383_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1326$379_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1327$382_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1329$391_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1329$386_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1330$390_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1330$389_Y := resize(_$flatten#ibuf_ctl#$reduce_or$icctl1#v#1330$388_Y, 1) | resize(_11[0:0], 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1333$400_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1333$394_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1334$399_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1334$398_Y := resize(_$flatten#ibuf_ctl#$reduce_or$icctl1#v#1334$396_Y, 1) | resize(_$flatten#ibuf_ctl#$reduce_or$icctl1#v#1335$397_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1337$408_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1337$403_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1338$407_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1338$406_Y := resize(_10[0:0], 1) | resize(_$flatten#ibuf_ctl#$reduce_or$icctl1#v#1339$405_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1341$415_Y := resize(_$flatten#ibuf_ctl#$and$icctl1#v#1341$411_Y, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1342$414_Y, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1408$449_Y := resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#1241$178_Y, 1) | resize(_iu_psr_bm8, 1);
    _$flatten#ibuf_ctl#$or$icctl1#v#1408$451_Y := resize(_ibuf_ctl#ibuf_ctl_12#valid_flop#out, 1) | resize(_$flatten#ibuf_ctl#$and$icctl1#v#1408$450_Y, 1);
    _ibuf_enable := resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1) | resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$171_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable := resize(_ibuf_enable, 1) | resize(_iu_brtaken_e, 1);
    _$flatten#ibuf_ctl#$reduce_or$icctl1#v#1297$311_Y := resize(word1(((_0[0:0]) :: _16[0:0]) != 0ub2_0), 1);
    _$flatten#ibuf_ctl#$reduce_or$icctl1#v#1300$318_Y := resize(word1((((_1[0:0]) :: _0[0:0]) :: _16[0:0]) != 0ub3_0), 1);
    _$flatten#ibuf_ctl#$reduce_or$icctl1#v#1303$325_Y := resize(word1(((((_2[0:0]) :: _1[0:0]) :: _0[0:0]) :: _16[0:0]) != 0ub4_0), 1);
    _$flatten#ibuf_ctl#$reduce_or$icctl1#v#1306$332_Y := resize(word1(((((_3[0:0]) :: _2[0:0]) :: _1[0:0]) :: _0[0:0]) != 0ub4_0), 1);
    _$flatten#ibuf_ctl#$reduce_or$icctl1#v#1309$339_Y := resize(word1(((((_4[0:0]) :: _3[0:0]) :: _2[0:0]) :: _1[0:0]) != 0ub4_0), 1);
    _$flatten#ibuf_ctl#$reduce_or$icctl1#v#1312$346_Y := resize(word1(((((_5[0:0]) :: _4[0:0]) :: _3[0:0]) :: _2[0:0]) != 0ub4_0), 1);
    _$flatten#ibuf_ctl#$reduce_or$icctl1#v#1315$353_Y := resize(word1(((((_6[0:0]) :: _5[0:0]) :: _4[0:0]) :: _3[0:0]) != 0ub4_0), 1);
    _$flatten#ibuf_ctl#$reduce_or$icctl1#v#1318$360_Y := resize(word1(((((_7[0:0]) :: _6[0:0]) :: _5[0:0]) :: _4[0:0]) != 0ub4_0), 1);
    _$flatten#ibuf_ctl#$reduce_or$icctl1#v#1321$367_Y := resize(word1(((((_8[0:0]) :: _7[0:0]) :: _6[0:0]) :: _5[0:0]) != 0ub4_0), 1);
    _$flatten#ibuf_ctl#$reduce_or$icctl1#v#1324$374_Y := resize(word1(((((_9[0:0]) :: _8[0:0]) :: _7[0:0]) :: _6[0:0]) != 0ub4_0), 1);
    _$flatten#ibuf_ctl#$reduce_or$icctl1#v#1327$381_Y := resize(word1(((((_10[0:0]) :: _9[0:0]) :: _8[0:0]) :: _7[0:0]) != 0ub4_0), 1);
    _$flatten#ibuf_ctl#$reduce_or$icctl1#v#1330$388_Y := resize(word1((((_10[0:0]) :: _9[0:0]) :: _8[0:0]) != 0ub3_0), 1);
    _$flatten#ibuf_ctl#$reduce_or$icctl1#v#1334$396_Y := resize(word1(((_10[0:0]) :: _9[0:0]) != 0ub2_0), 1);
    _$flatten#ibuf_ctl#$reduce_or$icctl1#v#1335$397_Y := resize(word1(((_12[0:0]) :: _11[0:0]) != 0ub2_0), 1);
    _$flatten#ibuf_ctl#$reduce_or$icctl1#v#1339$405_Y := resize(word1((((_13[0:0]) :: _12[0:0]) :: _11[0:0]) != 0ub3_0), 1);
    _$flatten#ibuf_ctl#$reduce_or$icctl1#v#1342$413_Y := resize(word1(((((_14[0:0]) :: _13[0:0]) :: _12[0:0]) :: _11[0:0]) != 0ub4_0), 1);
    _$flatten#ibuf_ctl##i_encode_shift_module#$eq$icctl1#v#1450$455_Y := resize(word1(((_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_7#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_6#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_5#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_4#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_3#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_2#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_1#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_0#out) = 0ub8_0)), 1);
    _$flatten#ibuf_ctl##i_encode_shift_module#$eq$icctl1#v#1450$456_Y := resize(word1(resize((_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_7#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_6#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_5#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_4#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_3#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_2#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_1#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_0#out), 8) = resize(0ub8_00000001, 8)), 1);
    _$flatten#ibuf_ctl##i_encode_shift_module#$eq$icctl1#v#1451$458_Y := resize(word1(resize((_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_7#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_6#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_5#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_4#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_3#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_2#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_1#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_0#out), 8) = resize(0ub8_00000010, 8)), 1);
    _$flatten#ibuf_ctl##i_encode_shift_module#$eq$icctl1#v#1452$459_Y := resize(word1(resize((_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_7#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_6#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_5#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_4#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_3#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_2#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_1#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_0#out), 8) = resize(0ub8_00000100, 8)), 1);
    _$flatten#ibuf_ctl##i_encode_shift_module#$eq$icctl1#v#1453$460_Y := resize(word1(resize((_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_7#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_6#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_5#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_4#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_3#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_2#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_1#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_0#out), 8) = resize(0ub8_00001000, 8)), 1);
    _$flatten#ibuf_ctl##i_encode_shift_module#$eq$icctl1#v#1454$461_Y := resize(word1(resize((_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_7#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_6#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_5#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_4#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_3#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_2#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_1#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_0#out), 8) = resize(0ub8_00010000, 8)), 1);
    _$flatten#ibuf_ctl##i_encode_shift_module#$eq$icctl1#v#1455$462_Y := resize(word1(resize((_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_7#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_6#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_5#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_4#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_3#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_2#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_1#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_0#out), 8) = resize(0ub8_00100000, 8)), 1);
    _$flatten#ibuf_ctl##i_encode_shift_module#$eq$icctl1#v#1456$463_Y := resize(word1(resize((_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_7#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_6#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_5#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_4#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_3#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_2#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_1#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_0#out), 8) = resize(0ub8_01000000, 8)), 1);
    _$flatten#ibuf_ctl##i_encode_shift_module#$eq$icctl1#v#1457$464_Y := resize(word1(resize((_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_7#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_6#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_5#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_4#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_3#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_2#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_1#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_0#out), 8) = resize(0ub8_10000000, 8)), 1);
    _$flatten#ibuf_ctl##i_encode_shift_module#$or$icctl1#v#1450$457_Y := resize(_$flatten#ibuf_ctl##i_encode_shift_module#$eq$icctl1#v#1450$455_Y, 1) | resize(_$flatten#ibuf_ctl##i_encode_shift_module#$eq$icctl1#v#1450$456_Y, 1);
    _encod_shift_e := bool(_$flatten#ibuf_ctl##i_encode_shift_module#$or$icctl1#v#1450$457_Y) ? 0ub3_000 : _$flatten#ibuf_ctl##i_encode_shift_module#$ternary$icctl1#v#1451$471_Y;
    _$flatten#ibuf_ctl##i_encode_shift_module#$ternary$icctl1#v#1451$471_Y := bool(_$flatten#ibuf_ctl##i_encode_shift_module#$eq$icctl1#v#1451$458_Y) ? 0ub3_001 : _$flatten#ibuf_ctl##i_encode_shift_module#$ternary$icctl1#v#1452$470_Y;
    _$flatten#ibuf_ctl##i_encode_shift_module#$ternary$icctl1#v#1452$470_Y := bool(_$flatten#ibuf_ctl##i_encode_shift_module#$eq$icctl1#v#1452$459_Y) ? 0ub3_010 : _$flatten#ibuf_ctl##i_encode_shift_module#$ternary$icctl1#v#1453$469_Y;
    _$flatten#ibuf_ctl##i_encode_shift_module#$ternary$icctl1#v#1453$469_Y := bool(_$flatten#ibuf_ctl##i_encode_shift_module#$eq$icctl1#v#1453$460_Y) ? 0ub3_011 : _$flatten#ibuf_ctl##i_encode_shift_module#$ternary$icctl1#v#1454$468_Y;
    _$flatten#ibuf_ctl##i_encode_shift_module#$ternary$icctl1#v#1454$468_Y := bool(_$flatten#ibuf_ctl##i_encode_shift_module#$eq$icctl1#v#1454$461_Y) ? 0ub3_100 : _$flatten#ibuf_ctl##i_encode_shift_module#$ternary$icctl1#v#1455$467_Y;
    _$flatten#ibuf_ctl##i_encode_shift_module#$ternary$icctl1#v#1455$467_Y := bool(_$flatten#ibuf_ctl##i_encode_shift_module#$eq$icctl1#v#1455$462_Y) ? 0ub3_101 : _$flatten#ibuf_ctl##i_encode_shift_module#$ternary$icctl1#v#1456$466_Y;
    _$flatten#ibuf_ctl##i_encode_shift_module#$ternary$icctl1#v#1456$466_Y := bool(_$flatten#ibuf_ctl##i_encode_shift_module#$eq$icctl1#v#1456$463_Y) ? 0ub3_110 : _$flatten#ibuf_ctl##i_encode_shift_module#$ternary$icctl1#v#1457$465_Y;
    _$flatten#ibuf_ctl##i_encode_shift_module#$ternary$icctl1#v#1457$465_Y := bool(_$flatten#ibuf_ctl##i_encode_shift_module#$eq$icctl1#v#1457$464_Y) ? 0ub3_111 : 0ub3_000;
    _$flatten#ibuf_ctl##ibuf_ctl_0#$and$icctl1#v#1515$477_Y := resize(_ibuf_ctl#ibuf_ctl_0#new_dirty, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#valid_flop#in := resize(_ibuf_ctl#ibuf_ctl_0#valid_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#dirty_flop#in := resize(_ibuf_ctl#ibuf_ctl_0#dirty_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y := resize(word1((_iu_brtaken_e = 0ub1_0)), 1);
    _ibuf_ctl#ibuf_ctl_0#valid_mux#in0 := resize(_ibuf_ctl#ibuf_ctl_0#valid_flop#out, 1) | resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#dirty_mux#in0 := resize(_ibuf_ctl#ibuf_ctl_0#dirty_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$and$icctl1#v#1515$477_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#dirty_in := bool(_iu_shift_d[7:7]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_0##dirty_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_0##dirty_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6 : _$flatten#ibuf_ctl##ibuf_ctl_0##dirty_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_0##dirty_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_0##dirty_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_0##dirty_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_0##dirty_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_0##dirty_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_0##dirty_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_0##dirty_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in2 : _$flatten#ibuf_ctl##ibuf_ctl_0##dirty_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_0##dirty_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in1 : _$flatten#ibuf_ctl##ibuf_ctl_0##dirty_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_0##dirty_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in0 : 0ub1_0;
    _ibuf_ctl#ibuf_ctl_0#valid_in := bool(_iu_shift_d[7:7]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_0##valid_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_0##valid_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in6 : _$flatten#ibuf_ctl##ibuf_ctl_0##valid_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_0##valid_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_0##valid_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_0##valid_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_0##valid_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_0##valid_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_0##valid_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_0##valid_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in2 : _$flatten#ibuf_ctl##ibuf_ctl_0##valid_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_0##valid_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in1 : _$flatten#ibuf_ctl##ibuf_ctl_0##valid_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_0##valid_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in0 : 0ub1_0;
    _$flatten#ibuf_ctl##ibuf_ctl_1#$and$icctl1#v#1514$474_Y := resize(_ibuf_ctl#ibuf_ctl_1#new_valid, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _$flatten#ibuf_ctl##ibuf_ctl_1#$and$icctl1#v#1515$477_Y := resize(_ibuf_ctl#ibuf_ctl_1#new_dirty, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _ibuf_ctl#ibuf_ctl_1#valid_flop#in := resize(_ibuf_ctl#ibuf_ctl_1#valid_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_1#dirty_flop#in := resize(_ibuf_ctl#ibuf_ctl_1#dirty_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#valid_mux#in1 := resize(_ibuf_ctl#ibuf_ctl_1#valid_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_1#$and$icctl1#v#1514$474_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#dirty_mux#in1 := resize(_ibuf_ctl#ibuf_ctl_1#dirty_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_1#$and$icctl1#v#1515$477_Y, 1);
    _ibuf_ctl#ibuf_ctl_1#dirty_in := bool(_iu_shift_d[7:7]) ? _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_1##dirty_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_1##dirty_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_1##dirty_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_1##dirty_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6 : _$flatten#ibuf_ctl##ibuf_ctl_1##dirty_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_1##dirty_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_1##dirty_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_1##dirty_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_1##dirty_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_1##dirty_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_1##dirty_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_1##dirty_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in2 : _$flatten#ibuf_ctl##ibuf_ctl_1##dirty_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_1##dirty_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in1 : 0ub1_0;
    _ibuf_ctl#ibuf_ctl_1#valid_in := bool(_iu_shift_d[7:7]) ? _ibuf_ctl#ibuf_ctl_1#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_1##valid_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_1##valid_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_1##valid_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_1##valid_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in6 : _$flatten#ibuf_ctl##ibuf_ctl_1##valid_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_1##valid_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_1##valid_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_1##valid_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_1##valid_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_1##valid_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_1##valid_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_1##valid_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in2 : _$flatten#ibuf_ctl##ibuf_ctl_1##valid_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_1##valid_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in1 : 0ub1_0;
    _$flatten#ibuf_ctl##ibuf_ctl_10#$and$icctl1#v#1514$474_Y := resize(_ibuf_ctl#ibuf_ctl_10#new_valid, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _$flatten#ibuf_ctl##ibuf_ctl_10#$and$icctl1#v#1515$477_Y := resize(_ibuf_ctl#ibuf_ctl_10#new_dirty, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _ibuf_ctl#ibuf_ctl_10#valid_flop#in := resize(_ibuf_ctl#ibuf_ctl_10#valid_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_10#dirty_flop#in := resize(_ibuf_ctl#ibuf_ctl_10#dirty_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_10#valid_mux#in0 := resize(_ibuf_ctl#ibuf_ctl_10#valid_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_10#$and$icctl1#v#1514$474_Y, 1);
    _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0 := resize(_ibuf_ctl#ibuf_ctl_10#dirty_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_10#$and$icctl1#v#1515$477_Y, 1);
    _ibuf_ctl#ibuf_ctl_10#dirty_in := bool(_iu_shift_d[7:7]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_10##dirty_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_10##dirty_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_10##dirty_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_10##dirty_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_10##dirty_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_10##dirty_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_10##dirty_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_10##dirty_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_10##dirty_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_10##dirty_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2 : _$flatten#ibuf_ctl##ibuf_ctl_10##dirty_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_10##dirty_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1 : _$flatten#ibuf_ctl##ibuf_ctl_10##dirty_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_10##dirty_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0 : 0ub1_0;
    _ibuf_ctl#ibuf_ctl_10#valid_in := bool(_iu_shift_d[7:7]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_10##valid_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_10##valid_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_10##valid_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_10##valid_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_10##valid_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_10##valid_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_10##valid_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_10##valid_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_10##valid_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_10##valid_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in2 : _$flatten#ibuf_ctl##ibuf_ctl_10##valid_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_10##valid_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in1 : _$flatten#ibuf_ctl##ibuf_ctl_10##valid_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_10##valid_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in0 : 0ub1_0;
    _$flatten#ibuf_ctl##ibuf_ctl_11#$and$icctl1#v#1514$474_Y := resize(_ibuf_ctl#ibuf_ctl_11#new_valid, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _$flatten#ibuf_ctl##ibuf_ctl_11#$and$icctl1#v#1515$477_Y := resize(_ibuf_ctl#ibuf_ctl_11#new_dirty, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _ibuf_ctl#ibuf_ctl_11#valid_flop#in := resize(_ibuf_ctl#ibuf_ctl_11#valid_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_11#dirty_flop#in := resize(_ibuf_ctl#ibuf_ctl_11#dirty_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_10#valid_mux#in1 := resize(_ibuf_ctl#ibuf_ctl_11#valid_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_11#$and$icctl1#v#1514$474_Y, 1);
    _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1 := resize(_ibuf_ctl#ibuf_ctl_11#dirty_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_11#$and$icctl1#v#1515$477_Y, 1);
    _ibuf_ctl#ibuf_ctl_11#dirty_in := bool(_iu_shift_d[7:7]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_11##dirty_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_11##dirty_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_11##dirty_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_11##dirty_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_11##dirty_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_11##dirty_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_11##dirty_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_11##dirty_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_11##dirty_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_11##dirty_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_11##dirty_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_11##dirty_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2 : _$flatten#ibuf_ctl##ibuf_ctl_11##dirty_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_11##dirty_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1 : 0ub1_0;
    _ibuf_ctl#ibuf_ctl_11#valid_in := bool(_iu_shift_d[7:7]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_11##valid_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_11##valid_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_11##valid_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_11##valid_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_11##valid_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_11##valid_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_11##valid_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_11##valid_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_11##valid_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_11##valid_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_11##valid_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_11##valid_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in2 : _$flatten#ibuf_ctl##ibuf_ctl_11##valid_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_11##valid_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in1 : 0ub1_0;
    _$flatten#ibuf_ctl##ibuf_ctl_12#$and$icctl1#v#1514$474_Y := resize(_ibuf_ctl#ibuf_ctl_12#new_valid, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _$flatten#ibuf_ctl##ibuf_ctl_12#$and$icctl1#v#1515$477_Y := resize(_ibuf_ctl#ibuf_ctl_12#new_dirty, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _ibuf_ctl#ibuf_ctl_12#valid_flop#in := resize(_ibuf_ctl#ibuf_ctl_12#valid_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_12#dirty_flop#in := resize(_ibuf_ctl#ibuf_ctl_12#dirty_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_10#valid_mux#in2 := resize(_ibuf_ctl#ibuf_ctl_12#valid_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_12#$and$icctl1#v#1514$474_Y, 1);
    _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2 := resize(_ibuf_ctl#ibuf_ctl_12#dirty_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_12#$and$icctl1#v#1515$477_Y, 1);
    _ibuf_ctl#ibuf_ctl_12#dirty_in := bool(_iu_shift_d[7:7]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_12##dirty_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_12##dirty_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_12##dirty_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_12##dirty_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_12##dirty_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_12##dirty_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_12##dirty_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_12##dirty_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_12##dirty_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_12##dirty_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_12##dirty_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_12##dirty_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_12##dirty_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_12##dirty_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2 : 0ub1_0;
    _ibuf_ctl#ibuf_ctl_12#valid_in := bool(_iu_shift_d[7:7]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_12##valid_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_12##valid_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_12##valid_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_12##valid_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_12##valid_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_12##valid_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_12##valid_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_12##valid_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_12##valid_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_12##valid_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_12##valid_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_12##valid_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_12##valid_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_12##valid_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in2 : 0ub1_0;
    _$flatten#ibuf_ctl##ibuf_ctl_13#$and$icctl1#v#1514$474_Y := resize(_ibuf_ctl#ibuf_ctl_13#new_valid, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _$flatten#ibuf_ctl##ibuf_ctl_13#$and$icctl1#v#1515$477_Y := resize(_ibuf_ctl#ibuf_ctl_13#new_dirty, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _ibuf_ctl#ibuf_ctl_13#valid_flop#in := resize(_ibuf_ctl#ibuf_ctl_13#valid_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_13#dirty_flop#in := resize(_ibuf_ctl#ibuf_ctl_13#dirty_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_10#valid_mux#in3 := resize(_ibuf_ctl#ibuf_ctl_13#valid_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_13#$and$icctl1#v#1514$474_Y, 1);
    _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3 := resize(_ibuf_ctl#ibuf_ctl_13#dirty_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_13#$and$icctl1#v#1515$477_Y, 1);
    _ibuf_ctl#ibuf_ctl_13#dirty_in := bool(_iu_shift_d[7:7]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_13##dirty_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_13##dirty_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_13##dirty_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_13##dirty_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_13##dirty_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_13##dirty_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_13##dirty_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_13##dirty_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_13##dirty_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_13##dirty_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_13##dirty_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_13##dirty_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_13##dirty_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_13##dirty_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3 : 0ub1_0;
    _ibuf_ctl#ibuf_ctl_13#valid_in := bool(_iu_shift_d[7:7]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_13##valid_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_13##valid_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_13##valid_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_13##valid_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_13##valid_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_13##valid_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_13##valid_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_13##valid_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_13##valid_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_13##valid_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_13##valid_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_13##valid_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_13##valid_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_13##valid_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in3 : 0ub1_0;
    _$flatten#ibuf_ctl##ibuf_ctl_14#$and$icctl1#v#1514$474_Y := resize(_ibuf_ctl#ibuf_ctl_14#new_valid, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _$flatten#ibuf_ctl##ibuf_ctl_14#$and$icctl1#v#1515$477_Y := resize(_ibuf_ctl#ibuf_ctl_14#new_dirty, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _ibuf_ctl#ibuf_ctl_14#valid_flop#in := resize(_ibuf_ctl#ibuf_ctl_14#valid_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_14#dirty_flop#in := resize(_ibuf_ctl#ibuf_ctl_14#dirty_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_10#valid_mux#in4 := resize(_ibuf_ctl#ibuf_ctl_14#valid_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_14#$and$icctl1#v#1514$474_Y, 1);
    _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4 := resize(_ibuf_ctl#ibuf_ctl_14#dirty_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_14#$and$icctl1#v#1515$477_Y, 1);
    _ibuf_ctl#ibuf_ctl_14#dirty_in := bool(_iu_shift_d[7:7]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_14##dirty_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_14##dirty_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_14##dirty_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_14##dirty_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_14##dirty_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_14##dirty_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_14##dirty_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_14##dirty_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_14##dirty_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_14##dirty_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_14##dirty_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_14##dirty_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_14##dirty_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_14##dirty_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4 : 0ub1_0;
    _ibuf_ctl#ibuf_ctl_14#valid_in := bool(_iu_shift_d[7:7]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_14##valid_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_14##valid_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_14##valid_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_14##valid_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_14##valid_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_14##valid_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_14##valid_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_14##valid_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_14##valid_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_14##valid_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_14##valid_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_14##valid_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_14##valid_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_14##valid_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in4 : 0ub1_0;
    _$flatten#ibuf_ctl##ibuf_ctl_15#$and$icctl1#v#1514$474_Y := resize(_ibuf_ctl#ibuf_ctl_15#new_valid, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _$flatten#ibuf_ctl##ibuf_ctl_15#$and$icctl1#v#1515$477_Y := resize(_ibuf_ctl#ibuf_ctl_15#new_dirty, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _ibuf_ctl#ibuf_ctl_15#valid_flop#in := resize(_ibuf_ctl#ibuf_ctl_15#valid_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_15#dirty_flop#in := resize(_ibuf_ctl#ibuf_ctl_15#dirty_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_10#valid_mux#in5 := resize(_ibuf_ctl#ibuf_ctl_15#valid_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_15#$and$icctl1#v#1514$474_Y, 1);
    _ibuf_ctl#ibuf_ctl_10#dirty_mux#in5 := resize(_ibuf_ctl#ibuf_ctl_15#dirty_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_15#$and$icctl1#v#1515$477_Y, 1);
    _ibuf_ctl#ibuf_ctl_15#dirty_in := bool(_iu_shift_d[7:7]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_15##dirty_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_15##dirty_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_15##dirty_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_15##dirty_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_15##dirty_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_15##dirty_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_15##dirty_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_15##dirty_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_15##dirty_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_15##dirty_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_15##dirty_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_15##dirty_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_15##dirty_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_15##dirty_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in5 : 0ub1_0;
    _ibuf_ctl#ibuf_ctl_15#valid_in := bool(_iu_shift_d[7:7]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_15##valid_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_15##valid_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_15##valid_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_15##valid_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_15##valid_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_15##valid_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_15##valid_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_15##valid_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_15##valid_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_15##valid_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_15##valid_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_15##valid_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_15##valid_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_15##valid_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in5 : 0ub1_0;
    _$flatten#ibuf_ctl##ibuf_ctl_2#$and$icctl1#v#1514$474_Y := resize(_ibuf_ctl#ibuf_ctl_2#new_valid, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _$flatten#ibuf_ctl##ibuf_ctl_2#$and$icctl1#v#1515$477_Y := resize(_ibuf_ctl#ibuf_ctl_2#new_dirty, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _ibuf_ctl#ibuf_ctl_2#valid_flop#in := resize(_ibuf_ctl#ibuf_ctl_2#valid_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_2#dirty_flop#in := resize(_ibuf_ctl#ibuf_ctl_2#dirty_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#valid_mux#in2 := resize(_ibuf_ctl#ibuf_ctl_2#valid_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_2#$and$icctl1#v#1514$474_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#dirty_mux#in2 := resize(_ibuf_ctl#ibuf_ctl_2#dirty_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_2#$and$icctl1#v#1515$477_Y, 1);
    _ibuf_ctl#ibuf_ctl_2#dirty_in := bool(_iu_shift_d[7:7]) ? _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_2##dirty_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_2##dirty_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_2##dirty_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_2##dirty_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_2##dirty_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_2##dirty_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6 : _$flatten#ibuf_ctl##ibuf_ctl_2##dirty_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_2##dirty_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_2##dirty_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_2##dirty_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_2##dirty_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_2##dirty_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_2##dirty_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_2##dirty_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in2 : 0ub1_0;
    _ibuf_ctl#ibuf_ctl_2#valid_in := bool(_iu_shift_d[7:7]) ? _ibuf_ctl#ibuf_ctl_2#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_2##valid_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_2##valid_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_1#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_2##valid_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_2##valid_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_2##valid_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_2##valid_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in6 : _$flatten#ibuf_ctl##ibuf_ctl_2##valid_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_2##valid_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_2##valid_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_2##valid_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_2##valid_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_2##valid_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_2##valid_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_2##valid_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in2 : 0ub1_0;
    _$flatten#ibuf_ctl##ibuf_ctl_3#$and$icctl1#v#1514$474_Y := resize(_ibuf_ctl#ibuf_ctl_3#new_valid, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _$flatten#ibuf_ctl##ibuf_ctl_3#$and$icctl1#v#1515$477_Y := resize(_ibuf_ctl#ibuf_ctl_3#new_dirty, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _ibuf_ctl#ibuf_ctl_3#valid_flop#in := resize(_ibuf_ctl#ibuf_ctl_3#valid_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_3#dirty_flop#in := resize(_ibuf_ctl#ibuf_ctl_3#dirty_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#valid_mux#in3 := resize(_ibuf_ctl#ibuf_ctl_3#valid_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_3#$and$icctl1#v#1514$474_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#dirty_mux#in3 := resize(_ibuf_ctl#ibuf_ctl_3#dirty_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_3#$and$icctl1#v#1515$477_Y, 1);
    _ibuf_ctl#ibuf_ctl_3#dirty_in := bool(_iu_shift_d[7:7]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0 : _$flatten#ibuf_ctl##ibuf_ctl_3##dirty_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_3##dirty_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_3##dirty_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_3##dirty_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_3##dirty_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_3##dirty_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_3##dirty_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_3##dirty_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6 : _$flatten#ibuf_ctl##ibuf_ctl_3##dirty_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_3##dirty_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_3##dirty_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_3##dirty_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_3##dirty_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_3##dirty_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in3 : 0ub1_0;
    _ibuf_ctl#ibuf_ctl_3#valid_in := bool(_iu_shift_d[7:7]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in0 : _$flatten#ibuf_ctl##ibuf_ctl_3##valid_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_3##valid_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_2#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_3##valid_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_3##valid_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_1#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_3##valid_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_3##valid_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_3##valid_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_3##valid_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in6 : _$flatten#ibuf_ctl##ibuf_ctl_3##valid_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_3##valid_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_3##valid_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_3##valid_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_3##valid_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_3##valid_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in3 : 0ub1_0;
    _$flatten#ibuf_ctl##ibuf_ctl_4#$and$icctl1#v#1514$474_Y := resize(_ibuf_ctl#ibuf_ctl_4#new_valid, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _$flatten#ibuf_ctl##ibuf_ctl_4#$and$icctl1#v#1515$477_Y := resize(_ibuf_ctl#ibuf_ctl_4#new_dirty, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _ibuf_ctl#ibuf_ctl_4#valid_flop#in := resize(_ibuf_ctl#ibuf_ctl_4#valid_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_4#dirty_flop#in := resize(_ibuf_ctl#ibuf_ctl_4#dirty_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#valid_mux#in4 := resize(_ibuf_ctl#ibuf_ctl_4#valid_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_4#$and$icctl1#v#1514$474_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#dirty_mux#in4 := resize(_ibuf_ctl#ibuf_ctl_4#dirty_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_4#$and$icctl1#v#1515$477_Y, 1);
    _ibuf_ctl#ibuf_ctl_4#dirty_in := bool(_iu_shift_d[7:7]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1 : _$flatten#ibuf_ctl##ibuf_ctl_4##dirty_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_4##dirty_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0 : _$flatten#ibuf_ctl##ibuf_ctl_4##dirty_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_4##dirty_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_4##dirty_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_4##dirty_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_4##dirty_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_4##dirty_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_4##dirty_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_4##dirty_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6 : _$flatten#ibuf_ctl##ibuf_ctl_4##dirty_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_4##dirty_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_4##dirty_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_4##dirty_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in4 : 0ub1_0;
    _ibuf_ctl#ibuf_ctl_4#valid_in := bool(_iu_shift_d[7:7]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in1 : _$flatten#ibuf_ctl##ibuf_ctl_4##valid_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_4##valid_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in0 : _$flatten#ibuf_ctl##ibuf_ctl_4##valid_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_4##valid_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_2#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_4##valid_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_4##valid_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_1#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_4##valid_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_4##valid_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_4##valid_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_4##valid_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in6 : _$flatten#ibuf_ctl##ibuf_ctl_4##valid_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_4##valid_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_4##valid_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_4##valid_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in4 : 0ub1_0;
    _$flatten#ibuf_ctl##ibuf_ctl_5#$and$icctl1#v#1514$474_Y := resize(_ibuf_ctl#ibuf_ctl_5#new_valid, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _$flatten#ibuf_ctl##ibuf_ctl_5#$and$icctl1#v#1515$477_Y := resize(_ibuf_ctl#ibuf_ctl_5#new_dirty, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _ibuf_ctl#ibuf_ctl_5#valid_flop#in := resize(_ibuf_ctl#ibuf_ctl_5#valid_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_5#dirty_flop#in := resize(_ibuf_ctl#ibuf_ctl_5#dirty_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#valid_mux#in5 := resize(_ibuf_ctl#ibuf_ctl_5#valid_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_5#$and$icctl1#v#1514$474_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5 := resize(_ibuf_ctl#ibuf_ctl_5#dirty_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_5#$and$icctl1#v#1515$477_Y, 1);
    _ibuf_ctl#ibuf_ctl_5#dirty_in := bool(_iu_shift_d[7:7]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2 : _$flatten#ibuf_ctl##ibuf_ctl_5##dirty_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_5##dirty_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1 : _$flatten#ibuf_ctl##ibuf_ctl_5##dirty_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_5##dirty_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0 : _$flatten#ibuf_ctl##ibuf_ctl_5##dirty_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_5##dirty_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_5##dirty_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_5##dirty_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_5##dirty_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_5##dirty_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_5##dirty_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_5##dirty_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6 : _$flatten#ibuf_ctl##ibuf_ctl_5##dirty_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_5##dirty_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5 : 0ub1_0;
    _ibuf_ctl#ibuf_ctl_5#valid_in := bool(_iu_shift_d[7:7]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in2 : _$flatten#ibuf_ctl##ibuf_ctl_5##valid_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_5##valid_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in1 : _$flatten#ibuf_ctl##ibuf_ctl_5##valid_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_5##valid_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in0 : _$flatten#ibuf_ctl##ibuf_ctl_5##valid_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_5##valid_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_2#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_5##valid_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_5##valid_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_1#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_5##valid_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_5##valid_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_5##valid_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_5##valid_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in6 : _$flatten#ibuf_ctl##ibuf_ctl_5##valid_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_5##valid_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in5 : 0ub1_0;
    _$flatten#ibuf_ctl##ibuf_ctl_6#$and$icctl1#v#1514$474_Y := resize(_ibuf_ctl#ibuf_ctl_6#new_valid, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _$flatten#ibuf_ctl##ibuf_ctl_6#$and$icctl1#v#1515$477_Y := resize(_ibuf_ctl#ibuf_ctl_6#new_dirty, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _ibuf_ctl#ibuf_ctl_6#valid_flop#in := resize(_ibuf_ctl#ibuf_ctl_6#valid_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_6#dirty_flop#in := resize(_ibuf_ctl#ibuf_ctl_6#dirty_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#valid_mux#in6 := resize(_ibuf_ctl#ibuf_ctl_6#valid_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_6#$and$icctl1#v#1514$474_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6 := resize(_ibuf_ctl#ibuf_ctl_6#dirty_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_6#$and$icctl1#v#1515$477_Y, 1);
    _ibuf_ctl#ibuf_ctl_6#dirty_in := bool(_iu_shift_d[7:7]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_6##dirty_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_6##dirty_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2 : _$flatten#ibuf_ctl##ibuf_ctl_6##dirty_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_6##dirty_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1 : _$flatten#ibuf_ctl##ibuf_ctl_6##dirty_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_6##dirty_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0 : _$flatten#ibuf_ctl##ibuf_ctl_6##dirty_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_6##dirty_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_6##dirty_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_6##dirty_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_6##dirty_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_6##dirty_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_6##dirty_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_6##dirty_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6 : 0ub1_0;
    _ibuf_ctl#ibuf_ctl_6#valid_in := bool(_iu_shift_d[7:7]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_6##valid_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_6##valid_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in2 : _$flatten#ibuf_ctl##ibuf_ctl_6##valid_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_6##valid_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in1 : _$flatten#ibuf_ctl##ibuf_ctl_6##valid_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_6##valid_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in0 : _$flatten#ibuf_ctl##ibuf_ctl_6##valid_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_6##valid_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_2#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_6##valid_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_6##valid_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_1#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_6##valid_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_6##valid_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_6##valid_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_6##valid_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in6 : 0ub1_0;
    _$flatten#ibuf_ctl##ibuf_ctl_7#$and$icctl1#v#1514$474_Y := resize(_ibuf_ctl#ibuf_ctl_7#new_valid, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _$flatten#ibuf_ctl##ibuf_ctl_7#$and$icctl1#v#1515$477_Y := resize(_ibuf_ctl#ibuf_ctl_7#new_dirty, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _ibuf_ctl#ibuf_ctl_7#valid_flop#in := resize(_ibuf_ctl#ibuf_ctl_7#valid_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_7#dirty_flop#in := resize(_ibuf_ctl#ibuf_ctl_7#dirty_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#valid_mux#in7 := resize(_ibuf_ctl#ibuf_ctl_7#valid_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_7#$and$icctl1#v#1514$474_Y, 1);
    _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7 := resize(_ibuf_ctl#ibuf_ctl_7#dirty_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_7#$and$icctl1#v#1515$477_Y, 1);
    _ibuf_ctl#ibuf_ctl_7#dirty_in := bool(_iu_shift_d[7:7]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_7##dirty_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_7##dirty_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_7##dirty_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_7##dirty_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2 : _$flatten#ibuf_ctl##ibuf_ctl_7##dirty_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_7##dirty_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1 : _$flatten#ibuf_ctl##ibuf_ctl_7##dirty_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_7##dirty_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0 : _$flatten#ibuf_ctl##ibuf_ctl_7##dirty_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_7##dirty_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_7##dirty_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_7##dirty_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_7##dirty_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_7##dirty_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7 : 0ub1_0;
    _ibuf_ctl#ibuf_ctl_7#valid_in := bool(_iu_shift_d[7:7]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_7##valid_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_7##valid_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_7##valid_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_7##valid_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in2 : _$flatten#ibuf_ctl##ibuf_ctl_7##valid_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_7##valid_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in1 : _$flatten#ibuf_ctl##ibuf_ctl_7##valid_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_7##valid_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in0 : _$flatten#ibuf_ctl##ibuf_ctl_7##valid_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_7##valid_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_2#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_7##valid_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_7##valid_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_1#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_7##valid_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_7##valid_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_0#valid_mux#in7 : 0ub1_0;
    _$flatten#ibuf_ctl##ibuf_ctl_8#$and$icctl1#v#1514$474_Y := resize(_ibuf_ctl#ibuf_ctl_8#new_valid, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _$flatten#ibuf_ctl##ibuf_ctl_8#$and$icctl1#v#1515$477_Y := resize(_ibuf_ctl#ibuf_ctl_8#new_dirty, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _ibuf_ctl#ibuf_ctl_8#valid_flop#in := resize(_ibuf_ctl#ibuf_ctl_8#valid_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_8#dirty_flop#in := resize(_ibuf_ctl#ibuf_ctl_8#dirty_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_1#valid_mux#in7 := resize(_ibuf_ctl#ibuf_ctl_8#valid_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_8#$and$icctl1#v#1514$474_Y, 1);
    _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7 := resize(_ibuf_ctl#ibuf_ctl_8#dirty_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_8#$and$icctl1#v#1515$477_Y, 1);
    _ibuf_ctl#ibuf_ctl_8#dirty_in := bool(_iu_shift_d[7:7]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_8##dirty_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_8##dirty_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_8##dirty_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_8##dirty_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_8##dirty_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_8##dirty_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2 : _$flatten#ibuf_ctl##ibuf_ctl_8##dirty_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_8##dirty_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1 : _$flatten#ibuf_ctl##ibuf_ctl_8##dirty_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_8##dirty_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0 : _$flatten#ibuf_ctl##ibuf_ctl_8##dirty_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_8##dirty_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_8##dirty_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_8##dirty_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7 : 0ub1_0;
    _ibuf_ctl#ibuf_ctl_8#valid_in := bool(_iu_shift_d[7:7]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_8##valid_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_8##valid_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_8##valid_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_8##valid_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_8##valid_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_8##valid_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in2 : _$flatten#ibuf_ctl##ibuf_ctl_8##valid_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_8##valid_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in1 : _$flatten#ibuf_ctl##ibuf_ctl_8##valid_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_8##valid_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in0 : _$flatten#ibuf_ctl##ibuf_ctl_8##valid_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_8##valid_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_2#valid_mux#in7 : _$flatten#ibuf_ctl##ibuf_ctl_8##valid_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_8##valid_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_1#valid_mux#in7 : 0ub1_0;
    _$flatten#ibuf_ctl##ibuf_ctl_9#$and$icctl1#v#1514$474_Y := resize(_ibuf_ctl#ibuf_ctl_9#new_valid, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _$flatten#ibuf_ctl##ibuf_ctl_9#$and$icctl1#v#1515$477_Y := resize(_ibuf_ctl#ibuf_ctl_9#new_dirty, 1) & resize(_$flatten#ibuf_ctl#$logic_not$icctl1#v#969$170_Y, 1);
    _ibuf_ctl#ibuf_ctl_9#valid_flop#in := resize(_ibuf_ctl#ibuf_ctl_9#valid_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_9#dirty_flop#in := resize(_ibuf_ctl#ibuf_ctl_9#dirty_in, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _ibuf_ctl#ibuf_ctl_2#valid_mux#in7 := resize(_ibuf_ctl#ibuf_ctl_9#valid_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_9#$and$icctl1#v#1514$474_Y, 1);
    _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7 := resize(_ibuf_ctl#ibuf_ctl_9#dirty_flop#out, 1) | resize(_$flatten#ibuf_ctl##ibuf_ctl_9#$and$icctl1#v#1515$477_Y, 1);
    _ibuf_ctl#ibuf_ctl_9#dirty_in := bool(_iu_shift_d[7:7]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_9##dirty_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_9##dirty_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_9##dirty_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_9##dirty_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_9##dirty_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_9##dirty_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_9##dirty_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_9##dirty_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2 : _$flatten#ibuf_ctl##ibuf_ctl_9##dirty_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_9##dirty_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1 : _$flatten#ibuf_ctl##ibuf_ctl_9##dirty_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_9##dirty_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0 : _$flatten#ibuf_ctl##ibuf_ctl_9##dirty_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_9##dirty_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7 : 0ub1_0;
    _ibuf_ctl#ibuf_ctl_9#valid_in := bool(_iu_shift_d[7:7]) ? 0ub1_0 : _$flatten#ibuf_ctl##ibuf_ctl_9##valid_mux#$ternary$icctl1#v#1676$497_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_9##valid_mux#$ternary$icctl1#v#1676$497_Y := bool(_iu_shift_d[6:6]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in5 : _$flatten#ibuf_ctl##ibuf_ctl_9##valid_mux#$ternary$icctl1#v#1677$496_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_9##valid_mux#$ternary$icctl1#v#1677$496_Y := bool(_iu_shift_d[5:5]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in4 : _$flatten#ibuf_ctl##ibuf_ctl_9##valid_mux#$ternary$icctl1#v#1678$495_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_9##valid_mux#$ternary$icctl1#v#1678$495_Y := bool(_iu_shift_d[4:4]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in3 : _$flatten#ibuf_ctl##ibuf_ctl_9##valid_mux#$ternary$icctl1#v#1679$494_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_9##valid_mux#$ternary$icctl1#v#1679$494_Y := bool(_iu_shift_d[3:3]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in2 : _$flatten#ibuf_ctl##ibuf_ctl_9##valid_mux#$ternary$icctl1#v#1680$493_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_9##valid_mux#$ternary$icctl1#v#1680$493_Y := bool(_iu_shift_d[2:2]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in1 : _$flatten#ibuf_ctl##ibuf_ctl_9##valid_mux#$ternary$icctl1#v#1681$492_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_9##valid_mux#$ternary$icctl1#v#1681$492_Y := bool(_iu_shift_d[1:1]) ? _ibuf_ctl#ibuf_ctl_10#valid_mux#in0 : _$flatten#ibuf_ctl##ibuf_ctl_9##valid_mux#$ternary$icctl1#v#1682$491_Y;
    _$flatten#ibuf_ctl##ibuf_ctl_9##valid_mux#$ternary$icctl1#v#1682$491_Y := bool(_iu_shift_d[0:0]) ? _ibuf_ctl#ibuf_ctl_2#valid_mux#in7 : 0ub1_0;
    _$flatten#ic_cntl#$and$icctl1#v#335$1_Y := resize(_ic_cntl#miss_state#miss_state_output[0:0], 1) & resize(_ice_line_align, 1);
    _$flatten#ic_cntl#$and$icctl1#v#335$3_Y := resize(_$flatten#ic_cntl#$and$icctl1#v#335$1_Y, 1) & resize(_$flatten#ic_cntl#$logic_not$icctl1#v#335$2_Y, 1);
    _$flatten#ic_cntl#$and$icctl1#v#335$5_Y := resize(_$flatten#ic_cntl#$and$icctl1#v#335$3_Y, 1) & resize(_$flatten#ic_cntl#$logic_not$icctl1#v#335$4_Y, 1);
    _ic_cntl#qual_iu_psr_ice_sel := resize(_$flatten#ic_cntl#$and$icctl1#v#335$5_Y, 1) & resize(_$flatten#ic_cntl#$logic_not$icctl1#v#335$6_Y, 1);
    _$flatten#ic_cntl#$and$icctl1#v#362$11_Y := resize(_iu_flush_e, 1) & resize(_iu_psr_ice, 1);
    _icu_hold := resize(_$flatten#ic_cntl#$or$icctl1#v#362$12_Y, 1) & resize(_$flatten#ic_cntl#$logic_not$icctl1#v#363$13_Y, 1);
    _ic_cntl#qual_iu_flush_e := resize(_$flatten#ic_cntl#$and$icctl1#v#362$11_Y, 1) & resize(_ic_cntl#miss_state#miss_state_output[0:0], 1);
    _ic_cntl#diag_st_cache_e := resize(_iu_ic_diag_e[3:3], 1) & resize(_ic_cntl#miss_state#miss_state_output[0:0], 1);
    _ic_cntl#diag_ld_cache_c_reg#in := resize(_iu_ic_diag_e[2:2], 1) & resize(_ic_cntl#miss_state#miss_state_output[0:0], 1);
    _ic_cntl#diag_st_tag_e := resize(_iu_ic_diag_e[1:1], 1) & resize(_ic_cntl#miss_state#miss_state_output[0:0], 1);
    _$flatten#ic_cntl#$and$icctl1#v#466$33_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#466$32_Y, 1) & resize(_ic_cntl#miss_state#miss_state_output[0:0], 1);
    _$flatten#ic_cntl#$and$icctl1#v#466$35_Y := resize(_$flatten#ic_cntl#$and$icctl1#v#466$33_Y, 1) & resize(_$flatten#ic_cntl#$logic_not$icctl1#v#335$2_Y, 1);
    _$flatten#ic_cntl#$and$icctl1#v#466$37_Y := resize(_$flatten#ic_cntl#$and$icctl1#v#466$35_Y, 1) & resize(_$flatten#ic_cntl#$logic_not$icctl1#v#335$6_Y, 1);
    _$flatten#ic_cntl#$and$icctl1#v#466$39_Y := resize(_$flatten#ic_cntl#$and$icctl1#v#466$37_Y, 1) & resize(_$flatten#ic_cntl#$logic_not$icctl1#v#335$4_Y, 1);
    _ic_cntl#icu_miss := resize(_$flatten#ic_cntl#$and$icctl1#v#466$39_Y, 1) & resize(_$flatten#ic_cntl#$logic_not$icctl1#v#467$40_Y, 1);
    _ic_cntl#normal_ack := resize(_biu_icu_ack[0:0], 1) & resize(_$flatten#ic_cntl#$logic_not$icctl1#v#481$46_Y, 1);
    _$flatten#ic_cntl#$and$icctl1#v#525$49_Y := resize(_ic_cntl#miss_state#miss_state_output[0:0], 1) & resize(_ic_cntl#reset_reg#out, 1);
    _18 := resize(_iu_brtaken_e, 1) & resize(_$flatten#ic_cntl#$and$icctl1#v#525$49_Y, 1);
    _$flatten#ic_cntl#$and$icctl1#v#547$65_Y := resize(_ic_cntl#valid_diag_e, 1) & resize(_ic_cntl#miss_state#miss_state_output[0:0], 1);
    _19 := resize(_$flatten#ic_cntl#$and$icctl1#v#547$65_Y, 1) & resize(_ic_cntl#reset_reg#out, 1);
    _$flatten#ic_cntl#$and$icctl1#v#548$70_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#548$69_Y, 1) & resize(_ic_cntl#reset_reg#out, 1);
    _$flatten#ic_cntl#$and$icctl1#v#548$71_Y := resize(_$flatten#ic_cntl#$and$icctl1#v#548$70_Y, 1) & resize(_ic_cntl#miss_state#miss_state_output[0:0], 1);
    _20 := resize(_$flatten#ic_cntl#$and$icctl1#v#548$71_Y, 1) & resize(_$flatten#ic_cntl#$not$icctl1#v#548$72_Y, 1);
    _$flatten#ic_cntl#$and$icctl1#v#549$76_Y := resize(_$flatten#ic_cntl#$not$icctl1#v#549$74_Y, 1) & resize(_$flatten#ic_cntl#$not$icctl1#v#549$75_Y, 1);
    _$flatten#ic_cntl#$and$icctl1#v#549$77_Y := resize(_$flatten#ic_cntl#$and$icctl1#v#549$76_Y, 1) & resize(_ic_cntl#reset_reg#out, 1);
    _$flatten#ic_cntl#$and$icctl1#v#549$78_Y := resize(_$flatten#ic_cntl#$and$icctl1#v#549$77_Y, 1) & resize(_ic_cntl#miss_state#miss_state_output[0:0], 1);
    _$flatten#ic_cntl#$and$icctl1#v#549$80_Y := resize(_$flatten#ic_cntl#$and$icctl1#v#549$78_Y, 1) & resize(_$flatten#ic_cntl#$not$icctl1#v#548$72_Y, 1);
    _21 := resize(_$flatten#ic_cntl#$and$icctl1#v#549$80_Y, 1) & resize(_$flatten#ic_cntl#$not$icctl1#v#549$81_Y, 1);
    _$flatten#ic_cntl#$and$icctl1#v#552$83_Y := resize(_ic_cntl#miss_state#miss_state_output[0:0], 1) & resize(_ic_cntl#cacheable, 1);
    _$flatten#ic_cntl#$and$icctl1#v#576$87_Y := resize(_iu_brtaken_e, 1) & resize(_$flatten#ic_cntl#$logic_not$icctl1#v#363$13_Y, 1);
    _$flatten#ic_cntl#$and$icctl1#v#577$89_Y := resize(_ic_cntl#set_stall_reg#out, 1) & resize(_$flatten#ic_cntl#$logic_not$icctl1#v#363$13_Y, 1);
    _$flatten#ic_cntl#$and$icctl1#v#591$92_Y := resize(_ic_cntl#miss_state#miss_state_output[0:0], 1) & resize(_$flatten#ic_cntl#$logic_not$icctl1#v#591$91_Y, 1);
    _$flatten#ic_cntl#$and$icctl1#v#606$98_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#606$97_Y, 1) & resize(_ic_cntl#normal_ack, 1);
    _$flatten#ic_cntl#$and$icctl1#v#607$100_Y := resize(_ic_cntl#diag_st_cache_e, 1) & resize(_$flatten#ic_cntl#$logic_not$icctl1#v#607$99_Y, 1);
    _$flatten#ic_cntl#$and$icctl1#v#608$103_Y := resize(_fill_word_addr[0:0], 1) & resize(_ic_cntl#normal_ack, 1);
    _$flatten#ic_cntl#$and$icctl1#v#609$104_Y := resize(_ic_cntl#diag_st_cache_e, 1) & resize(_misc_wrd_sel, 1);
    _$flatten#ic_cntl#$and$icctl1#v#620$107_Y := resize(_ic_cntl#miss_state#miss_state_output[5:5], 1) & resize(_ic_cntl#normal_ack, 1);
    _$flatten#ic_cntl#$and$icctl1#v#620$108_Y := resize(_ic_cntl#diag_st_tag_e, 1) & resize(_iu_data_e_0, 1);
    _icu_tag_vld := resize(_$flatten#ic_cntl#$or$icctl1#v#620$109_Y, 1) & resize(_$flatten#ic_cntl#$logic_not$icctl1#v#620$110_Y, 1);
    _ic_cntl#nc_fill_cyc_flop#in := resize(_ic_cntl#nc_fill_cyc, 1) & resize(_$flatten#ic_cntl#$not$icctl1#v#549$74_Y, 1);
    _ic_cntl#fourth_fill_cyc_flop#in := resize(_ic_cntl#fourth_fill_cyc, 1) & resize(_$flatten#ic_cntl#$not$icctl1#v#549$74_Y, 1);
    _ic_cntl#fourth_fill_cyc := resize(_ic_cntl#miss_state#miss_state_output[5:5], 1) & resize(_bypass_ack, 1);
    _ic_cntl#nc_fill_cyc := resize(_ic_cntl#miss_state#miss_state_output[1:1], 1) & resize(_bypass_ack, 1);
    _ic_cntl#cache_fill_cyc := resize(_ic_cntl#ic_req, 1) & resize(_bypass_ack, 1);
    _ic_cntl#cacheable := resize(_ic_cntl#qual_iu_psr_ice, 1) & resize(_15[0:0], 1);
    _$flatten#ic_cntl#$and$icctl1#v#785$148_Y := resize(_$flatten#ic_cntl#$logic_not$icctl1#v#363$13_Y, 1) & resize(_$flatten#ic_cntl#$logic_not$icctl1#v#785$147_Y, 1);
    _icram_powerdown := resize(_$flatten#ic_cntl#$and$icctl1#v#785$148_Y, 1) & resize(_$flatten#ic_cntl#$logic_not$icctl1#v#785$149_Y, 1);
    _icu_in_powerdown := resize(_ic_cntl#miss_state#miss_state_output[6:6], 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _$flatten#ic_cntl#$logic_not$icctl1#v#335$2_Y := resize(word1((_ic_cntl#valid_diag_c_reg#out = 0ub1_0)), 1);
    _$flatten#ic_cntl#$logic_not$icctl1#v#335$4_Y := resize(word1((_ic_cntl#nc_fill_cyc_flop#out = 0ub1_0)), 1);
    _$flatten#ic_cntl#$logic_not$icctl1#v#335$6_Y := resize(word1((_ic_cntl#fourth_fill_cyc_flop#out = 0ub1_0)), 1);
    _$flatten#ic_cntl#$logic_not$icctl1#v#363$13_Y := resize(word1((_ic_cntl#miss_state#miss_state_output[0:0] = 0ub1_0)), 1);
    _$flatten#ic_cntl#$logic_not$icctl1#v#431$17_Y := resize(word1((_ic_cntl#qual_iu_psr_ice = 0ub1_0)), 1);
    _$flatten#ic_cntl#$logic_not$icctl1#v#466$31_Y := resize(word1((_icu_hit = 0ub1_0)), 1);
    _$flatten#ic_cntl#$logic_not$icctl1#v#467$40_Y := resize(word1((_ic_cntl#ic_drty_reg#out = 0ub1_0)), 1);
    _$flatten#ic_cntl#$logic_not$icctl1#v#481$46_Y := resize(word1((_biu_icu_ack[1:1] = 0ub1_0)), 1);
    _$flatten#ic_cntl#$logic_not$icctl1#v#536$60_Y := resize(word1((_$flatten#ic_cntl#$or$icctl1#v#536$59_Y = 0ub1_0)), 1);
    _22 := resize(word1((_ic_cntl#biu_addr_sel[1:1] = 0ub1_0)), 1);
    _$flatten#ic_cntl#$logic_not$icctl1#v#591$91_Y := resize(word1((_ic_cntl#valid_diag_e = 0ub1_0)), 1);
    _$flatten#ic_cntl#$logic_not$icctl1#v#607$99_Y := resize(word1((_misc_wrd_sel = 0ub1_0)), 1);
    _$flatten#ic_cntl#$logic_not$icctl1#v#620$110_Y := resize(word1((_ic_cntl#qual_iu_flush_e = 0ub1_0)), 1);
    _$flatten#ic_cntl#$logic_not$icctl1#v#643$117_Y := resize(word1((_ic_cntl#reset_reg#out = 0ub1_0)), 1);
    _$flatten#ic_cntl#$logic_not$icctl1#v#785$147_Y := resize(word1((_ic_cntl#normal_ack = 0ub1_0)), 1);
    _$flatten#ic_cntl#$logic_not$icctl1#v#785$149_Y := resize(word1((_ic_cntl#miss_state#valid_diag_window = 0ub1_0)), 1);
    _23 := !resize(_18[0:0], 1);
    _24 := !resize(_iu_brtaken_e, 1);
    _$flatten#ic_cntl#$not$icctl1#v#546$62_Y := !resize(_ic_cntl#reset_reg#out, 1);
    _$flatten#ic_cntl#$not$icctl1#v#548$72_Y := !resize(_ic_cntl#valid_diag_e, 1);
    _$flatten#ic_cntl#$not$icctl1#v#549$74_Y := !resize(_ic_cntl#set_stall_reg#out, 1);
    _$flatten#ic_cntl#$not$icctl1#v#549$75_Y := !resize(_ic_cntl#ibuf_full, 1);
    _$flatten#ic_cntl#$not$icctl1#v#549$81_Y := !resize(_ic_cntl#fourth_fill_cyc_flop#out, 1);
    _ic_cntl#miss_state#valid_diag_window := resize(_ic_cntl#valid_diag_e, 1) | resize(_ic_cntl#valid_diag_c_reg#out, 1);
    _$flatten#ic_cntl#$or$icctl1#v#362$12_Y := resize(_$flatten#ic_cntl#$reduce_or$icctl1#v#362$10_Y, 1) | resize(_$flatten#ic_cntl#$and$icctl1#v#362$11_Y, 1);
    _$flatten#ic_cntl#$or$icctl1#v#434$20_Y := resize(_ic_cntl#qual_iu_flush_e, 1) | resize(_iu_ic_diag_e[3:3], 1);
    _$flatten#ic_cntl#$or$icctl1#v#434$21_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#434$20_Y, 1) | resize(_iu_ic_diag_e[2:2], 1);
    _$flatten#ic_cntl#$or$icctl1#v#434$22_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#434$21_Y, 1) | resize(_iu_ic_diag_e[1:1], 1);
    _ic_cntl#valid_diag_e := resize(_$flatten#ic_cntl#$or$icctl1#v#434$22_Y, 1) | resize(_iu_ic_diag_e[0:0], 1);
    _$flatten#ic_cntl#$or$icctl1#v#466$30_Y := resize(_$flatten#ic_cntl#$logic_not$icctl1#v#431$17_Y, 1) | resize(_iu_psr_bm8, 1);
    _$flatten#ic_cntl#$or$icctl1#v#466$32_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#466$30_Y, 1) | resize(_$flatten#ic_cntl#$logic_not$icctl1#v#466$31_Y, 1);
    _25 := resize(_ic_cntl#miss_state#miss_state_output[4:4], 1) | resize(_ic_cntl#miss_state#miss_state_output[5:5], 1);
    _26 := resize(_ic_cntl#miss_state#miss_state_output[3:3], 1) | resize(_ic_cntl#miss_state#miss_state_output[5:5], 1);
    _latch_biu_addr := resize(_ic_cntl#valid_diag_c_reg#out, 1) | resize(_$flatten#ic_cntl#$logic_not$icctl1#v#363$13_Y, 1);
    _bypass_ack := resize(_ic_cntl#normal_ack, 1) | resize(_biu_icu_ack[1:1], 1);
    _$flatten#ic_cntl#$or$icctl1#v#536$53_Y := resize(_ic_cntl#standby_d1_reg#out, 1) | resize(_ic_cntl#ibuf_full, 1);
    _$flatten#ic_cntl#$or$icctl1#v#536$54_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#536$53_Y, 1) | resize(_ic_cntl#miss_state#valid_diag_window, 1);
    _$flatten#ic_cntl#$or$icctl1#v#536$56_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#536$54_Y, 1) | resize(_$flatten#ic_cntl#$logic_not$icctl1#v#363$13_Y, 1);
    _$flatten#ic_cntl#$or$icctl1#v#536$57_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#536$56_Y, 1) | resize(_ic_cntl#icu_miss, 1);
    _$flatten#ic_cntl#$or$icctl1#v#536$58_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#536$57_Y, 1) | resize(_ic_cntl#set_stall_reg#out, 1);
    _$flatten#ic_cntl#$or$icctl1#v#536$59_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#536$58_Y, 1) | resize(_ic_cntl#fourth_fill_cyc_flop#out, 1);
    _addr_reg_enable := resize(_iu_brtaken_e, 1) | resize(_$flatten#ic_cntl#$logic_not$icctl1#v#536$60_Y, 1);
    _27 := resize(_$flatten#ic_cntl#$not$icctl1#v#546$62_Y, 1) | resize(_$flatten#ic_cntl#$logic_not$icctl1#v#363$13_Y, 1);
    _$flatten#ic_cntl#$or$icctl1#v#548$67_Y := resize(_ic_cntl#set_stall_reg#out, 1) | resize(_ic_cntl#ibuf_full, 1);
    _$flatten#ic_cntl#$or$icctl1#v#548$68_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#548$67_Y, 1) | resize(_ic_cntl#fourth_fill_cyc_flop#out, 1);
    _$flatten#ic_cntl#$or$icctl1#v#548$69_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#548$68_Y, 1) | resize(_ic_cntl#valid_diag_c_reg#out, 1);
    _28 := resize(_ic_cntl#miss_state#miss_state_output[2:2], 1) | resize(_$flatten#ic_cntl#$and$icctl1#v#552$83_Y, 1);
    _ic_cntl#set_stall := resize(_$flatten#ic_cntl#$and$icctl1#v#576$87_Y, 1) | resize(_$flatten#ic_cntl#$and$icctl1#v#577$89_Y, 1);
    _icu_tag_sel := resize(_ic_cntl#normal_ack, 1) | resize(_$flatten#ic_cntl#$and$icctl1#v#591$92_Y, 1);
    _$flatten#ic_cntl#$or$icctl1#v#605$95_Y := resize(_ic_cntl#cache_fill_cyc, 1) | resize(_ic_cntl#diag_st_tag_e, 1);
    _icu_itag_we := resize(_$flatten#ic_cntl#$or$icctl1#v#605$95_Y, 1) | resize(_ic_cntl#qual_iu_flush_e, 1);
    _29 := resize(_$flatten#ic_cntl#$and$icctl1#v#606$98_Y, 1) | resize(_$flatten#ic_cntl#$and$icctl1#v#607$100_Y, 1);
    _$flatten#ic_cntl#$or$icctl1#v#606$97_Y := resize(_ic_cntl#miss_state#miss_state_output[2:2], 1) | resize(_ic_cntl#miss_state#miss_state_output[4:4], 1);
    _30 := resize(_$flatten#ic_cntl#$and$icctl1#v#608$103_Y, 1) | resize(_$flatten#ic_cntl#$and$icctl1#v#609$104_Y, 1);
    _ic_cntl#icu_bypass := resize(_ic_cntl#miss_state#miss_state_output[1:1], 1) | resize(_biu_icu_ack[1:1], 1);
    _$flatten#ic_cntl#$or$icctl1#v#620$109_Y := resize(_$flatten#ic_cntl#$and$icctl1#v#620$107_Y, 1) | resize(_$flatten#ic_cntl#$and$icctl1#v#620$108_Y, 1);
    _$flatten#ic_cntl#$or$icctl1#v#642$113_Y := resize(_$flatten#ic_cntl#$logic_not$icctl1#v#363$13_Y, 1) | resize(_ic_cntl#miss_state#valid_diag_window, 1);
    _$flatten#ic_cntl#$or$icctl1#v#642$114_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#642$113_Y, 1) | resize(_ic_cntl#set_stall_reg#out, 1);
    _$flatten#ic_cntl#$or$icctl1#v#642$115_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#642$114_Y, 1) | resize(_ic_cntl#ibuf_full, 1);
    _$flatten#ic_cntl#$or$icctl1#v#642$116_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#642$115_Y, 1) | resize(_ic_cntl#standby_d1_reg#out, 1);
    _$flatten#ic_cntl#$or$icctl1#v#642$118_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#642$116_Y, 1) | resize(_$flatten#ic_cntl#$logic_not$icctl1#v#643$117_Y, 1);
    _$flatten#ic_cntl#$or$icctl1#v#642$119_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#642$118_Y, 1) | resize(_ic_cntl#fourth_fill_cyc_flop#out, 1);
    _ibuf_ctl#icu_stall := resize(_ic_cntl#icu_miss, 1) | resize(_$flatten#ic_cntl#$or$icctl1#v#642$119_Y, 1);
    _icu_req := resize(_ic_cntl#miss_state#miss_state_output[1:1], 1) | resize(_ic_cntl#miss_state#miss_state_output[2:2], 1);
    _$flatten#ic_cntl#$or$icctl1#v#669$126_Y := resize(_ic_cntl#miss_state#miss_state_output[2:2], 1) | resize(_ic_cntl#miss_state#miss_state_output[3:3], 1);
    _$flatten#ic_cntl#$or$icctl1#v#669$127_Y := resize(_$flatten#ic_cntl#$or$icctl1#v#669$126_Y, 1) | resize(_ic_cntl#miss_state#miss_state_output[4:4], 1);
    _ic_cntl#ic_req := resize(_$flatten#ic_cntl#$or$icctl1#v#669$127_Y, 1) | resize(_ic_cntl#miss_state#miss_state_output[5:5], 1);
    _$flatten#ic_cntl#$reduce_or$icctl1#v#362$10_Y := resize(word1(_iu_ic_diag_e != 0ub4_0), 1);
    _ic_cntl#qual_iu_psr_ice := bool(_ic_cntl#qual_iu_psr_ice_sel) ? _ic_cntl#iu_psr_ice_reg#mj_s_ff_snre_d_0#out : _ic_cntl#qual_iu_psr_ice_reg#out;
    _next_fetch_inc := bool(_iu_psr_bm8) ? 0ub4_0001 : _$flatten#ic_cntl#$ternary$icctl1#v#431$18_Y;
    _$flatten#ic_cntl#$ternary$icctl1#v#431$18_Y := bool(_ic_cntl#qual_iu_psr_ice) ? 0ub4_1000 : 0ub4_0100;
    _$flatten#ic_cntl##miss_state#$and$icctl1#v#835$157_Y := resize(_pcsu_powerdown, 1) & resize(_$flatten#ibuf_ctl##ibuf_ctl_0#$logic_not$icctl1#v#1545$479_Y, 1);
    _$flatten#ic_cntl##miss_state#$and$icctl1#v#835$159_Y := resize(_$flatten#ic_cntl##miss_state#$and$icctl1#v#835$157_Y, 1) & resize(_$flatten#ic_cntl#$logic_not$icctl1#v#785$149_Y, 1);
    _$flatten#ic_cntl##miss_state#$and$icctl1#v#841$163_Y := resize(_ic_cntl#icu_miss, 1) & resize(_$flatten#ic_cntl##miss_state#$logic_not$icctl1#v#841$162_Y, 1);
    _$flatten#ic_cntl##miss_state#$and$icctl1#v#844$164_Y := resize(_ic_cntl#icu_miss, 1) & resize(_ic_cntl#cacheable, 1);
    _$flatten#ic_cntl##miss_state#$logic_not$icctl1#v#841$162_Y := resize(word1((_ic_cntl#cacheable = 0ub1_0)), 1);
    _$flatten#ic_cntl##miss_state#$logic_not$icctl1#v#895$167_Y := resize(word1((_pcsu_powerdown = 0ub1_0)), 1);
    _$flatten#ic_cntl##miss_state#$or$icctl1#v#838$160_Y := resize(_ic_cntl#miss_state#valid_diag_window, 1) | resize(_ic_cntl#ibuf_full, 1);
    _$flatten#ic_cntl##miss_state#$or$icctl1#v#838$161_Y := resize(_$flatten#ic_cntl##miss_state#$or$icctl1#v#838$160_Y, 1) | resize(_iu_brtaken_e, 1);
    _$flatten#ic_cntl##miss_state#$or$icctl1#v#895$168_Y := resize(_$flatten#ic_cntl##miss_state#$logic_not$icctl1#v#895$167_Y, 1) | resize(_iu_brtaken_e, 1);
    _$flatten#ic_cntl##miss_state#$4#miss_state_output#6#0# := bool(_$flatten#ic_cntl##miss_state#$or$icctl1#v#838$161_Y) ? 0ub7_0000000 : _$flatten#ic_cntl##miss_state#$5#miss_state_output#6#0#;
    _$flatten#ic_cntl##miss_state#$3#miss_state_output#6#0# := bool(_$flatten#ic_cntl##miss_state#$and$icctl1#v#835$159_Y) ? 0ub7_1000000 : _$flatten#ic_cntl##miss_state#$4#miss_state_output#6#0#;
    _$flatten#ic_cntl##miss_state#$2#miss_state_output#6#0# := bool(_$procmux$1038_CMP) ? _$flatten#ic_cntl##miss_state#$15#miss_state_output#6#0# : bool(_$auto$opt_reduce#cc#134#opt_pmux$1159) ? _$flatten#ic_cntl##miss_state#$14#miss_state_output#6#0# : bool(_$procmux$1040_CMP) ? _$flatten#ic_cntl##miss_state#$12#miss_state_output#6#0# : bool(_$procmux$1041_CMP) ? _$flatten#ic_cntl##miss_state#$10#miss_state_output#6#0# : bool(_$procmux$1042_CMP) ? _$flatten#ic_cntl##miss_state#$8#miss_state_output#6#0# : bool(_$procmux$1017_CMP) ? _$flatten#ic_cntl##miss_state#$3#miss_state_output#6#0# : 0ub7_0000000;
    _$procmux$1038_CMP := resize(word1(resize(_ic_cntl#miss_state#miss_state_output, 7) = resize(0ub7_1000000, 7)), 1);
    _$procmux$1039_CMP := resize(word1(resize(_ic_cntl#miss_state#miss_state_output, 7) = resize(0ub7_0100000, 7)), 1);
    _$procmux$1040_CMP := resize(word1(resize(_ic_cntl#miss_state#miss_state_output, 7) = resize(0ub7_0010000, 7)), 1);
    _$procmux$1041_CMP := resize(word1(resize(_ic_cntl#miss_state#miss_state_output, 7) = resize(0ub7_0001000, 7)), 1);
    _$procmux$1042_CMP := resize(word1(resize(_ic_cntl#miss_state#miss_state_output, 7) = resize(0ub7_0000100, 7)), 1);
    _$procmux$1043_CMP := resize(word1(resize(_ic_cntl#miss_state#miss_state_output, 7) = resize(0ub7_0000010, 7)), 1);
    _$procmux$1017_CMP := resize(word1(resize(_ic_cntl#miss_state#miss_state_output, 7) = resize(0ub7_0000001, 7)), 1);
    _$flatten#ic_cntl##miss_state#$15#miss_state_output#6#0# := bool(_$flatten#ic_cntl##miss_state#$or$icctl1#v#895$168_Y) ? 0ub7_0000001 : 0ub7_1000000;
    _$flatten#ic_cntl##miss_state#$12#miss_state_output#6#0# := bool(_ic_cntl#normal_ack) ? 0ub7_0100000 : _$flatten#ic_cntl##miss_state#$11#miss_state_output#6#0#;
    _$flatten#ic_cntl##miss_state#$10#miss_state_output#6#0# := bool(_ic_cntl#normal_ack) ? 0ub7_0010000 : _$flatten#ic_cntl##miss_state#$11#miss_state_output#6#0#;
    _$flatten#ic_cntl##miss_state#$11#miss_state_output#6#0# := bool(_biu_icu_ack[1:1]) ? 0ub7_0000001 : _ic_cntl#miss_state#miss_state_output;
    _$flatten#ic_cntl##miss_state#$8#miss_state_output#6#0# := bool(_ic_cntl#normal_ack) ? 0ub7_0001000 : _$flatten#ic_cntl##miss_state#$11#miss_state_output#6#0#;
    _$flatten#ic_cntl##miss_state#$14#miss_state_output#6#0# := bool(_bypass_ack) ? 0ub7_0000001 : 0ub7_0000000;
    _$flatten#ic_cntl##miss_state#$6#miss_state_output#6#0# := bool(_$flatten#ic_cntl##miss_state#$and$icctl1#v#844$164_Y) ? 0ub7_0000100 : 0ub7_0000000;
    _$flatten#ic_cntl##miss_state#$5#miss_state_output#6#0# := bool(_$flatten#ic_cntl##miss_state#$and$icctl1#v#841$163_Y) ? 0ub7_0000010 : _$flatten#ic_cntl##miss_state#$6#miss_state_output#6#0#;
    _icu_ram_we := _29[0:0] :: _30[0:0];
    _fill_word_addr := _25[0:0] :: _26[0:0];
    _next_addr_sel := _27[0:0] :: _19[0:0] :: _20[0:0] :: _21[0:0];
    _ibuf_ctl#ic_dout_sel_ext := _14[0:0] :: _13[0:0] :: _12[0:0] :: _11[0:0];
    _ibuf_ctl#ic_dout_sel := _10[0:0] :: _9[0:0] :: _8[0:0] :: _7[0:0] :: _6[0:0] :: _5[0:0] :: _4[0:0] :: _3[0:0] :: _2[0:0] :: _1[0:0] :: _0[0:0] :: _16[0:0];
    _valid := (_ibuf_ctl#ibuf_ctl_15#valid_flop#out :: _ibuf_ctl#ibuf_ctl_14#valid_flop#out :: _ibuf_ctl#ibuf_ctl_13#valid_flop#out :: _ibuf_ctl#ibuf_ctl_12#valid_flop#out :: _ibuf_ctl#ibuf_ctl_11#valid_flop#out :: _ibuf_ctl#ibuf_ctl_10#valid_flop#out :: _ibuf_ctl#ibuf_ctl_9#valid_flop#out :: _ibuf_ctl#ibuf_ctl_8#valid_flop#out :: _ibuf_ctl#ibuf_ctl_7#valid_flop#out :: _ibuf_ctl#ibuf_ctl_6#valid_flop#out :: _ibuf_ctl#ibuf_ctl_5#valid_flop#out :: _ibuf_ctl#ibuf_ctl_4#valid_flop#out :: _ibuf_ctl#ibuf_ctl_3#valid_flop#out :: _ibuf_ctl#ibuf_ctl_2#valid_flop#out :: _ibuf_ctl#ibuf_ctl_1#valid_flop#out :: _ibuf_ctl#ibuf_ctl_0#valid_flop#out);
    _icu_vld_d := (_ibuf_ctl#ibuf_ctl_6#valid_flop#out :: _ibuf_ctl#ibuf_ctl_5#valid_flop#out :: _ibuf_ctl#ibuf_ctl_4#valid_flop#out :: _ibuf_ctl#ibuf_ctl_3#valid_flop#out :: _ibuf_ctl#ibuf_ctl_2#valid_flop#out :: _ibuf_ctl#ibuf_ctl_1#valid_flop#out :: _ibuf_ctl#ibuf_ctl_0#valid_flop#out);
    _icu_type := 0ub2_00 :: _ic_cntl#miss_state#miss_state_output[1:1] :: 0ub1_0;
    _icu_stall := _ibuf_ctl#icu_stall;
    _icu_size := _15[0:0] :: 0ub1_0;
    _icu_drty_d := (_ibuf_ctl#ibuf_ctl_6#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_5#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_4#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_3#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_2#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_1#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_0#dirty_flop#out);
    _icu_bypass_q := _ic_cntl#icu_bypass_reg#out;
    _icu_addr_sel := _18[0:0] :: _23[0:0];
    _ic_drty := _ic_cntl#ic_drty_reg#out;
    _ic_dout_sel := _10[0:0] :: _9[0:0] :: _8[0:0] :: _7[0:0] :: _6[0:0] :: _5[0:0] :: _4[0:0] :: _3[0:0] :: _2[0:0] :: _1[0:0] :: _0[0:0] :: _16[0:0];
    _ic_data_sel := _bypass_ack;
    _ic_cntl#valid_diag_window_flop#in := _ic_cntl#miss_state#valid_diag_window;
    _ic_cntl#valid_diag_window_flop#clk := _clk;
    _ic_cntl#valid_diag_window := _ic_cntl#miss_state#valid_diag_window;
    _ic_cntl#valid_diag_c_reg#reset_l := _reset_l;
    _ic_cntl#valid_diag_c_reg#in := _ic_cntl#valid_diag_e;
    _ic_cntl#valid_diag_c_reg#clk := _clk;
    _ic_cntl#valid_diag_c := _ic_cntl#valid_diag_c_reg#out;
    _ic_cntl#standby_d1_reg#in := _icu_in_powerdown;
    _ic_cntl#standby_d1_reg#clk := _clk;
    _ic_cntl#standby_d1 := _ic_cntl#standby_d1_reg#out;
    _ic_cntl#stall_valid := _ic_cntl#set_stall_reg#out;
    _ic_cntl#set_stall_reg#reset_l := _reset_l;
    _ic_cntl#set_stall_reg#in := _ic_cntl#set_stall;
    _ic_cntl#set_stall_reg#clk := _clk;
    _ic_cntl#reset_reg#in := _reset_l;
    _ic_cntl#reset_reg#clk := _clk;
    _ic_cntl#reset_l := _reset_l;
    _ic_cntl#reset_d1_l := _ic_cntl#reset_reg#out;
    _ic_cntl#qual_iu_psr_ice_reg#reset_l := _reset_l;
    _ic_cntl#qual_iu_psr_ice_reg#in := _ic_cntl#qual_iu_psr_ice;
    _ic_cntl#qual_iu_psr_ice_reg#clk := _clk;
    _ic_cntl#qual_iu_psr_ice_q := _ic_cntl#qual_iu_psr_ice_reg#out;
    _ic_cntl#pcsu_powerdown := _pcsu_powerdown;
    _ic_cntl#next_fetch_inc := _next_fetch_inc;
    _ic_cntl#next_addr_sel := _27[0:0] :: _19[0:0] :: _20[0:0] :: _21[0:0];
    _ic_cntl#new_psr_ice := _ic_cntl#iu_psr_ice_reg#mj_s_ff_snre_d_0#out;
    _ic_cntl#nc_req := _ic_cntl#miss_state#miss_state_output[1:1];
    _ic_cntl#nc_fill_cyc_flop#reset_l := _reset_l;
    _ic_cntl#nc_fill_cyc_flop#clk := _clk;
    _ic_cntl#nc_fill_cyc_d1 := _ic_cntl#nc_fill_cyc_flop#out;
    _ic_cntl#miss_state#reset_l := _reset_l;
    _ic_cntl#miss_state#pcsu_powerdown := _pcsu_powerdown;
    _ic_cntl#miss_state#normal_ack := _ic_cntl#normal_ack;
    _ic_cntl#miss_state#jmp_e := _iu_brtaken_e;
    _ic_cntl#miss_state#icu_miss := _ic_cntl#icu_miss;
    _ic_cntl#miss_state#ibuf_full := _ic_cntl#ibuf_full;
    _ic_cntl#miss_state#error_ack := _biu_icu_ack[1:1];
    _ic_cntl#miss_state#cacheable := _ic_cntl#cacheable;
    _ic_cntl#misc_wrd_sel := _misc_wrd_sel;
    _ic_cntl#latch_biu_addr := _latch_biu_addr;
    _ic_cntl#jmp_e := _iu_brtaken_e;
    _ic_cntl#iu_psr_ice_reg#reset_l := _reset_l;
    _ic_cntl#iu_psr_ice_reg#out := _ic_cntl#iu_psr_ice_reg#mj_s_ff_snre_d_0#out;
    _ic_cntl#iu_psr_ice_reg#mj_s_ff_snre_d_0#reset_l := _reset_l;
    _ic_cntl#iu_psr_ice_reg#mj_s_ff_snre_d_0#lenable := _ic_cntl#miss_state#miss_state_output[0:0];
    _ic_cntl#iu_psr_ice_reg#mj_s_ff_snre_d_0#in := _iu_psr_ice;
    _ic_cntl#iu_psr_ice_reg#mj_s_ff_snre_d_0#clk := _clk;
    _ic_cntl#iu_psr_ice_reg#enable := _ic_cntl#miss_state#miss_state_output[0:0];
    _ic_cntl#iu_psr_ice_reg#din := _iu_psr_ice;
    _ic_cntl#iu_psr_ice_reg#clk := _clk;
    _ic_cntl#iu_psr_ice := _iu_psr_ice;
    _ic_cntl#iu_psr_bm8 := _iu_psr_bm8;
    _ic_cntl#iu_ic_diag_e := _iu_ic_diag_e;
    _ic_cntl#iu_flush_e := _iu_flush_e;
    _ic_cntl#iu_data_e_0 := _iu_data_e_0;
    _ic_cntl#iu_brtaken_e := _iu_brtaken_e;
    _ic_cntl#icu_type := 0ub2_00 :: _ic_cntl#miss_state#miss_state_output[1:1] :: 0ub1_0;
    _ic_cntl#icu_tag_vld := _icu_tag_vld;
    _ic_cntl#icu_tag_sel := _icu_tag_sel;
    _ic_cntl#icu_stall := _ibuf_ctl#icu_stall;
    _ic_cntl#icu_size := _15[0:0] :: 0ub1_0;
    _ic_cntl#icu_req := _icu_req;
    _ic_cntl#icu_ram_we := _29[0:0] :: _30[0:0];
    _ic_cntl#icu_itag_we := _icu_itag_we;
    _ic_cntl#icu_in_powerdown := _icu_in_powerdown;
    _ic_cntl#icu_hold := _icu_hold;
    _ic_cntl#icu_hit := _icu_hit;
    _ic_cntl#icu_bypass_reg#in := _ic_cntl#icu_bypass;
    _ic_cntl#icu_bypass_reg#clk := _clk;
    _ic_cntl#icu_bypass_q := _ic_cntl#icu_bypass_reg#out;
    _ic_cntl#icu_addr_sel := _18[0:0] :: _23[0:0];
    _ic_cntl#icram_powerdown := _icram_powerdown;
    _ic_cntl#ice_line_align := _ice_line_align;
    _ic_cntl#ic_miss_state := _ic_cntl#miss_state#miss_state_output;
    _ic_cntl#ic_idle_d1_reg#in := _ic_cntl#miss_state#miss_state_output[0:0];
    _ic_cntl#ic_idle_d1_reg#clk := _clk;
    _ic_cntl#ic_idle := _ic_cntl#miss_state#miss_state_output[0:0];
    _ic_cntl#ic_drty_reg#in := _biu_icu_ack[1:1];
    _ic_cntl#ic_drty_reg#clk := _clk;
    _ic_cntl#ic_drty := _ic_cntl#ic_drty_reg#out;
    _ic_cntl#ic_data_sel := _bypass_ack;
    _ic_cntl#fourth_fill_cyc_flop#reset_l := _reset_l;
    _ic_cntl#fourth_fill_cyc_flop#clk := _clk;
    _ic_cntl#fourth_fill_cyc_d1 := _ic_cntl#fourth_fill_cyc_flop#out;
    _ic_cntl#fill_word_addr := _25[0:0] :: _26[0:0];
    _ic_cntl#error_ack := _biu_icu_ack[1:1];
    _ic_cntl#diag_ld_cache_e := _ic_cntl#diag_ld_cache_c_reg#in;
    _ic_cntl#diag_ld_cache_c_reg#reset_l := _reset_l;
    _ic_cntl#diag_ld_cache_c_reg#clk := _clk;
    _ic_cntl#diag_ld_cache_c := _ic_cntl#diag_ld_cache_c_reg#out;
    _ic_cntl#diag_ld_c_reg#reset_l := _reset_l;
    _ic_cntl#diag_ld_c_reg#clk := _clk;
    _ic_cntl#clk := _clk;
    _ic_cntl#bypass_ack := _bypass_ack;
    _ic_cntl#biu_icu_ack := _biu_icu_ack;
    _ic_cntl#biu_addr_sel := _28[0:0] :: _22[0:0];
    _ic_cntl#addr_reg_sel := _iu_brtaken_e :: _24[0:0];
    _ic_cntl#addr_reg_enable := _addr_reg_enable;
    _ibuf_pc_sel := _ibuf_ctl#squash_vld_reg#mj_s_ff_snr_d_0#out :: _17[0:0];
    _ibuf_full := _ic_cntl#ibuf_full;
    _ibuf_ctl#valid := (_ibuf_ctl#ibuf_ctl_15#valid_flop#out :: _ibuf_ctl#ibuf_ctl_14#valid_flop#out :: _ibuf_ctl#ibuf_ctl_13#valid_flop#out :: _ibuf_ctl#ibuf_ctl_12#valid_flop#out :: _ibuf_ctl#ibuf_ctl_11#valid_flop#out :: _ibuf_ctl#ibuf_ctl_10#valid_flop#out :: _ibuf_ctl#ibuf_ctl_9#valid_flop#out :: _ibuf_ctl#ibuf_ctl_8#valid_flop#out :: _ibuf_ctl#ibuf_ctl_7#valid_flop#out :: _ibuf_ctl#ibuf_ctl_6#valid_flop#out :: _ibuf_ctl#ibuf_ctl_5#valid_flop#out :: _ibuf_ctl#ibuf_ctl_4#valid_flop#out :: _ibuf_ctl#ibuf_ctl_3#valid_flop#out :: _ibuf_ctl#ibuf_ctl_2#valid_flop#out :: _ibuf_ctl#ibuf_ctl_1#valid_flop#out :: _ibuf_ctl#ibuf_ctl_0#valid_flop#out);
    _ibuf_ctl#squash_vld_reg#reset_l := _reset_l;
    _ibuf_ctl#squash_vld_reg#out := _ibuf_ctl#squash_vld_reg#mj_s_ff_snr_d_0#out;
    _ibuf_ctl#squash_vld_reg#mj_s_ff_snr_d_0#reset_l := _reset_l;
    _ibuf_ctl#squash_vld_reg#mj_s_ff_snr_d_0#in := _iu_brtaken_e;
    _ibuf_ctl#squash_vld_reg#mj_s_ff_snr_d_0#clk := _clk;
    _ibuf_ctl#squash_vld_reg#din := _iu_brtaken_e;
    _ibuf_ctl#squash_vld_reg#clk := _clk;
    _ibuf_ctl#squash_vld := _ibuf_ctl#squash_vld_reg#mj_s_ff_snr_d_0#out;
    _ibuf_ctl#reset_l := _reset_l;
    _ibuf_ctl#new_valid := (_ibuf_ctl#ibuf_ctl_15#new_valid :: _ibuf_ctl#ibuf_ctl_14#new_valid :: _ibuf_ctl#ibuf_ctl_13#new_valid :: _ibuf_ctl#ibuf_ctl_12#new_valid :: _ibuf_ctl#ibuf_ctl_11#new_valid :: _ibuf_ctl#ibuf_ctl_10#new_valid :: _ibuf_ctl#ibuf_ctl_9#new_valid :: _ibuf_ctl#ibuf_ctl_8#new_valid :: _ibuf_ctl#ibuf_ctl_7#new_valid :: _ibuf_ctl#ibuf_ctl_6#new_valid :: _ibuf_ctl#ibuf_ctl_5#new_valid :: _ibuf_ctl#ibuf_ctl_4#new_valid :: _ibuf_ctl#ibuf_ctl_3#new_valid :: _ibuf_ctl#ibuf_ctl_2#new_valid :: _ibuf_ctl#ibuf_ctl_1#new_valid) :: 0ub1_1;
    _ibuf_ctl#new_dirty := (_ibuf_ctl#ibuf_ctl_15#new_dirty :: _ibuf_ctl#ibuf_ctl_14#new_dirty :: _ibuf_ctl#ibuf_ctl_13#new_dirty :: _ibuf_ctl#ibuf_ctl_12#new_dirty :: _ibuf_ctl#ibuf_ctl_11#new_dirty :: _ibuf_ctl#ibuf_ctl_10#new_dirty :: _ibuf_ctl#ibuf_ctl_9#new_dirty :: _ibuf_ctl#ibuf_ctl_8#new_dirty :: _ibuf_ctl#ibuf_ctl_7#new_dirty :: _ibuf_ctl#ibuf_ctl_6#new_dirty :: _ibuf_ctl#ibuf_ctl_5#new_dirty :: _ibuf_ctl#ibuf_ctl_4#new_dirty :: _ibuf_ctl#ibuf_ctl_3#new_dirty :: _ibuf_ctl#ibuf_ctl_2#new_dirty :: _ibuf_ctl#ibuf_ctl_1#new_dirty :: _ibuf_ctl#ibuf_ctl_0#new_dirty);
    _ibuf_ctl#jmp_e := _iu_brtaken_e;
    _ibuf_ctl#iu_shift_e_reg#reset_l := _reset_l;
    _ibuf_ctl#iu_shift_e_reg#out := (_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_7#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_6#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_5#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_4#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_3#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_2#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_1#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_0#out);
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_7#reset_l := _reset_l;
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_7#in := _iu_shift_d[7:7];
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_7#clk := _clk;
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_6#reset_l := _reset_l;
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_6#in := _iu_shift_d[6:6];
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_6#clk := _clk;
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_5#reset_l := _reset_l;
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_5#in := _iu_shift_d[5:5];
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_5#clk := _clk;
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_4#reset_l := _reset_l;
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_4#in := _iu_shift_d[4:4];
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_4#clk := _clk;
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_3#reset_l := _reset_l;
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_3#in := _iu_shift_d[3:3];
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_3#clk := _clk;
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_2#reset_l := _reset_l;
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_2#in := _iu_shift_d[2:2];
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_2#clk := _clk;
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_1#reset_l := _reset_l;
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_1#in := _iu_shift_d[1:1];
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_1#clk := _clk;
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_0#reset_l := _reset_l;
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_0#in := _iu_shift_d[0:0];
    _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_0#clk := _clk;
    _ibuf_ctl#iu_shift_e_reg#din := _iu_shift_d;
    _ibuf_ctl#iu_shift_e_reg#clk := _clk;
    _ibuf_ctl#iu_shift_e := (_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_7#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_6#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_5#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_4#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_3#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_2#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_1#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_0#out);
    _ibuf_ctl#iu_shift_d := _iu_shift_d;
    _ibuf_ctl#iu_psr_bm8 := _iu_psr_bm8;
    _ibuf_ctl#icu_vld_d := (_ibuf_ctl#ibuf_ctl_6#valid_flop#out :: _ibuf_ctl#ibuf_ctl_5#valid_flop#out :: _ibuf_ctl#ibuf_ctl_4#valid_flop#out :: _ibuf_ctl#ibuf_ctl_3#valid_flop#out :: _ibuf_ctl#ibuf_ctl_2#valid_flop#out :: _ibuf_ctl#ibuf_ctl_1#valid_flop#out :: _ibuf_ctl#ibuf_ctl_0#valid_flop#out);
    _ibuf_ctl#icu_drty_d := (_ibuf_ctl#ibuf_ctl_6#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_5#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_4#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_3#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_2#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_1#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_0#dirty_flop#out);
    _ibuf_ctl#icu_bypass_q := _ic_cntl#icu_bypass_reg#out;
    _ibuf_ctl#icu_addr_2_0 := _icu_addr_2_0;
    _ibuf_ctl#ic_fill_sel := (_ibuf_ctl#ibuf_ctl_15#valid_flop#out :: _ibuf_ctl#ibuf_ctl_14#valid_flop#out :: _ibuf_ctl#ibuf_ctl_13#valid_flop#out :: _ibuf_ctl#ibuf_ctl_12#valid_flop#out :: _ibuf_ctl#ibuf_ctl_11#valid_flop#out :: _ibuf_ctl#ibuf_ctl_10#valid_flop#out :: _ibuf_ctl#ibuf_ctl_9#valid_flop#out :: _ibuf_ctl#ibuf_ctl_8#valid_flop#out :: _ibuf_ctl#ibuf_ctl_7#valid_flop#out :: _ibuf_ctl#ibuf_ctl_6#valid_flop#out :: _ibuf_ctl#ibuf_ctl_5#valid_flop#out :: _ibuf_ctl#ibuf_ctl_4#valid_flop#out :: _ibuf_ctl#ibuf_ctl_3#valid_flop#out :: _ibuf_ctl#ibuf_ctl_2#valid_flop#out :: _ibuf_ctl#ibuf_ctl_1#valid_flop#out :: _ibuf_ctl#ibuf_ctl_0#valid_flop#out);
    _ibuf_ctl#ic_drty := _ic_cntl#ic_drty_reg#out;
    _ibuf_ctl#ibuf_pc_sel := _ibuf_ctl#squash_vld_reg#mj_s_ff_snr_d_0#out :: _17[0:0];
    _ibuf_ctl#ibuf_full := _ic_cntl#ibuf_full;
    _ibuf_ctl#ibuf_enable := _ibuf_enable;
    _ibuf_ctl#ibuf_en := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_9#valid_out := _ibuf_ctl#ibuf_ctl_9#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_9#valid_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_9#valid_mux#out := _ibuf_ctl#ibuf_ctl_9#valid_in;
    _ibuf_ctl#ibuf_ctl_9#valid_mux#in7 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_9#valid_mux#in6 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in5;
    _ibuf_ctl#ibuf_ctl_9#valid_mux#in5 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in4;
    _ibuf_ctl#ibuf_ctl_9#valid_mux#in4 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in3;
    _ibuf_ctl#ibuf_ctl_9#valid_mux#in3 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in2;
    _ibuf_ctl#ibuf_ctl_9#valid_mux#in2 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in1;
    _ibuf_ctl#ibuf_ctl_9#valid_mux#in1 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in0;
    _ibuf_ctl#ibuf_ctl_9#valid_mux#in0 := _ibuf_ctl#ibuf_ctl_2#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_9#valid_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_9#valid_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_9#valid_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_9#valid_bits := 0ub1_0 :: (_ibuf_ctl#ibuf_ctl_10#valid_mux#in5 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in4 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in3 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in2 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in1 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in0);
    _ibuf_ctl#ibuf_ctl_9#shft_dsel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_9#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_9#jmp_e := _iu_brtaken_e;
    _ibuf_ctl#ibuf_ctl_9#icu_stall := _ibuf_ctl#icu_stall;
    _ibuf_ctl#ibuf_ctl_9#ibuf_en := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_9#fill_sel := _ibuf_ctl#ibuf_ctl_9#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_9#dirty_out := _ibuf_ctl#ibuf_ctl_9#dirty_flop#out;
    _ibuf_ctl#ibuf_ctl_9#dirty_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_9#dirty_mux#out := _ibuf_ctl#ibuf_ctl_9#dirty_in;
    _ibuf_ctl#ibuf_ctl_9#dirty_mux#in7 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_9#dirty_mux#in6 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in5;
    _ibuf_ctl#ibuf_ctl_9#dirty_mux#in5 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4;
    _ibuf_ctl#ibuf_ctl_9#dirty_mux#in4 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3;
    _ibuf_ctl#ibuf_ctl_9#dirty_mux#in3 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2;
    _ibuf_ctl#ibuf_ctl_9#dirty_mux#in2 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1;
    _ibuf_ctl#ibuf_ctl_9#dirty_mux#in1 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0;
    _ibuf_ctl#ibuf_ctl_9#dirty_mux#in0 := _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_9#dirty_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_9#dirty_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_9#dirty_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_9#dirty_bits := 0ub1_0 :: (_ibuf_ctl#ibuf_ctl_10#dirty_mux#in5 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0);
    _ibuf_ctl#ibuf_ctl_9#clk := _clk;
    _ibuf_ctl#ibuf_ctl_9#buf_ic_valid := _ibuf_ctl#ibuf_ctl_2#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_9#buf_ic_drty := _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_8#valid_out := _ibuf_ctl#ibuf_ctl_8#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_8#valid_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_8#valid_mux#out := _ibuf_ctl#ibuf_ctl_8#valid_in;
    _ibuf_ctl#ibuf_ctl_8#valid_mux#in7 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in5;
    _ibuf_ctl#ibuf_ctl_8#valid_mux#in6 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in4;
    _ibuf_ctl#ibuf_ctl_8#valid_mux#in5 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in3;
    _ibuf_ctl#ibuf_ctl_8#valid_mux#in4 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in2;
    _ibuf_ctl#ibuf_ctl_8#valid_mux#in3 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in1;
    _ibuf_ctl#ibuf_ctl_8#valid_mux#in2 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in0;
    _ibuf_ctl#ibuf_ctl_8#valid_mux#in1 := _ibuf_ctl#ibuf_ctl_2#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_8#valid_mux#in0 := _ibuf_ctl#ibuf_ctl_1#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_8#valid_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_8#valid_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_8#valid_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_8#valid_bits := (_ibuf_ctl#ibuf_ctl_10#valid_mux#in5 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in4 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in3 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in2 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in1 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in0 :: _ibuf_ctl#ibuf_ctl_2#valid_mux#in7);
    _ibuf_ctl#ibuf_ctl_8#shft_dsel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_8#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_8#jmp_e := _iu_brtaken_e;
    _ibuf_ctl#ibuf_ctl_8#icu_stall := _ibuf_ctl#icu_stall;
    _ibuf_ctl#ibuf_ctl_8#ibuf_en := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_8#fill_sel := _ibuf_ctl#ibuf_ctl_8#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_8#dirty_out := _ibuf_ctl#ibuf_ctl_8#dirty_flop#out;
    _ibuf_ctl#ibuf_ctl_8#dirty_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_8#dirty_mux#out := _ibuf_ctl#ibuf_ctl_8#dirty_in;
    _ibuf_ctl#ibuf_ctl_8#dirty_mux#in7 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in5;
    _ibuf_ctl#ibuf_ctl_8#dirty_mux#in6 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4;
    _ibuf_ctl#ibuf_ctl_8#dirty_mux#in5 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3;
    _ibuf_ctl#ibuf_ctl_8#dirty_mux#in4 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2;
    _ibuf_ctl#ibuf_ctl_8#dirty_mux#in3 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1;
    _ibuf_ctl#ibuf_ctl_8#dirty_mux#in2 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0;
    _ibuf_ctl#ibuf_ctl_8#dirty_mux#in1 := _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_8#dirty_mux#in0 := _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_8#dirty_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_8#dirty_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_8#dirty_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_8#dirty_bits := (_ibuf_ctl#ibuf_ctl_10#dirty_mux#in5 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0 :: _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7);
    _ibuf_ctl#ibuf_ctl_8#clk := _clk;
    _ibuf_ctl#ibuf_ctl_8#buf_ic_valid := _ibuf_ctl#ibuf_ctl_1#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_8#buf_ic_drty := _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_7#valid_out := _ibuf_ctl#ibuf_ctl_7#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_7#valid_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_7#valid_mux#out := _ibuf_ctl#ibuf_ctl_7#valid_in;
    _ibuf_ctl#ibuf_ctl_7#valid_mux#in7 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in4;
    _ibuf_ctl#ibuf_ctl_7#valid_mux#in6 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in3;
    _ibuf_ctl#ibuf_ctl_7#valid_mux#in5 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in2;
    _ibuf_ctl#ibuf_ctl_7#valid_mux#in4 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in1;
    _ibuf_ctl#ibuf_ctl_7#valid_mux#in3 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in0;
    _ibuf_ctl#ibuf_ctl_7#valid_mux#in2 := _ibuf_ctl#ibuf_ctl_2#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_7#valid_mux#in1 := _ibuf_ctl#ibuf_ctl_1#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_7#valid_mux#in0 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_7#valid_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_7#valid_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_7#valid_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_7#valid_bits := (_ibuf_ctl#ibuf_ctl_10#valid_mux#in4 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in3 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in2 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in1 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in0 :: _ibuf_ctl#ibuf_ctl_2#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_1#valid_mux#in7);
    _ibuf_ctl#ibuf_ctl_7#shft_dsel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_7#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_7#jmp_e := _iu_brtaken_e;
    _ibuf_ctl#ibuf_ctl_7#icu_stall := _ibuf_ctl#icu_stall;
    _ibuf_ctl#ibuf_ctl_7#ibuf_en := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_7#fill_sel := _ibuf_ctl#ibuf_ctl_7#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_7#dirty_out := _ibuf_ctl#ibuf_ctl_7#dirty_flop#out;
    _ibuf_ctl#ibuf_ctl_7#dirty_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_7#dirty_mux#out := _ibuf_ctl#ibuf_ctl_7#dirty_in;
    _ibuf_ctl#ibuf_ctl_7#dirty_mux#in7 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4;
    _ibuf_ctl#ibuf_ctl_7#dirty_mux#in6 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3;
    _ibuf_ctl#ibuf_ctl_7#dirty_mux#in5 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2;
    _ibuf_ctl#ibuf_ctl_7#dirty_mux#in4 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1;
    _ibuf_ctl#ibuf_ctl_7#dirty_mux#in3 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0;
    _ibuf_ctl#ibuf_ctl_7#dirty_mux#in2 := _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_7#dirty_mux#in1 := _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_7#dirty_mux#in0 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_7#dirty_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_7#dirty_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_7#dirty_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_7#dirty_bits := (_ibuf_ctl#ibuf_ctl_10#dirty_mux#in4 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0 :: _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7);
    _ibuf_ctl#ibuf_ctl_7#clk := _clk;
    _ibuf_ctl#ibuf_ctl_7#buf_ic_valid := _ibuf_ctl#ibuf_ctl_0#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_7#buf_ic_drty := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_6#valid_out := _ibuf_ctl#ibuf_ctl_6#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_6#valid_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_6#valid_mux#out := _ibuf_ctl#ibuf_ctl_6#valid_in;
    _ibuf_ctl#ibuf_ctl_6#valid_mux#in7 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in3;
    _ibuf_ctl#ibuf_ctl_6#valid_mux#in6 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in2;
    _ibuf_ctl#ibuf_ctl_6#valid_mux#in5 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in1;
    _ibuf_ctl#ibuf_ctl_6#valid_mux#in4 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in0;
    _ibuf_ctl#ibuf_ctl_6#valid_mux#in3 := _ibuf_ctl#ibuf_ctl_2#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_6#valid_mux#in2 := _ibuf_ctl#ibuf_ctl_1#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_6#valid_mux#in1 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_6#valid_mux#in0 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in6;
    _ibuf_ctl#ibuf_ctl_6#valid_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_6#valid_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_6#valid_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_6#valid_bits := (_ibuf_ctl#ibuf_ctl_10#valid_mux#in3 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in2 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in1 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in0 :: _ibuf_ctl#ibuf_ctl_2#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_1#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in7);
    _ibuf_ctl#ibuf_ctl_6#shft_dsel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_6#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_6#jmp_e := _iu_brtaken_e;
    _ibuf_ctl#ibuf_ctl_6#icu_stall := _ibuf_ctl#icu_stall;
    _ibuf_ctl#ibuf_ctl_6#ibuf_en := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_6#fill_sel := _ibuf_ctl#ibuf_ctl_6#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_6#dirty_out := _ibuf_ctl#ibuf_ctl_6#dirty_flop#out;
    _ibuf_ctl#ibuf_ctl_6#dirty_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_6#dirty_mux#out := _ibuf_ctl#ibuf_ctl_6#dirty_in;
    _ibuf_ctl#ibuf_ctl_6#dirty_mux#in7 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3;
    _ibuf_ctl#ibuf_ctl_6#dirty_mux#in6 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2;
    _ibuf_ctl#ibuf_ctl_6#dirty_mux#in5 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1;
    _ibuf_ctl#ibuf_ctl_6#dirty_mux#in4 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0;
    _ibuf_ctl#ibuf_ctl_6#dirty_mux#in3 := _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_6#dirty_mux#in2 := _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_6#dirty_mux#in1 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_6#dirty_mux#in0 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6;
    _ibuf_ctl#ibuf_ctl_6#dirty_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_6#dirty_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_6#dirty_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_6#dirty_bits := (_ibuf_ctl#ibuf_ctl_10#dirty_mux#in3 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0 :: _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7);
    _ibuf_ctl#ibuf_ctl_6#clk := _clk;
    _ibuf_ctl#ibuf_ctl_6#buf_ic_valid := _ibuf_ctl#ibuf_ctl_0#valid_mux#in6;
    _ibuf_ctl#ibuf_ctl_6#buf_ic_drty := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6;
    _ibuf_ctl#ibuf_ctl_5#valid_out := _ibuf_ctl#ibuf_ctl_5#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_5#valid_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_5#valid_mux#out := _ibuf_ctl#ibuf_ctl_5#valid_in;
    _ibuf_ctl#ibuf_ctl_5#valid_mux#in7 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in2;
    _ibuf_ctl#ibuf_ctl_5#valid_mux#in6 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in1;
    _ibuf_ctl#ibuf_ctl_5#valid_mux#in5 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in0;
    _ibuf_ctl#ibuf_ctl_5#valid_mux#in4 := _ibuf_ctl#ibuf_ctl_2#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_5#valid_mux#in3 := _ibuf_ctl#ibuf_ctl_1#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_5#valid_mux#in2 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_5#valid_mux#in1 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in6;
    _ibuf_ctl#ibuf_ctl_5#valid_mux#in0 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in5;
    _ibuf_ctl#ibuf_ctl_5#valid_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_5#valid_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_5#valid_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_5#valid_bits := (_ibuf_ctl#ibuf_ctl_10#valid_mux#in2 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in1 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in0 :: _ibuf_ctl#ibuf_ctl_2#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_1#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in6);
    _ibuf_ctl#ibuf_ctl_5#shft_dsel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_5#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_5#jmp_e := _iu_brtaken_e;
    _ibuf_ctl#ibuf_ctl_5#icu_stall := _ibuf_ctl#icu_stall;
    _ibuf_ctl#ibuf_ctl_5#ibuf_en := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_5#fill_sel := _ibuf_ctl#ibuf_ctl_5#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_5#dirty_out := _ibuf_ctl#ibuf_ctl_5#dirty_flop#out;
    _ibuf_ctl#ibuf_ctl_5#dirty_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_5#dirty_mux#out := _ibuf_ctl#ibuf_ctl_5#dirty_in;
    _ibuf_ctl#ibuf_ctl_5#dirty_mux#in7 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2;
    _ibuf_ctl#ibuf_ctl_5#dirty_mux#in6 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1;
    _ibuf_ctl#ibuf_ctl_5#dirty_mux#in5 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0;
    _ibuf_ctl#ibuf_ctl_5#dirty_mux#in4 := _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_5#dirty_mux#in3 := _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_5#dirty_mux#in2 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_5#dirty_mux#in1 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6;
    _ibuf_ctl#ibuf_ctl_5#dirty_mux#in0 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5;
    _ibuf_ctl#ibuf_ctl_5#dirty_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_5#dirty_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_5#dirty_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_5#dirty_bits := (_ibuf_ctl#ibuf_ctl_10#dirty_mux#in2 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0 :: _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6);
    _ibuf_ctl#ibuf_ctl_5#clk := _clk;
    _ibuf_ctl#ibuf_ctl_5#buf_ic_valid := _ibuf_ctl#ibuf_ctl_0#valid_mux#in5;
    _ibuf_ctl#ibuf_ctl_5#buf_ic_drty := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5;
    _ibuf_ctl#ibuf_ctl_4#valid_out := _ibuf_ctl#ibuf_ctl_4#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_4#valid_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_4#valid_mux#out := _ibuf_ctl#ibuf_ctl_4#valid_in;
    _ibuf_ctl#ibuf_ctl_4#valid_mux#in7 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in1;
    _ibuf_ctl#ibuf_ctl_4#valid_mux#in6 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in0;
    _ibuf_ctl#ibuf_ctl_4#valid_mux#in5 := _ibuf_ctl#ibuf_ctl_2#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_4#valid_mux#in4 := _ibuf_ctl#ibuf_ctl_1#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_4#valid_mux#in3 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_4#valid_mux#in2 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in6;
    _ibuf_ctl#ibuf_ctl_4#valid_mux#in1 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in5;
    _ibuf_ctl#ibuf_ctl_4#valid_mux#in0 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in4;
    _ibuf_ctl#ibuf_ctl_4#valid_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_4#valid_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_4#valid_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_4#valid_bits := (_ibuf_ctl#ibuf_ctl_10#valid_mux#in1 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in0 :: _ibuf_ctl#ibuf_ctl_2#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_1#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in6 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in5);
    _ibuf_ctl#ibuf_ctl_4#shft_dsel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_4#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_4#jmp_e := _iu_brtaken_e;
    _ibuf_ctl#ibuf_ctl_4#icu_stall := _ibuf_ctl#icu_stall;
    _ibuf_ctl#ibuf_ctl_4#ibuf_en := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_4#fill_sel := _ibuf_ctl#ibuf_ctl_4#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_4#dirty_out := _ibuf_ctl#ibuf_ctl_4#dirty_flop#out;
    _ibuf_ctl#ibuf_ctl_4#dirty_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_4#dirty_mux#out := _ibuf_ctl#ibuf_ctl_4#dirty_in;
    _ibuf_ctl#ibuf_ctl_4#dirty_mux#in7 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1;
    _ibuf_ctl#ibuf_ctl_4#dirty_mux#in6 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0;
    _ibuf_ctl#ibuf_ctl_4#dirty_mux#in5 := _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_4#dirty_mux#in4 := _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_4#dirty_mux#in3 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_4#dirty_mux#in2 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6;
    _ibuf_ctl#ibuf_ctl_4#dirty_mux#in1 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5;
    _ibuf_ctl#ibuf_ctl_4#dirty_mux#in0 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in4;
    _ibuf_ctl#ibuf_ctl_4#dirty_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_4#dirty_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_4#dirty_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_4#dirty_bits := (_ibuf_ctl#ibuf_ctl_10#dirty_mux#in1 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0 :: _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5);
    _ibuf_ctl#ibuf_ctl_4#clk := _clk;
    _ibuf_ctl#ibuf_ctl_4#buf_ic_valid := _ibuf_ctl#ibuf_ctl_0#valid_mux#in4;
    _ibuf_ctl#ibuf_ctl_4#buf_ic_drty := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in4;
    _ibuf_ctl#ibuf_ctl_3#valid_out := _ibuf_ctl#ibuf_ctl_3#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_3#valid_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_3#valid_mux#out := _ibuf_ctl#ibuf_ctl_3#valid_in;
    _ibuf_ctl#ibuf_ctl_3#valid_mux#in7 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in0;
    _ibuf_ctl#ibuf_ctl_3#valid_mux#in6 := _ibuf_ctl#ibuf_ctl_2#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_3#valid_mux#in5 := _ibuf_ctl#ibuf_ctl_1#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_3#valid_mux#in4 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_3#valid_mux#in3 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in6;
    _ibuf_ctl#ibuf_ctl_3#valid_mux#in2 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in5;
    _ibuf_ctl#ibuf_ctl_3#valid_mux#in1 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in4;
    _ibuf_ctl#ibuf_ctl_3#valid_mux#in0 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in3;
    _ibuf_ctl#ibuf_ctl_3#valid_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_3#valid_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_3#valid_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_3#valid_bits := (_ibuf_ctl#ibuf_ctl_10#valid_mux#in0 :: _ibuf_ctl#ibuf_ctl_2#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_1#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in6 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in5 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in4);
    _ibuf_ctl#ibuf_ctl_3#shft_dsel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_3#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_3#jmp_e := _iu_brtaken_e;
    _ibuf_ctl#ibuf_ctl_3#icu_stall := _ibuf_ctl#icu_stall;
    _ibuf_ctl#ibuf_ctl_3#ibuf_en := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_3#fill_sel := _ibuf_ctl#ibuf_ctl_3#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_3#dirty_out := _ibuf_ctl#ibuf_ctl_3#dirty_flop#out;
    _ibuf_ctl#ibuf_ctl_3#dirty_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_3#dirty_mux#out := _ibuf_ctl#ibuf_ctl_3#dirty_in;
    _ibuf_ctl#ibuf_ctl_3#dirty_mux#in7 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0;
    _ibuf_ctl#ibuf_ctl_3#dirty_mux#in6 := _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_3#dirty_mux#in5 := _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_3#dirty_mux#in4 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_3#dirty_mux#in3 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6;
    _ibuf_ctl#ibuf_ctl_3#dirty_mux#in2 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5;
    _ibuf_ctl#ibuf_ctl_3#dirty_mux#in1 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in4;
    _ibuf_ctl#ibuf_ctl_3#dirty_mux#in0 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in3;
    _ibuf_ctl#ibuf_ctl_3#dirty_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_3#dirty_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_3#dirty_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_3#dirty_bits := (_ibuf_ctl#ibuf_ctl_10#dirty_mux#in0 :: _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in4);
    _ibuf_ctl#ibuf_ctl_3#clk := _clk;
    _ibuf_ctl#ibuf_ctl_3#buf_ic_valid := _ibuf_ctl#ibuf_ctl_0#valid_mux#in3;
    _ibuf_ctl#ibuf_ctl_3#buf_ic_drty := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in3;
    _ibuf_ctl#ibuf_ctl_2#valid_out := _ibuf_ctl#ibuf_ctl_2#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_2#valid_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_2#valid_mux#out := _ibuf_ctl#ibuf_ctl_2#valid_in;
    _ibuf_ctl#ibuf_ctl_2#valid_mux#in6 := _ibuf_ctl#ibuf_ctl_1#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_2#valid_mux#in5 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_2#valid_mux#in4 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in6;
    _ibuf_ctl#ibuf_ctl_2#valid_mux#in3 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in5;
    _ibuf_ctl#ibuf_ctl_2#valid_mux#in2 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in4;
    _ibuf_ctl#ibuf_ctl_2#valid_mux#in1 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in3;
    _ibuf_ctl#ibuf_ctl_2#valid_mux#in0 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in2;
    _ibuf_ctl#ibuf_ctl_2#valid_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_2#valid_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_2#valid_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_2#valid_bits := (_ibuf_ctl#ibuf_ctl_2#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_1#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in6 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in5 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in4 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in3);
    _ibuf_ctl#ibuf_ctl_2#shft_dsel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_2#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_2#jmp_e := _iu_brtaken_e;
    _ibuf_ctl#ibuf_ctl_2#icu_stall := _ibuf_ctl#icu_stall;
    _ibuf_ctl#ibuf_ctl_2#ibuf_en := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_2#fill_sel := _ibuf_ctl#ibuf_ctl_2#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_2#dirty_out := _ibuf_ctl#ibuf_ctl_2#dirty_flop#out;
    _ibuf_ctl#ibuf_ctl_2#dirty_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_2#dirty_mux#out := _ibuf_ctl#ibuf_ctl_2#dirty_in;
    _ibuf_ctl#ibuf_ctl_2#dirty_mux#in6 := _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_2#dirty_mux#in5 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_2#dirty_mux#in4 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6;
    _ibuf_ctl#ibuf_ctl_2#dirty_mux#in3 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5;
    _ibuf_ctl#ibuf_ctl_2#dirty_mux#in2 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in4;
    _ibuf_ctl#ibuf_ctl_2#dirty_mux#in1 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in3;
    _ibuf_ctl#ibuf_ctl_2#dirty_mux#in0 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in2;
    _ibuf_ctl#ibuf_ctl_2#dirty_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_2#dirty_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_2#dirty_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_2#dirty_bits := (_ibuf_ctl#ibuf_ctl_2#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in4 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in3);
    _ibuf_ctl#ibuf_ctl_2#clk := _clk;
    _ibuf_ctl#ibuf_ctl_2#buf_ic_valid := _ibuf_ctl#ibuf_ctl_0#valid_mux#in2;
    _ibuf_ctl#ibuf_ctl_2#buf_ic_drty := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in2;
    _ibuf_ctl#ibuf_ctl_15#valid_out := _ibuf_ctl#ibuf_ctl_15#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_15#valid_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_15#valid_mux#out := _ibuf_ctl#ibuf_ctl_15#valid_in;
    _ibuf_ctl#ibuf_ctl_15#valid_mux#in7 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_15#valid_mux#in6 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_15#valid_mux#in5 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_15#valid_mux#in4 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_15#valid_mux#in3 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_15#valid_mux#in2 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_15#valid_mux#in1 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_15#valid_mux#in0 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in5;
    _ibuf_ctl#ibuf_ctl_15#valid_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_15#valid_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_15#valid_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_15#valid_bits := 0ub7_0000000;
    _ibuf_ctl#ibuf_ctl_15#shft_dsel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_15#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_15#jmp_e := _iu_brtaken_e;
    _ibuf_ctl#ibuf_ctl_15#icu_stall := _ibuf_ctl#icu_stall;
    _ibuf_ctl#ibuf_ctl_15#ibuf_en := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_15#fill_sel := _ibuf_ctl#ibuf_ctl_15#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_15#dirty_out := _ibuf_ctl#ibuf_ctl_15#dirty_flop#out;
    _ibuf_ctl#ibuf_ctl_15#dirty_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_15#dirty_mux#out := _ibuf_ctl#ibuf_ctl_15#dirty_in;
    _ibuf_ctl#ibuf_ctl_15#dirty_mux#in7 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_15#dirty_mux#in6 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_15#dirty_mux#in5 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_15#dirty_mux#in4 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_15#dirty_mux#in3 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_15#dirty_mux#in2 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_15#dirty_mux#in1 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_15#dirty_mux#in0 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in5;
    _ibuf_ctl#ibuf_ctl_15#dirty_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_15#dirty_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_15#dirty_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_15#dirty_bits := 0ub7_0000000;
    _ibuf_ctl#ibuf_ctl_15#clk := _clk;
    _ibuf_ctl#ibuf_ctl_15#buf_ic_valid := _ibuf_ctl#ibuf_ctl_10#valid_mux#in5;
    _ibuf_ctl#ibuf_ctl_15#buf_ic_drty := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in5;
    _ibuf_ctl#ibuf_ctl_14#valid_out := _ibuf_ctl#ibuf_ctl_14#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_14#valid_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_14#valid_mux#out := _ibuf_ctl#ibuf_ctl_14#valid_in;
    _ibuf_ctl#ibuf_ctl_14#valid_mux#in7 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_14#valid_mux#in6 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_14#valid_mux#in5 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_14#valid_mux#in4 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_14#valid_mux#in3 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_14#valid_mux#in2 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_14#valid_mux#in1 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in5;
    _ibuf_ctl#ibuf_ctl_14#valid_mux#in0 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in4;
    _ibuf_ctl#ibuf_ctl_14#valid_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_14#valid_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_14#valid_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_14#valid_bits := 0ub6_000000 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in5;
    _ibuf_ctl#ibuf_ctl_14#shft_dsel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_14#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_14#jmp_e := _iu_brtaken_e;
    _ibuf_ctl#ibuf_ctl_14#icu_stall := _ibuf_ctl#icu_stall;
    _ibuf_ctl#ibuf_ctl_14#ibuf_en := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_14#fill_sel := _ibuf_ctl#ibuf_ctl_14#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_14#dirty_out := _ibuf_ctl#ibuf_ctl_14#dirty_flop#out;
    _ibuf_ctl#ibuf_ctl_14#dirty_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_14#dirty_mux#out := _ibuf_ctl#ibuf_ctl_14#dirty_in;
    _ibuf_ctl#ibuf_ctl_14#dirty_mux#in7 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_14#dirty_mux#in6 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_14#dirty_mux#in5 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_14#dirty_mux#in4 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_14#dirty_mux#in3 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_14#dirty_mux#in2 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_14#dirty_mux#in1 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in5;
    _ibuf_ctl#ibuf_ctl_14#dirty_mux#in0 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4;
    _ibuf_ctl#ibuf_ctl_14#dirty_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_14#dirty_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_14#dirty_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_14#dirty_bits := 0ub6_000000 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in5;
    _ibuf_ctl#ibuf_ctl_14#clk := _clk;
    _ibuf_ctl#ibuf_ctl_14#buf_ic_valid := _ibuf_ctl#ibuf_ctl_10#valid_mux#in4;
    _ibuf_ctl#ibuf_ctl_14#buf_ic_drty := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4;
    _ibuf_ctl#ibuf_ctl_13#valid_out := _ibuf_ctl#ibuf_ctl_13#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_13#valid_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_13#valid_mux#out := _ibuf_ctl#ibuf_ctl_13#valid_in;
    _ibuf_ctl#ibuf_ctl_13#valid_mux#in7 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_13#valid_mux#in6 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_13#valid_mux#in5 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_13#valid_mux#in4 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_13#valid_mux#in3 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_13#valid_mux#in2 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in5;
    _ibuf_ctl#ibuf_ctl_13#valid_mux#in1 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in4;
    _ibuf_ctl#ibuf_ctl_13#valid_mux#in0 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in3;
    _ibuf_ctl#ibuf_ctl_13#valid_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_13#valid_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_13#valid_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_13#valid_bits := 0ub5_00000 :: (_ibuf_ctl#ibuf_ctl_10#valid_mux#in5 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in4);
    _ibuf_ctl#ibuf_ctl_13#shft_dsel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_13#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_13#jmp_e := _iu_brtaken_e;
    _ibuf_ctl#ibuf_ctl_13#icu_stall := _ibuf_ctl#icu_stall;
    _ibuf_ctl#ibuf_ctl_13#ibuf_en := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_13#fill_sel := _ibuf_ctl#ibuf_ctl_13#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_13#dirty_out := _ibuf_ctl#ibuf_ctl_13#dirty_flop#out;
    _ibuf_ctl#ibuf_ctl_13#dirty_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_13#dirty_mux#out := _ibuf_ctl#ibuf_ctl_13#dirty_in;
    _ibuf_ctl#ibuf_ctl_13#dirty_mux#in7 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_13#dirty_mux#in6 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_13#dirty_mux#in5 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_13#dirty_mux#in4 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_13#dirty_mux#in3 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_13#dirty_mux#in2 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in5;
    _ibuf_ctl#ibuf_ctl_13#dirty_mux#in1 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4;
    _ibuf_ctl#ibuf_ctl_13#dirty_mux#in0 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3;
    _ibuf_ctl#ibuf_ctl_13#dirty_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_13#dirty_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_13#dirty_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_13#dirty_bits := 0ub5_00000 :: (_ibuf_ctl#ibuf_ctl_10#dirty_mux#in5 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4);
    _ibuf_ctl#ibuf_ctl_13#clk := _clk;
    _ibuf_ctl#ibuf_ctl_13#buf_ic_valid := _ibuf_ctl#ibuf_ctl_10#valid_mux#in3;
    _ibuf_ctl#ibuf_ctl_13#buf_ic_drty := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3;
    _ibuf_ctl#ibuf_ctl_12#valid_out := _ibuf_ctl#ibuf_ctl_12#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_12#valid_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_12#valid_mux#out := _ibuf_ctl#ibuf_ctl_12#valid_in;
    _ibuf_ctl#ibuf_ctl_12#valid_mux#in7 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_12#valid_mux#in6 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_12#valid_mux#in5 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_12#valid_mux#in4 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_12#valid_mux#in3 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in5;
    _ibuf_ctl#ibuf_ctl_12#valid_mux#in2 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in4;
    _ibuf_ctl#ibuf_ctl_12#valid_mux#in1 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in3;
    _ibuf_ctl#ibuf_ctl_12#valid_mux#in0 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in2;
    _ibuf_ctl#ibuf_ctl_12#valid_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_12#valid_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_12#valid_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_12#valid_bits := 0ub4_0000 :: (_ibuf_ctl#ibuf_ctl_10#valid_mux#in5 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in4 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in3);
    _ibuf_ctl#ibuf_ctl_12#shft_dsel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_12#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_12#jmp_e := _iu_brtaken_e;
    _ibuf_ctl#ibuf_ctl_12#icu_stall := _ibuf_ctl#icu_stall;
    _ibuf_ctl#ibuf_ctl_12#ibuf_en := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_12#fill_sel := _ibuf_ctl#ibuf_ctl_12#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_12#dirty_out := _ibuf_ctl#ibuf_ctl_12#dirty_flop#out;
    _ibuf_ctl#ibuf_ctl_12#dirty_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_12#dirty_mux#out := _ibuf_ctl#ibuf_ctl_12#dirty_in;
    _ibuf_ctl#ibuf_ctl_12#dirty_mux#in7 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_12#dirty_mux#in6 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_12#dirty_mux#in5 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_12#dirty_mux#in4 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_12#dirty_mux#in3 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in5;
    _ibuf_ctl#ibuf_ctl_12#dirty_mux#in2 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4;
    _ibuf_ctl#ibuf_ctl_12#dirty_mux#in1 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3;
    _ibuf_ctl#ibuf_ctl_12#dirty_mux#in0 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2;
    _ibuf_ctl#ibuf_ctl_12#dirty_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_12#dirty_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_12#dirty_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_12#dirty_bits := 0ub4_0000 :: (_ibuf_ctl#ibuf_ctl_10#dirty_mux#in5 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3);
    _ibuf_ctl#ibuf_ctl_12#clk := _clk;
    _ibuf_ctl#ibuf_ctl_12#buf_ic_valid := _ibuf_ctl#ibuf_ctl_10#valid_mux#in2;
    _ibuf_ctl#ibuf_ctl_12#buf_ic_drty := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2;
    _ibuf_ctl#ibuf_ctl_11#valid_out := _ibuf_ctl#ibuf_ctl_11#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_11#valid_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_11#valid_mux#out := _ibuf_ctl#ibuf_ctl_11#valid_in;
    _ibuf_ctl#ibuf_ctl_11#valid_mux#in7 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_11#valid_mux#in6 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_11#valid_mux#in5 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_11#valid_mux#in4 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in5;
    _ibuf_ctl#ibuf_ctl_11#valid_mux#in3 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in4;
    _ibuf_ctl#ibuf_ctl_11#valid_mux#in2 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in3;
    _ibuf_ctl#ibuf_ctl_11#valid_mux#in1 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in2;
    _ibuf_ctl#ibuf_ctl_11#valid_mux#in0 := _ibuf_ctl#ibuf_ctl_10#valid_mux#in1;
    _ibuf_ctl#ibuf_ctl_11#valid_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_11#valid_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_11#valid_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_11#valid_bits := 0ub3_000 :: (_ibuf_ctl#ibuf_ctl_10#valid_mux#in5 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in4 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in3 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in2);
    _ibuf_ctl#ibuf_ctl_11#shft_dsel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_11#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_11#jmp_e := _iu_brtaken_e;
    _ibuf_ctl#ibuf_ctl_11#icu_stall := _ibuf_ctl#icu_stall;
    _ibuf_ctl#ibuf_ctl_11#ibuf_en := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_11#fill_sel := _ibuf_ctl#ibuf_ctl_11#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_11#dirty_out := _ibuf_ctl#ibuf_ctl_11#dirty_flop#out;
    _ibuf_ctl#ibuf_ctl_11#dirty_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_11#dirty_mux#out := _ibuf_ctl#ibuf_ctl_11#dirty_in;
    _ibuf_ctl#ibuf_ctl_11#dirty_mux#in7 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_11#dirty_mux#in6 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_11#dirty_mux#in5 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_11#dirty_mux#in4 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in5;
    _ibuf_ctl#ibuf_ctl_11#dirty_mux#in3 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4;
    _ibuf_ctl#ibuf_ctl_11#dirty_mux#in2 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3;
    _ibuf_ctl#ibuf_ctl_11#dirty_mux#in1 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2;
    _ibuf_ctl#ibuf_ctl_11#dirty_mux#in0 := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1;
    _ibuf_ctl#ibuf_ctl_11#dirty_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_11#dirty_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_11#dirty_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_11#dirty_bits := 0ub3_000 :: (_ibuf_ctl#ibuf_ctl_10#dirty_mux#in5 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2);
    _ibuf_ctl#ibuf_ctl_11#clk := _clk;
    _ibuf_ctl#ibuf_ctl_11#buf_ic_valid := _ibuf_ctl#ibuf_ctl_10#valid_mux#in1;
    _ibuf_ctl#ibuf_ctl_11#buf_ic_drty := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1;
    _ibuf_ctl#ibuf_ctl_10#valid_out := _ibuf_ctl#ibuf_ctl_10#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_10#valid_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_10#valid_mux#out := _ibuf_ctl#ibuf_ctl_10#valid_in;
    _ibuf_ctl#ibuf_ctl_10#valid_mux#in7 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_10#valid_mux#in6 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_10#valid_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_10#valid_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_10#valid_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_10#valid_bits := 0ub2_00 :: (_ibuf_ctl#ibuf_ctl_10#valid_mux#in5 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in4 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in3 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in2 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in1);
    _ibuf_ctl#ibuf_ctl_10#shft_dsel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_10#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_10#jmp_e := _iu_brtaken_e;
    _ibuf_ctl#ibuf_ctl_10#icu_stall := _ibuf_ctl#icu_stall;
    _ibuf_ctl#ibuf_ctl_10#ibuf_en := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_10#fill_sel := _ibuf_ctl#ibuf_ctl_10#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_10#dirty_out := _ibuf_ctl#ibuf_ctl_10#dirty_flop#out;
    _ibuf_ctl#ibuf_ctl_10#dirty_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_10#dirty_mux#out := _ibuf_ctl#ibuf_ctl_10#dirty_in;
    _ibuf_ctl#ibuf_ctl_10#dirty_mux#in7 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_10#dirty_mux#in6 := 0ub1_0;
    _ibuf_ctl#ibuf_ctl_10#dirty_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_10#dirty_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_10#dirty_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_10#dirty_bits := 0ub2_00 :: (_ibuf_ctl#ibuf_ctl_10#dirty_mux#in5 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1);
    _ibuf_ctl#ibuf_ctl_10#clk := _clk;
    _ibuf_ctl#ibuf_ctl_10#buf_ic_valid := _ibuf_ctl#ibuf_ctl_10#valid_mux#in0;
    _ibuf_ctl#ibuf_ctl_10#buf_ic_drty := _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0;
    _ibuf_ctl#ibuf_ctl_1#valid_out := _ibuf_ctl#ibuf_ctl_1#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_1#valid_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_1#valid_mux#out := _ibuf_ctl#ibuf_ctl_1#valid_in;
    _ibuf_ctl#ibuf_ctl_1#valid_mux#in6 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in7;
    _ibuf_ctl#ibuf_ctl_1#valid_mux#in5 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in6;
    _ibuf_ctl#ibuf_ctl_1#valid_mux#in4 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in5;
    _ibuf_ctl#ibuf_ctl_1#valid_mux#in3 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in4;
    _ibuf_ctl#ibuf_ctl_1#valid_mux#in2 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in3;
    _ibuf_ctl#ibuf_ctl_1#valid_mux#in1 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in2;
    _ibuf_ctl#ibuf_ctl_1#valid_mux#in0 := _ibuf_ctl#ibuf_ctl_0#valid_mux#in1;
    _ibuf_ctl#ibuf_ctl_1#valid_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_1#valid_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_1#valid_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_1#valid_bits := (_ibuf_ctl#ibuf_ctl_1#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in6 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in5 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in4 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in3 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in2);
    _ibuf_ctl#ibuf_ctl_1#shft_dsel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_1#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_1#jmp_e := _iu_brtaken_e;
    _ibuf_ctl#ibuf_ctl_1#icu_stall := _ibuf_ctl#icu_stall;
    _ibuf_ctl#ibuf_ctl_1#ibuf_en := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_1#fill_sel := _ibuf_ctl#ibuf_ctl_1#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_1#dirty_out := _ibuf_ctl#ibuf_ctl_1#dirty_flop#out;
    _ibuf_ctl#ibuf_ctl_1#dirty_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_1#dirty_mux#out := _ibuf_ctl#ibuf_ctl_1#dirty_in;
    _ibuf_ctl#ibuf_ctl_1#dirty_mux#in6 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7;
    _ibuf_ctl#ibuf_ctl_1#dirty_mux#in5 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6;
    _ibuf_ctl#ibuf_ctl_1#dirty_mux#in4 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5;
    _ibuf_ctl#ibuf_ctl_1#dirty_mux#in3 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in4;
    _ibuf_ctl#ibuf_ctl_1#dirty_mux#in2 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in3;
    _ibuf_ctl#ibuf_ctl_1#dirty_mux#in1 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in2;
    _ibuf_ctl#ibuf_ctl_1#dirty_mux#in0 := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in1;
    _ibuf_ctl#ibuf_ctl_1#dirty_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_1#dirty_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_1#dirty_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_1#dirty_bits := (_ibuf_ctl#ibuf_ctl_1#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in4 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in3 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in2);
    _ibuf_ctl#ibuf_ctl_1#clk := _clk;
    _ibuf_ctl#ibuf_ctl_1#buf_ic_valid := _ibuf_ctl#ibuf_ctl_0#valid_mux#in1;
    _ibuf_ctl#ibuf_ctl_1#buf_ic_drty := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in1;
    _ibuf_ctl#ibuf_ctl_0#valid_out := _ibuf_ctl#ibuf_ctl_0#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_0#valid_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_0#valid_mux#out := _ibuf_ctl#ibuf_ctl_0#valid_in;
    _ibuf_ctl#ibuf_ctl_0#valid_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_0#valid_flop#lenable := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_0#valid_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_0#valid_bits := (_ibuf_ctl#ibuf_ctl_0#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in6 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in5 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in4 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in3 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in2 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in1);
    _ibuf_ctl#ibuf_ctl_0#shft_dsel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_0#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_0#new_valid := 0ub1_1;
    _ibuf_ctl#ibuf_ctl_0#jmp_e := _iu_brtaken_e;
    _ibuf_ctl#ibuf_ctl_0#icu_stall := _ibuf_ctl#icu_stall;
    _ibuf_ctl#ibuf_ctl_0#ibuf_en := _ibuf_ctl#ibuf_ctl_0#dirty_flop#lenable;
    _ibuf_ctl#ibuf_ctl_0#fill_sel := _ibuf_ctl#ibuf_ctl_0#valid_flop#out;
    _ibuf_ctl#ibuf_ctl_0#dirty_out := _ibuf_ctl#ibuf_ctl_0#dirty_flop#out;
    _ibuf_ctl#ibuf_ctl_0#dirty_mux#sel := _iu_shift_d;
    _ibuf_ctl#ibuf_ctl_0#dirty_mux#out := _ibuf_ctl#ibuf_ctl_0#dirty_in;
    _ibuf_ctl#ibuf_ctl_0#dirty_flop#reset_l := _reset_l;
    _ibuf_ctl#ibuf_ctl_0#dirty_flop#clk := _clk;
    _ibuf_ctl#ibuf_ctl_0#dirty_bits := (_ibuf_ctl#ibuf_ctl_0#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in4 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in3 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in2 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in1);
    _ibuf_ctl#ibuf_ctl_0#clk := _clk;
    _ibuf_ctl#ibuf_ctl_0#buf_ic_valid := _ibuf_ctl#ibuf_ctl_0#valid_mux#in0;
    _ibuf_ctl#ibuf_ctl_0#buf_ic_drty := _ibuf_ctl#ibuf_ctl_0#dirty_mux#in0;
    _ibuf_ctl#i_encode_shift_module#iu_shift_e := (_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_7#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_6#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_5#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_4#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_3#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_2#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_1#out :: _ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_0#out);
    _ibuf_ctl#i_encode_shift_module#encod_shift_e := _encod_shift_e;
    _ibuf_ctl#encod_shift_e := _encod_shift_e;
    _ibuf_ctl#dirty := (_ibuf_ctl#ibuf_ctl_15#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_14#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_13#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_12#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_11#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_10#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_9#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_8#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_7#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_6#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_5#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_4#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_3#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_2#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_1#dirty_flop#out :: _ibuf_ctl#ibuf_ctl_0#dirty_flop#out);
    _ibuf_ctl#clk := _clk;
    _ibuf_ctl#buf_ic_valid := (_ibuf_ctl#ibuf_ctl_10#valid_mux#in5 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in4 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in3 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in2 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in1 :: _ibuf_ctl#ibuf_ctl_10#valid_mux#in0 :: _ibuf_ctl#ibuf_ctl_2#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_1#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in6 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in5 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in4 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in3 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in2 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in1 :: _ibuf_ctl#ibuf_ctl_0#valid_mux#in0);
    _ibuf_ctl#buf_ic_drty := (_ibuf_ctl#ibuf_ctl_10#dirty_mux#in5 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in4 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in3 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in2 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in1 :: _ibuf_ctl#ibuf_ctl_10#dirty_mux#in0 :: _ibuf_ctl#ibuf_ctl_2#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_1#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in7 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in6 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in5 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in4 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in3 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in2 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in1 :: _ibuf_ctl#ibuf_ctl_0#dirty_mux#in0);
    _diag_ld_cache_c := _ic_cntl#diag_ld_cache_c_reg#out;
    _biu_addr_sel := _28[0:0] :: _22[0:0];
    _addr_reg_sel := _iu_brtaken_e :: _24[0:0];
  ASSIGN
    init(_ibuf_ctl#ibuf_ctl_0#dirty_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_0#valid_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_1#dirty_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_1#valid_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_10#dirty_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_10#valid_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_11#dirty_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_11#valid_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_12#dirty_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_12#valid_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_13#dirty_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_13#valid_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_14#dirty_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_14#valid_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_15#dirty_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_15#valid_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_2#dirty_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_2#valid_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_3#dirty_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_3#valid_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_4#dirty_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_4#valid_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_5#dirty_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_5#valid_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_6#dirty_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_6#valid_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_7#dirty_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_7#valid_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_8#dirty_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_8#valid_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_9#dirty_flop#out) := 0ub1_0;
    init(_ibuf_ctl#ibuf_ctl_9#valid_flop#out) := 0ub1_0;
    init(_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_0#out) := 0ub1_0;
    init(_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_1#out) := 0ub1_0;
    init(_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_2#out) := 0ub1_0;
    init(_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_3#out) := 0ub1_0;
    init(_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_4#out) := 0ub1_0;
    init(_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_5#out) := 0ub1_0;
    init(_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_6#out) := 0ub1_0;
    init(_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_7#out) := 0ub1_0;
    init(_ibuf_ctl#squash_vld_reg#mj_s_ff_snr_d_0#out) := 0ub1_0;
    init(_ic_cntl#diag_ld_cache_c_reg#out) := 0ub1_0;
    init(_ic_cntl#fourth_fill_cyc_flop#out) := 0ub1_0;
    init(_ic_cntl#ic_drty_reg#out) := 0ub1_0;
    init(_ic_cntl#icu_bypass_reg#out) := 0ub1_0;
    init(_ic_cntl#iu_psr_ice_reg#mj_s_ff_snre_d_0#out) := 0ub1_0;
    init(_ic_cntl#miss_state#miss_state_output) := 0ub7_0000001;
    init(_ic_cntl#nc_fill_cyc_flop#out) := 0ub1_0;
    init(_ic_cntl#qual_iu_psr_ice_reg#out) := 0ub1_0;
    init(_ic_cntl#reset_reg#out) := 0ub1_0;
    init(_ic_cntl#set_stall_reg#out) := 0ub1_0;
    init(_ic_cntl#standby_d1_reg#out) := 0ub1_0;
    init(_ic_cntl#valid_diag_c_reg#out) := 0ub1_0;
    next(_ibuf_ctl#ibuf_ctl_4#dirty_flop#out) := _$auto$rtlil#cc#2558#Mux$1367;
    next(_ibuf_ctl#ibuf_ctl_4#valid_flop#out) := _$auto$rtlil#cc#2558#Mux$1363;
    next(_ibuf_ctl#ibuf_ctl_5#dirty_flop#out) := _$auto$rtlil#cc#2558#Mux$1359;
    next(_ibuf_ctl#ibuf_ctl_5#valid_flop#out) := _$auto$rtlil#cc#2558#Mux$1355;
    next(_ibuf_ctl#ibuf_ctl_6#dirty_flop#out) := _$auto$rtlil#cc#2558#Mux$1351;
    next(_ibuf_ctl#ibuf_ctl_6#valid_flop#out) := _$auto$rtlil#cc#2558#Mux$1347;
    next(_ibuf_ctl#ibuf_ctl_7#dirty_flop#out) := _$auto$rtlil#cc#2558#Mux$1343;
    next(_ibuf_ctl#ibuf_ctl_7#valid_flop#out) := _$auto$rtlil#cc#2558#Mux$1339;
    next(_ibuf_ctl#ibuf_ctl_8#dirty_flop#out) := _$auto$rtlil#cc#2558#Mux$1335;
    next(_ibuf_ctl#ibuf_ctl_8#valid_flop#out) := _$auto$rtlil#cc#2558#Mux$1331;
    next(_ibuf_ctl#ibuf_ctl_9#dirty_flop#out) := _$auto$rtlil#cc#2558#Mux$1327;
    next(_ibuf_ctl#ibuf_ctl_9#valid_flop#out) := _$auto$rtlil#cc#2558#Mux$1323;
    next(_ibuf_ctl#ibuf_ctl_10#dirty_flop#out) := _$auto$rtlil#cc#2558#Mux$1319;
    next(_ibuf_ctl#ibuf_ctl_10#valid_flop#out) := _$auto$rtlil#cc#2558#Mux$1315;
    next(_ibuf_ctl#ibuf_ctl_11#dirty_flop#out) := _$auto$rtlil#cc#2558#Mux$1311;
    next(_ibuf_ctl#ibuf_ctl_2#valid_flop#out) := _$auto$rtlil#cc#2558#Mux$1307;
    next(_ibuf_ctl#ibuf_ctl_11#valid_flop#out) := _$auto$rtlil#cc#2558#Mux$1303;
    next(_ibuf_ctl#ibuf_ctl_3#dirty_flop#out) := _$auto$rtlil#cc#2558#Mux$1299;
    next(_ibuf_ctl#ibuf_ctl_12#dirty_flop#out) := _$auto$rtlil#cc#2558#Mux$1295;
    next(_ibuf_ctl#ibuf_ctl_12#valid_flop#out) := _$auto$rtlil#cc#2558#Mux$1291;
    next(_ibuf_ctl#ibuf_ctl_3#valid_flop#out) := _$auto$rtlil#cc#2558#Mux$1287;
    next(_ibuf_ctl#ibuf_ctl_13#dirty_flop#out) := _$auto$rtlil#cc#2558#Mux$1283;
    next(_ibuf_ctl#ibuf_ctl_13#valid_flop#out) := _$auto$rtlil#cc#2558#Mux$1279;
    next(_ibuf_ctl#ibuf_ctl_14#dirty_flop#out) := _$auto$rtlil#cc#2558#Mux$1275;
    next(_ibuf_ctl#ibuf_ctl_14#valid_flop#out) := _$auto$rtlil#cc#2558#Mux$1271;
    next(_ibuf_ctl#ibuf_ctl_15#dirty_flop#out) := _$auto$rtlil#cc#2558#Mux$1267;
    next(_ibuf_ctl#ibuf_ctl_15#valid_flop#out) := _$auto$rtlil#cc#2558#Mux$1263;
    next(_ic_cntl#miss_state#miss_state_output) := _$auto$rtlil#cc#2558#Mux$1259;
    next(_ic_cntl#iu_psr_ice_reg#mj_s_ff_snre_d_0#out) := _$auto$rtlil#cc#2558#Mux$1255;
    next(_ibuf_ctl#ibuf_ctl_0#dirty_flop#out) := _$auto$rtlil#cc#2558#Mux$1251;
    next(_ibuf_ctl#ibuf_ctl_0#valid_flop#out) := _$auto$rtlil#cc#2558#Mux$1247;
    next(_ibuf_ctl#ibuf_ctl_1#dirty_flop#out) := _$auto$rtlil#cc#2558#Mux$1243;
    next(_ibuf_ctl#ibuf_ctl_1#valid_flop#out) := _$auto$rtlil#cc#2558#Mux$1239;
    next(_ibuf_ctl#ibuf_ctl_2#dirty_flop#out) := _$auto$rtlil#cc#2558#Mux$1235;
    next(_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_0#out) := _$auto$rtlil#cc#2558#Mux$1231;
    next(_ic_cntl#fourth_fill_cyc_flop#out) := _$auto$rtlil#cc#2558#Mux$1229;
    next(_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_1#out) := _$auto$rtlil#cc#2558#Mux$1227;
    next(_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_2#out) := _$auto$rtlil#cc#2558#Mux$1225;
    next(_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_3#out) := _$auto$rtlil#cc#2558#Mux$1223;
    next(_ic_cntl#nc_fill_cyc_flop#out) := _$auto$rtlil#cc#2558#Mux$1221;
    next(_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_4#out) := _$auto$rtlil#cc#2558#Mux$1219;
    next(_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_5#out) := _$auto$rtlil#cc#2558#Mux$1217;
    next(_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_6#out) := _$auto$rtlil#cc#2558#Mux$1215;
    next(_ibuf_ctl#iu_shift_e_reg#mj_s_ff_snr_d_7#out) := _$auto$rtlil#cc#2558#Mux$1213;
    next(_ibuf_ctl#squash_vld_reg#mj_s_ff_snr_d_0#out) := _$auto$rtlil#cc#2558#Mux$1211;
    next(_ic_cntl#set_stall_reg#out) := _$auto$rtlil#cc#2558#Mux$1209;
    next(_ic_cntl#valid_diag_c_reg#out) := _$auto$rtlil#cc#2558#Mux$1207;
    next(_ic_cntl#diag_ld_cache_c_reg#out) := _$auto$rtlil#cc#2558#Mux$1205;
    next(_ic_cntl#qual_iu_psr_ice_reg#out) := _$auto$rtlil#cc#2558#Mux$1203;
    next(_ic_cntl#ic_drty_reg#out) := _biu_icu_ack[1:1];
    next(_ic_cntl#reset_reg#out) := _reset_l;
    next(_ic_cntl#standby_d1_reg#out) := _icu_in_powerdown;
    next(_ic_cntl#icu_bypass_reg#out) := _ic_cntl#icu_bypass;
-- end of yosys output
