[cltsys]
type=System
children=clk_domain cpu0 cpu1 cpu_clk_domain cpu_voltage_domain dmabridge dvfs_handler intrctrl iobridge iobus mem_ctrls membus platform redirect_paths0 redirect_paths1 redirect_paths2 voltage_domain
byte_order=little
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
kvm_vm=Null
m5ops_base=4294901760
mem_mode=atomic
mem_ranges=0:2147483648
memories=cltsys.mem_ctrls.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=cltsys.redirect_paths0 cltsys.redirect_paths1 cltsys.redirect_paths2
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=Null
system_port=cltsys.membus.cpu_side_ports[0]

[cltsys.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=cltsys.voltage_domain

[cltsys.cpu0]
type=AtomicSimpleCPU
children=dtb interrupts isa itb power_state tracer workload
branchPred=Null
checker=Null
clk_domain=cltsys.cpu_clk_domain
cpu_id=0
do_checkpoint_insts=true
do_statistics_insts=true
dtb=cltsys.cpu0.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=cltsys.cpu0.interrupts
isa=cltsys.cpu0.isa
itb=cltsys.cpu0.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
power_gating_on_idle=false
power_model=
power_state=cltsys.cpu0.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=200
system=cltsys
tracer=cltsys.cpu0.tracer
wait_for_remote_gdb=false
width=1
workload=cltsys.cpu0.workload
dcache_port=cltsys.membus.cpu_side_ports[2]
icache_port=cltsys.membus.cpu_side_ports[1]

[cltsys.cpu0.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=cltsys
walker=cltsys.cpu0.dtb.walker

[cltsys.cpu0.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=cltsys.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=cltsys.cpu0.dtb.walker.power_state
system=cltsys
port=cltsys.membus.cpu_side_ports[4]

[cltsys.cpu0.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[cltsys.cpu0.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=cltsys.cpu0.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=cltsys
int_requestor=cltsys.membus.cpu_side_ports[5]
int_responder=cltsys.membus.mem_side_ports[1]
pio=cltsys.membus.mem_side_ports[0]

[cltsys.cpu0.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=cltsys.cpu_clk_domain
eventq_index=0

[cltsys.cpu0.isa]
type=X86ISA
eventq_index=0

[cltsys.cpu0.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=cltsys
walker=cltsys.cpu0.itb.walker

[cltsys.cpu0.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=cltsys.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=cltsys.cpu0.itb.walker.power_state
system=cltsys
port=cltsys.membus.cpu_side_ports[3]

[cltsys.cpu0.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[cltsys.cpu0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[cltsys.cpu0.tracer]
type=ExeTracer
eventq_index=0

[cltsys.cpu0.workload]
type=Process
children=drivers
cmd=tests/test-progs/hangu-rnic-isolated/bin/client -s 10 -l 11 -t 1 -m 0 -c 0
cwd=/home/yunkunliao/csRNA_merge
drivers=cltsys.cpu0.workload.drivers
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=tests/test-progs/hangu-rnic-isolated/bin/client
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=cltsys
uid=100
useArchPT=false

[cltsys.cpu0.workload.drivers]
type=HanGuDriver
device=cltsys.platform.rdma_nic
eventq_index=0
filename=hangu_rnic0

[cltsys.cpu1]
type=AtomicSimpleCPU
children=dtb interrupts isa itb power_state tracer workload
branchPred=Null
checker=Null
clk_domain=cltsys.cpu_clk_domain
cpu_id=1
do_checkpoint_insts=true
do_statistics_insts=true
dtb=cltsys.cpu1.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=cltsys.cpu1.interrupts
isa=cltsys.cpu1.isa
itb=cltsys.cpu1.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
power_gating_on_idle=false
power_model=
power_state=cltsys.cpu1.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=1
switched_out=false
syscallRetryLatency=200
system=cltsys
tracer=cltsys.cpu1.tracer
wait_for_remote_gdb=false
width=1
workload=cltsys.cpu1.workload
dcache_port=cltsys.membus.cpu_side_ports[7]
icache_port=cltsys.membus.cpu_side_ports[6]

[cltsys.cpu1.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=cltsys
walker=cltsys.cpu1.dtb.walker

[cltsys.cpu1.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=cltsys.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=cltsys.cpu1.dtb.walker.power_state
system=cltsys
port=cltsys.membus.cpu_side_ports[9]

[cltsys.cpu1.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[cltsys.cpu1.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=cltsys.cpu1.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=cltsys
int_requestor=cltsys.membus.cpu_side_ports[10]
int_responder=cltsys.membus.mem_side_ports[3]
pio=cltsys.membus.mem_side_ports[2]

[cltsys.cpu1.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=cltsys.cpu_clk_domain
eventq_index=0

[cltsys.cpu1.isa]
type=X86ISA
eventq_index=0

[cltsys.cpu1.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=cltsys
walker=cltsys.cpu1.itb.walker

[cltsys.cpu1.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=cltsys.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=cltsys.cpu1.itb.walker.power_state
system=cltsys
port=cltsys.membus.cpu_side_ports[8]

[cltsys.cpu1.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[cltsys.cpu1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[cltsys.cpu1.tracer]
type=ExeTracer
eventq_index=0

[cltsys.cpu1.workload]
type=Process
children=drivers
cmd=tests/test-progs/hangu-rnic-isolated/bin/client -s 10 -l 11 -t 1 -m 0 -c 1
cwd=/home/yunkunliao/csRNA_merge
drivers=cltsys.cpu1.workload.drivers
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=tests/test-progs/hangu-rnic-isolated/bin/client
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=101
ppid=0
release=5.1.0
simpoint=0
system=cltsys
uid=100
useArchPT=false

[cltsys.cpu1.workload.drivers]
type=HanGuDriver
device=cltsys.platform.rdma_nic
eventq_index=0
filename=hangu_rnic1

[cltsys.cpu_clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=cltsys.cpu_voltage_domain

[cltsys.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[cltsys.dmabridge]
type=Bridge
children=power_state
clk_domain=cltsys.clk_domain
delay=250000
eventq_index=0
power_model=
power_state=cltsys.dmabridge.power_state
ranges=0:2147483648
req_size=16
resp_size=16
cpu_side_port=cltsys.iobus.mem_side_ports[0]
mem_side_port=cltsys.membus.cpu_side_ports[11]

[cltsys.dmabridge.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[cltsys.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=cltsys.clk_domain
transition_latency=100000000

[cltsys.intrctrl]
type=IntrControl
eventq_index=0
sys=cltsys

[cltsys.iobridge]
type=Bridge
children=power_state
clk_domain=cltsys.clk_domain
delay=250000
eventq_index=0
power_model=
power_state=cltsys.iobridge.power_state
ranges=3221225472:4294901760 9223372036854775808:11529215046068469759 13835058055282163712:18446744073709551615
req_size=16
resp_size=16
cpu_side_port=cltsys.membus.mem_side_ports[5]
mem_side_port=cltsys.iobus.cpu_side_ports[0]

[cltsys.iobridge.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[cltsys.iobus]
type=NoncoherentXBar
children=power_state
clk_domain=cltsys.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=cltsys.iobus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=cltsys.iobridge.mem_side_port cltsys.platform.rdma_nic.dma
default=cltsys.platform.pci_host.pio
mem_side_ports=cltsys.dmabridge.cpu_side_port cltsys.platform.rdma_nic.pio

[cltsys.iobus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[cltsys.mem_ctrls]
type=MemCtrl
children=dram power_state
clk_domain=cltsys.clk_domain
command_window=10000
dram=cltsys.mem_ctrls.dram
eventq_index=0
mem_sched_policy=frfcfs
min_writes_per_switch=16
nvm=Null
power_model=
power_state=cltsys.mem_ctrls.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=cltsys
write_high_thresh_perc=85
write_low_thresh_perc=50
port=cltsys.membus.mem_side_ports[4]

[cltsys.mem_ctrls.dram]
type=DRAMInterface
children=power_state
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.23500000000000001
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=8
clk_domain=cltsys.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=cltsys.mem_ctrls.dram.power_state
range=0:2147483648
ranks_per_channel=2
read_buffer_size=32
tAAD=1250
tBURST=5000
tBURST_MAX=5000
tBURST_MIN=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tPPD=0
tRAS=35000
tRCD=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tWTR_L=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[cltsys.mem_ctrls.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[cltsys.mem_ctrls.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[cltsys.membus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=cltsys.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=cltsys.membus.power_state
response_latency=2
snoop_filter=cltsys.membus.snoop_filter
snoop_response_latency=4
system=cltsys
use_default_range=false
width=16
cpu_side_ports=cltsys.system_port cltsys.cpu0.icache_port cltsys.cpu0.dcache_port cltsys.cpu0.itb.walker.port cltsys.cpu0.dtb.walker.port cltsys.cpu0.interrupts.int_requestor cltsys.cpu1.icache_port cltsys.cpu1.dcache_port cltsys.cpu1.itb.walker.port cltsys.cpu1.dtb.walker.port cltsys.cpu1.interrupts.int_requestor cltsys.dmabridge.mem_side_port
mem_side_ports=cltsys.cpu0.interrupts.pio cltsys.cpu0.interrupts.int_responder cltsys.cpu1.interrupts.pio cltsys.cpu1.interrupts.int_responder cltsys.mem_ctrls.port cltsys.iobridge.cpu_side_port

[cltsys.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[cltsys.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=cltsys

[cltsys.platform]
type=RnicPlatform
children=pci_host rdma_nic
eventq_index=0
intrctrl=cltsys.intrctrl
system=cltsys

[cltsys.platform.pci_host]
type=GenericPciHost
children=power_state
clk_domain=cltsys.clk_domain
conf_base=13835058055282163712
conf_device_bits=8
conf_size=16777216
eventq_index=0
pci_dma_base=0
pci_mem_base=0
pci_pio_base=9223372036854775808
platform=cltsys.platform
power_model=
power_state=cltsys.platform.pci_host.power_state
system=cltsys
pio=cltsys.iobus.default

[cltsys.platform.pci_host.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[cltsys.platform.rdma_nic]
type=HanGuRnic
children=power_state
BAR0=0
BAR0LegacyIO=false
BAR0Size=1024
BAR1=0
BAR1LegacyIO=false
BAR1Size=0
BAR2=0
BAR2LegacyIO=false
BAR2Size=0
BAR3=0
BAR3LegacyIO=false
BAR3Size=0
BAR4=0
BAR4LegacyIO=false
BAR4Size=0
BAR5=0
BAR5LegacyIO=false
BAR5Size=0
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=2
Command=0
DeviceID=4213
ExpansionROM=0
HeaderType=0
InterruptLine=30
InterruptPin=1
LatencyTimer=0
LegacyIOBase=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=255
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=0
Revision=0
Status=0
SubClassCode=0
SubsystemID=4104
SubsystemVendorID=32902
VendorID=32902
clk_domain=cltsys.clk_domain
config_latency=20000
cpu_num=2
cqc_cache_num=2000
dma_read_delay=500000
dma_write_delay=250000
ether_speed=80.000000
eventq_index=0
host=cltsys.platform.pci_host
link_delay=1000000
mac_addr=11
mpt_cache_num=40000
mtt_cache_num=50000
pci_bus=0
pci_dev=0
pci_func=0
pci_speed=63.000000
pio_latency=30000
power_model=
power_state=cltsys.platform.rdma_nic.power_state
qpc_cache_cap=300
reorder_cap=64
sid=0
ssid=0
system=cltsys
dma=cltsys.iobus.cpu_side_ports[1]
interface=etherswitch.interface[1]
pio=cltsys.iobus.mem_side_ports[1]

[cltsys.platform.rdma_nic.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[cltsys.redirect_paths0]
type=RedirectPath
app_path=/proc
eventq_index=0
host_paths=m5out/fs/proc

[cltsys.redirect_paths1]
type=RedirectPath
app_path=/sys
eventq_index=0
host_paths=m5out/fs/sys

[cltsys.redirect_paths2]
type=RedirectPath
app_path=/tmp
eventq_index=0
host_paths=m5out/fs/tmp

[cltsys.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[etherswitch]
type=EtherSwitch
delay=0
delay_var=0
dump=Null
eventq_index=0
fabric_speed=80.000000
output_buffer_size=1048576
time_to_live=100000000000000
interface=svrsys.platform.rdma_nic.interface cltsys.platform.rdma_nic.interface

[root]
type=Root
children=cltsys etherswitch svrsys
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[svrsys]
type=System
children=clk_domain cpu0 cpu1 cpu_clk_domain cpu_voltage_domain dmabridge dvfs_handler intrctrl iobridge iobus mem_ctrls membus platform redirect_paths0 redirect_paths1 redirect_paths2 voltage_domain
byte_order=little
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
kvm_vm=Null
m5ops_base=4294901760
mem_mode=atomic
mem_ranges=0:2147483648
memories=svrsys.mem_ctrls.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=svrsys.redirect_paths0 svrsys.redirect_paths1 svrsys.redirect_paths2
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=Null
system_port=svrsys.membus.cpu_side_ports[0]

[svrsys.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=svrsys.voltage_domain

[svrsys.cpu0]
type=AtomicSimpleCPU
children=dtb interrupts isa itb power_state tracer workload
branchPred=Null
checker=Null
clk_domain=svrsys.cpu_clk_domain
cpu_id=0
do_checkpoint_insts=true
do_statistics_insts=true
dtb=svrsys.cpu0.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=svrsys.cpu0.interrupts
isa=svrsys.cpu0.isa
itb=svrsys.cpu0.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
power_gating_on_idle=false
power_model=
power_state=svrsys.cpu0.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=200
system=svrsys
tracer=svrsys.cpu0.tracer
wait_for_remote_gdb=false
width=1
workload=svrsys.cpu0.workload
dcache_port=svrsys.membus.cpu_side_ports[2]
icache_port=svrsys.membus.cpu_side_ports[1]

[svrsys.cpu0.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=svrsys
walker=svrsys.cpu0.dtb.walker

[svrsys.cpu0.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=svrsys.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=svrsys.cpu0.dtb.walker.power_state
system=svrsys
port=svrsys.membus.cpu_side_ports[4]

[svrsys.cpu0.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[svrsys.cpu0.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=svrsys.cpu0.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=svrsys
int_requestor=svrsys.membus.cpu_side_ports[5]
int_responder=svrsys.membus.mem_side_ports[1]
pio=svrsys.membus.mem_side_ports[0]

[svrsys.cpu0.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=svrsys.cpu_clk_domain
eventq_index=0

[svrsys.cpu0.isa]
type=X86ISA
eventq_index=0

[svrsys.cpu0.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=svrsys
walker=svrsys.cpu0.itb.walker

[svrsys.cpu0.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=svrsys.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=svrsys.cpu0.itb.walker.power_state
system=svrsys
port=svrsys.membus.cpu_side_ports[3]

[svrsys.cpu0.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[svrsys.cpu0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[svrsys.cpu0.tracer]
type=ExeTracer
eventq_index=0

[svrsys.cpu0.workload]
type=Process
children=drivers
cmd=tests/test-progs/hangu-rnic-isolated/bin/server -s 10 -t 1 -m 0 -c 0
cwd=/home/yunkunliao/csRNA_merge
drivers=svrsys.cpu0.workload.drivers
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=tests/test-progs/hangu-rnic-isolated/bin/server
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=svrsys
uid=100
useArchPT=false

[svrsys.cpu0.workload.drivers]
type=HanGuDriver
device=svrsys.platform.rdma_nic
eventq_index=0
filename=hangu_rnic0

[svrsys.cpu1]
type=AtomicSimpleCPU
children=dtb interrupts isa itb power_state tracer workload
branchPred=Null
checker=Null
clk_domain=svrsys.cpu_clk_domain
cpu_id=1
do_checkpoint_insts=true
do_statistics_insts=true
dtb=svrsys.cpu1.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=svrsys.cpu1.interrupts
isa=svrsys.cpu1.isa
itb=svrsys.cpu1.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
power_gating_on_idle=false
power_model=
power_state=svrsys.cpu1.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=1
switched_out=false
syscallRetryLatency=200
system=svrsys
tracer=svrsys.cpu1.tracer
wait_for_remote_gdb=false
width=1
workload=svrsys.cpu1.workload
dcache_port=svrsys.membus.cpu_side_ports[7]
icache_port=svrsys.membus.cpu_side_ports[6]

[svrsys.cpu1.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=svrsys
walker=svrsys.cpu1.dtb.walker

[svrsys.cpu1.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=svrsys.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=svrsys.cpu1.dtb.walker.power_state
system=svrsys
port=svrsys.membus.cpu_side_ports[9]

[svrsys.cpu1.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[svrsys.cpu1.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=svrsys.cpu1.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=svrsys
int_requestor=svrsys.membus.cpu_side_ports[10]
int_responder=svrsys.membus.mem_side_ports[3]
pio=svrsys.membus.mem_side_ports[2]

[svrsys.cpu1.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=svrsys.cpu_clk_domain
eventq_index=0

[svrsys.cpu1.isa]
type=X86ISA
eventq_index=0

[svrsys.cpu1.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=svrsys
walker=svrsys.cpu1.itb.walker

[svrsys.cpu1.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=svrsys.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=svrsys.cpu1.itb.walker.power_state
system=svrsys
port=svrsys.membus.cpu_side_ports[8]

[svrsys.cpu1.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[svrsys.cpu1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[svrsys.cpu1.tracer]
type=ExeTracer
eventq_index=0

[svrsys.cpu1.workload]
type=Process
children=drivers
cmd=tests/test-progs/hangu-rnic-isolated/bin/server -s 10 -t 1 -m 0 -c 1
cwd=/home/yunkunliao/csRNA_merge
drivers=svrsys.cpu1.workload.drivers
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=tests/test-progs/hangu-rnic-isolated/bin/server
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=101
ppid=0
release=5.1.0
simpoint=0
system=svrsys
uid=100
useArchPT=false

[svrsys.cpu1.workload.drivers]
type=HanGuDriver
device=svrsys.platform.rdma_nic
eventq_index=0
filename=hangu_rnic1

[svrsys.cpu_clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=svrsys.cpu_voltage_domain

[svrsys.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[svrsys.dmabridge]
type=Bridge
children=power_state
clk_domain=svrsys.clk_domain
delay=250000
eventq_index=0
power_model=
power_state=svrsys.dmabridge.power_state
ranges=0:2147483648
req_size=16
resp_size=16
cpu_side_port=svrsys.iobus.mem_side_ports[0]
mem_side_port=svrsys.membus.cpu_side_ports[11]

[svrsys.dmabridge.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[svrsys.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=svrsys.clk_domain
transition_latency=100000000

[svrsys.intrctrl]
type=IntrControl
eventq_index=0
sys=svrsys

[svrsys.iobridge]
type=Bridge
children=power_state
clk_domain=svrsys.clk_domain
delay=250000
eventq_index=0
power_model=
power_state=svrsys.iobridge.power_state
ranges=3221225472:4294901760 9223372036854775808:11529215046068469759 13835058055282163712:18446744073709551615
req_size=16
resp_size=16
cpu_side_port=svrsys.membus.mem_side_ports[5]
mem_side_port=svrsys.iobus.cpu_side_ports[0]

[svrsys.iobridge.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[svrsys.iobus]
type=NoncoherentXBar
children=power_state
clk_domain=svrsys.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=svrsys.iobus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=svrsys.iobridge.mem_side_port svrsys.platform.rdma_nic.dma
default=svrsys.platform.pci_host.pio
mem_side_ports=svrsys.dmabridge.cpu_side_port svrsys.platform.rdma_nic.pio

[svrsys.iobus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[svrsys.mem_ctrls]
type=MemCtrl
children=dram power_state
clk_domain=svrsys.clk_domain
command_window=10000
dram=svrsys.mem_ctrls.dram
eventq_index=0
mem_sched_policy=frfcfs
min_writes_per_switch=16
nvm=Null
power_model=
power_state=svrsys.mem_ctrls.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=svrsys
write_high_thresh_perc=85
write_low_thresh_perc=50
port=svrsys.membus.mem_side_ports[4]

[svrsys.mem_ctrls.dram]
type=DRAMInterface
children=power_state
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.23500000000000001
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=8
clk_domain=svrsys.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=svrsys.mem_ctrls.dram.power_state
range=0:2147483648
ranks_per_channel=2
read_buffer_size=32
tAAD=1250
tBURST=5000
tBURST_MAX=5000
tBURST_MIN=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tPPD=0
tRAS=35000
tRCD=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tWTR_L=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[svrsys.mem_ctrls.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[svrsys.mem_ctrls.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[svrsys.membus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=svrsys.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=svrsys.membus.power_state
response_latency=2
snoop_filter=svrsys.membus.snoop_filter
snoop_response_latency=4
system=svrsys
use_default_range=false
width=16
cpu_side_ports=svrsys.system_port svrsys.cpu0.icache_port svrsys.cpu0.dcache_port svrsys.cpu0.itb.walker.port svrsys.cpu0.dtb.walker.port svrsys.cpu0.interrupts.int_requestor svrsys.cpu1.icache_port svrsys.cpu1.dcache_port svrsys.cpu1.itb.walker.port svrsys.cpu1.dtb.walker.port svrsys.cpu1.interrupts.int_requestor svrsys.dmabridge.mem_side_port
mem_side_ports=svrsys.cpu0.interrupts.pio svrsys.cpu0.interrupts.int_responder svrsys.cpu1.interrupts.pio svrsys.cpu1.interrupts.int_responder svrsys.mem_ctrls.port svrsys.iobridge.cpu_side_port

[svrsys.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[svrsys.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=svrsys

[svrsys.platform]
type=RnicPlatform
children=pci_host rdma_nic
eventq_index=0
intrctrl=svrsys.intrctrl
system=svrsys

[svrsys.platform.pci_host]
type=GenericPciHost
children=power_state
clk_domain=svrsys.clk_domain
conf_base=13835058055282163712
conf_device_bits=8
conf_size=16777216
eventq_index=0
pci_dma_base=0
pci_mem_base=0
pci_pio_base=9223372036854775808
platform=svrsys.platform
power_model=
power_state=svrsys.platform.pci_host.power_state
system=svrsys
pio=svrsys.iobus.default

[svrsys.platform.pci_host.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[svrsys.platform.rdma_nic]
type=HanGuRnic
children=power_state
BAR0=0
BAR0LegacyIO=false
BAR0Size=1024
BAR1=0
BAR1LegacyIO=false
BAR1Size=0
BAR2=0
BAR2LegacyIO=false
BAR2Size=0
BAR3=0
BAR3LegacyIO=false
BAR3Size=0
BAR4=0
BAR4LegacyIO=false
BAR4Size=0
BAR5=0
BAR5LegacyIO=false
BAR5Size=0
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=2
Command=0
DeviceID=4213
ExpansionROM=0
HeaderType=0
InterruptLine=30
InterruptPin=1
LatencyTimer=0
LegacyIOBase=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=255
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=0
Revision=0
Status=0
SubClassCode=0
SubsystemID=4104
SubsystemVendorID=32902
VendorID=32902
clk_domain=svrsys.clk_domain
config_latency=20000
cpu_num=2
cqc_cache_num=2000
dma_read_delay=500000
dma_write_delay=250000
ether_speed=80.000000
eventq_index=0
host=svrsys.platform.pci_host
link_delay=1000000
mac_addr=10
mpt_cache_num=40000
mtt_cache_num=50000
pci_bus=0
pci_dev=0
pci_func=0
pci_speed=63.000000
pio_latency=30000
power_model=
power_state=svrsys.platform.rdma_nic.power_state
qpc_cache_cap=300
reorder_cap=64
sid=0
ssid=0
system=svrsys
dma=svrsys.iobus.cpu_side_ports[1]
interface=etherswitch.interface[0]
pio=svrsys.iobus.mem_side_ports[1]

[svrsys.platform.rdma_nic.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[svrsys.redirect_paths0]
type=RedirectPath
app_path=/proc
eventq_index=0
host_paths=m5out/fs/proc

[svrsys.redirect_paths1]
type=RedirectPath
app_path=/sys
eventq_index=0
host_paths=m5out/fs/sys

[svrsys.redirect_paths2]
type=RedirectPath
app_path=/tmp
eventq_index=0
host_paths=m5out/fs/tmp

[svrsys.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

