--------------- Initial state ---------------

----------------- Test code -----------------
sw $0, 0($0)

addiu $31, $0, self
self:
jr $31

sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)

.section .final_16_instructions
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)

---------- Expected state updates -----------
dmem_word[0] = 0
r31 = 8

------------ Timeout cycle count ------------
230
