<stg><name>main_Pipeline_VITIS_LOOP_16_2</name>


<trans_list>

<trans id="53" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:1 %phi_mul1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %phi_mul1

]]></Node>
<StgValue><ssdm name="phi_mul1_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln13 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc.i8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i8:0 %j_1 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i8:1 %icmp_ln16 = icmp_eq  i7 %j_1, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i8:2 %add_ln16 = add i7 %j_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i8:3 %br_ln16 = br i1 %icmp_ln16, void %for.inc.i8.split, void %for.end.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="7">
<![CDATA[
for.inc.i8.split:0 %zext_ln16 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i8.split:4 %add_ln17 = add i14 %zext_ln16, i14 %phi_mul1_read

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i8.split:17 %store_ln13 = store i7 %add_ln16, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="14">
<![CDATA[
for.inc.i8.split:5 %zext_ln18 = zext i14 %add_ln17

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i8.split:6 %in_addr = getelementptr i1 %in_r, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="14">
<![CDATA[
for.inc.i8.split:7 %in_load = load i14 %in_addr

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i8.split:8 %w_addr = getelementptr i1 %w, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="w_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="14">
<![CDATA[
for.inc.i8.split:9 %w_load = load i14 %w_addr

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i8.split:10 %gold_addr = getelementptr i32 %gold, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="gold_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="14">
<![CDATA[
for.inc.i8.split:11 %gold_load = load i14 %gold_addr

]]></Node>
<StgValue><ssdm name="gold_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="14">
<![CDATA[
for.inc.i8.split:7 %in_load = load i14 %in_addr

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="14">
<![CDATA[
for.inc.i8.split:9 %w_load = load i14 %w_addr

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="14">
<![CDATA[
for.inc.i8.split:11 %gold_load = load i14 %gold_addr

]]></Node>
<StgValue><ssdm name="gold_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="29" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i8.split:12 %xor_ln19 = xor i1 %w_load, i1 %in_load

]]></Node>
<StgValue><ssdm name="xor_ln19"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.i8.split:13 %shl_ln1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %xor_ln19, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="2">
<![CDATA[
for.inc.i8.split:14 %zext_ln19 = zext i2 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i8.split:15 %add_ln19 = add i32 %gold_load, i32 %zext_ln19

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
for.end.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i8.split:1 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i8.split:2 %speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln13"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i8.split:3 %specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
for.inc.i8.split:16 %store_ln19 = store i32 %add_ln19, i14 %gold_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i8.split:18 %br_ln16 = br void %for.inc.i8

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="54" name="phi_mul1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="phi_mul1"/></StgValue>
</port>
<port id="55" name="in_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="w" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="gold" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="gold"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="59" from="StgValue_58" to="j" fromId="58" toId="8">
</dataflow>
<dataflow id="61" from="_ssdm_op_Read.ap_auto.i14" to="phi_mul1_read" fromId="60" toId="9">
</dataflow>
<dataflow id="62" from="phi_mul1" to="phi_mul1_read" fromId="54" toId="9">
</dataflow>
<dataflow id="64" from="StgValue_63" to="store_ln13" fromId="63" toId="10">
</dataflow>
<dataflow id="65" from="j" to="store_ln13" fromId="8" toId="10">
</dataflow>
<dataflow id="66" from="j" to="j_1" fromId="8" toId="12">
</dataflow>
<dataflow id="67" from="j_1" to="icmp_ln16" fromId="12" toId="13">
</dataflow>
<dataflow id="69" from="StgValue_68" to="icmp_ln16" fromId="68" toId="13">
</dataflow>
<dataflow id="70" from="j_1" to="add_ln16" fromId="12" toId="14">
</dataflow>
<dataflow id="72" from="StgValue_71" to="add_ln16" fromId="71" toId="14">
</dataflow>
<dataflow id="73" from="icmp_ln16" to="br_ln16" fromId="13" toId="15">
</dataflow>
<dataflow id="74" from="j_1" to="zext_ln16" fromId="12" toId="16">
</dataflow>
<dataflow id="75" from="zext_ln16" to="add_ln17" fromId="16" toId="17">
</dataflow>
<dataflow id="76" from="phi_mul1_read" to="add_ln17" fromId="9" toId="17">
</dataflow>
<dataflow id="77" from="add_ln16" to="store_ln13" fromId="14" toId="18">
</dataflow>
<dataflow id="78" from="j" to="store_ln13" fromId="8" toId="18">
</dataflow>
<dataflow id="79" from="add_ln17" to="zext_ln18" fromId="17" toId="19">
</dataflow>
<dataflow id="80" from="in_r" to="in_addr" fromId="55" toId="20">
</dataflow>
<dataflow id="82" from="StgValue_81" to="in_addr" fromId="81" toId="20">
</dataflow>
<dataflow id="83" from="zext_ln18" to="in_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="84" from="in_addr" to="in_load" fromId="20" toId="21">
</dataflow>
<dataflow id="85" from="w" to="w_addr" fromId="56" toId="22">
</dataflow>
<dataflow id="86" from="StgValue_81" to="w_addr" fromId="81" toId="22">
</dataflow>
<dataflow id="87" from="zext_ln18" to="w_addr" fromId="19" toId="22">
</dataflow>
<dataflow id="88" from="w_addr" to="w_load" fromId="22" toId="23">
</dataflow>
<dataflow id="89" from="gold" to="gold_addr" fromId="57" toId="24">
</dataflow>
<dataflow id="90" from="StgValue_81" to="gold_addr" fromId="81" toId="24">
</dataflow>
<dataflow id="91" from="zext_ln18" to="gold_addr" fromId="19" toId="24">
</dataflow>
<dataflow id="92" from="gold_addr" to="gold_load" fromId="24" toId="25">
</dataflow>
<dataflow id="93" from="in_addr" to="in_load" fromId="20" toId="26">
</dataflow>
<dataflow id="94" from="w_addr" to="w_load" fromId="22" toId="27">
</dataflow>
<dataflow id="95" from="gold_addr" to="gold_load" fromId="24" toId="28">
</dataflow>
<dataflow id="96" from="w_load" to="xor_ln19" fromId="27" toId="29">
</dataflow>
<dataflow id="97" from="in_load" to="xor_ln19" fromId="26" toId="29">
</dataflow>
<dataflow id="99" from="_ssdm_op_BitConcatenate.i2.i1.i1" to="shl_ln1" fromId="98" toId="30">
</dataflow>
<dataflow id="100" from="xor_ln19" to="shl_ln1" fromId="29" toId="30">
</dataflow>
<dataflow id="102" from="StgValue_101" to="shl_ln1" fromId="101" toId="30">
</dataflow>
<dataflow id="103" from="shl_ln1" to="zext_ln19" fromId="30" toId="31">
</dataflow>
<dataflow id="104" from="gold_load" to="add_ln19" fromId="28" toId="32">
</dataflow>
<dataflow id="105" from="zext_ln19" to="add_ln19" fromId="31" toId="32">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecPipeline" to="specpipeline_ln13" fromId="106" toId="33">
</dataflow>
<dataflow id="109" from="StgValue_108" to="specpipeline_ln13" fromId="108" toId="33">
</dataflow>
<dataflow id="111" from="StgValue_110" to="specpipeline_ln13" fromId="110" toId="33">
</dataflow>
<dataflow id="112" from="StgValue_110" to="specpipeline_ln13" fromId="110" toId="33">
</dataflow>
<dataflow id="113" from="StgValue_110" to="specpipeline_ln13" fromId="110" toId="33">
</dataflow>
<dataflow id="115" from="empty_0" to="specpipeline_ln13" fromId="114" toId="33">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln13" fromId="116" toId="34">
</dataflow>
<dataflow id="119" from="StgValue_118" to="speclooptripcount_ln13" fromId="118" toId="34">
</dataflow>
<dataflow id="120" from="StgValue_118" to="speclooptripcount_ln13" fromId="118" toId="34">
</dataflow>
<dataflow id="121" from="StgValue_118" to="speclooptripcount_ln13" fromId="118" toId="34">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecLoopName" to="specloopname_ln16" fromId="122" toId="35">
</dataflow>
<dataflow id="125" from="empty_2" to="specloopname_ln16" fromId="124" toId="35">
</dataflow>
<dataflow id="126" from="add_ln19" to="store_ln19" fromId="32" toId="36">
</dataflow>
<dataflow id="127" from="gold_addr" to="store_ln19" fromId="24" toId="36">
</dataflow>
<dataflow id="128" from="icmp_ln16" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="129" from="icmp_ln16" to="StgValue_5" fromId="13" toId="5">
</dataflow>
</dataflows>


</stg>
