Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Dec 25 21:26:50 2019
| Host         : tonywu-UX310UQK running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 31
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 30         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X76Y36 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell system_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on button_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on button_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on dch1_in_0[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on dch1_in_0[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on dch1_in_0[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on dch1_in_0[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on dch1_in_0[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on dch1_in_0[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on dch1_in_0[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on dch1_in_0[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on dch2_in_0[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on dch2_in_0[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on dch2_in_0[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on dch2_in_0[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on dch2_in_0[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on dch2_in_0[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on dch2_in_0[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on dch2_in_0[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on lcd_int_i relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on lcd_bl_en_o relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on lcd_pwm_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on led_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on led_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on led_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on led_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on led_o[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on switch_ch1_0[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on switch_ch1_0[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on switch_ch2_0[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on switch_ch2_0[1] relative to clock(s) clk_fpga_0
Related violations: <none>


