#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Sep 27 19:57:52 2025
# Process ID: 2640
# Current directory: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_ConfMaster_0_0_synth_1
# Command line: vivado.exe -log TimeCard_TC_ConfMaster_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TimeCard_TC_ConfMaster_0_0.tcl
# Log file: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_ConfMaster_0_0_synth_1/TimeCard_TC_ConfMaster_0_0.vds
# Journal file: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_ConfMaster_0_0_synth_1\vivado.jou
# Running On: HOME-PC, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34281 MB
#-----------------------------------------------------------
source TimeCard_TC_ConfMaster_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.219 ; gain = 10.391
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_ConfMaster_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.cache/ip 
Command: synth_design -top TimeCard_TC_ConfMaster_0_0 -part xc7a100tfgg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.srcs/sources_1/bd/TimeCard/ip/TimeCard_TC_ConfMaster_0_0/TimeCard_TC_ConfMaster_0_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17396
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1282.219 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_ConfMaster_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_ConfMaster_0_0/synth/TimeCard_TC_ConfMaster_0_0.vhd:86]
	Parameter AxiTimeout_Gen bound to: 0 - type: integer 
	Parameter ConfigFile_Gen bound to: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/DefaultConfigFile.txt - type: string 
	Parameter ClockPeriod_Gen bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'ConfMaster' declared at 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/ConfMaster.vhd:36' bound to instance 'U0' of component 'ConfMaster' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_ConfMaster_0_0/synth/TimeCard_TC_ConfMaster_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'ConfMaster' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/ConfMaster.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'ConfMaster' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/ConfMaster.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'TimeCard_TC_ConfMaster_0_0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_ConfMaster_0_0/synth/TimeCard_TC_ConfMaster_0_0.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element AxiTimeout_CntReg_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/ConfMaster.vhd:374]
WARNING: [Synth 8-6014] Unused sequential element AxiReadData_DatReg_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/ConfMaster.vhd:356]
WARNING: [Synth 8-6014] Unused sequential element AxiResponse_DatReg_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/ConfMaster.vhd:357]
WARNING: [Synth 8-7129] Port AxiWriteRespResponse_DatIn[1] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteRespResponse_DatIn[0] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataResponse_DatIn[1] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataResponse_DatIn[0] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[31] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[30] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[29] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[28] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[27] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[26] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[25] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[24] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[23] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[22] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[21] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[20] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[19] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[18] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[17] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[16] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[15] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[14] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[13] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[12] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[11] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[10] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[9] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[8] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[7] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[6] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[5] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[4] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[3] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[2] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[1] in module ConfMaster is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[0] in module ConfMaster is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1282.219 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1282.219 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1282.219 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1282.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1349.699 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1349.699 ; gain = 67.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1349.699 ; gain = 67.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1349.699 ; gain = 67.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1349.699 ; gain = 67.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	  10 Input   32 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port AxiWriteRespResponse_DatIn[1] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteRespResponse_DatIn[0] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataResponse_DatIn[1] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataResponse_DatIn[0] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[31] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[30] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[29] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[28] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[27] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[26] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[25] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[24] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[23] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[22] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[21] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[20] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[19] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[18] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[17] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[16] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[15] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[14] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[13] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[12] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[11] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[10] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[9] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[8] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[7] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[6] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[5] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[4] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[3] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[2] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[1] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadDataData_DatIn[0] in module TimeCard_TC_ConfMaster_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1349.699 ; gain = 67.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1349.699 ; gain = 67.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1349.699 ; gain = 67.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/RomRead_DatReg_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/RomRead_DatReg_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/RomRead_DatReg_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/RomRead_DatReg_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1349.699 ; gain = 67.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1349.699 ; gain = 67.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1349.699 ; gain = 67.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1349.699 ; gain = 67.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1349.699 ; gain = 67.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1349.699 ; gain = 67.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1349.699 ; gain = 67.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |    31|
|3     |LUT2     |    35|
|4     |LUT3     |    38|
|5     |LUT4     |    16|
|6     |LUT5     |     8|
|7     |LUT6     |    13|
|8     |RAMB36E1 |     2|
|10    |FDCE     |   211|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1349.699 ; gain = 67.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 1349.699 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1349.699 ; gain = 67.480
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1349.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e17720ce
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1349.699 ; gain = 67.480
INFO: [Common 17-1381] The checkpoint 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_ConfMaster_0_0_synth_1/TimeCard_TC_ConfMaster_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP TimeCard_TC_ConfMaster_0_0, cache-ID = ae3f2ee5a600b868
INFO: [Common 17-1381] The checkpoint 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_ConfMaster_0_0_synth_1/TimeCard_TC_ConfMaster_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TimeCard_TC_ConfMaster_0_0_utilization_synth.rpt -pb TimeCard_TC_ConfMaster_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 27 19:58:54 2025...
