
Bastian_freeRTOS-TRACE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006d24  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .got          00000294  00006d24  00006d24  0000ed24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .got.plt      0000000c  00006fb8  00006fb8  0000efb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .relocate     00000440  20000000  00006fc4  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000026b0  20000440  00007404  00010440  2**2
                  ALLOC
  5 .stack        00002000  20002af0  00009ab4  00010440  2**0
                  ALLOC
  6 .ARM.attributes 00000028  00000000  00000000  00010440  2**0
                  CONTENTS, READONLY
  7 .comment      0000005b  00000000  00000000  00010468  2**0
                  CONTENTS, READONLY
  8 .debug_info   00022a33  00000000  00000000  000104c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000038b2  00000000  00000000  00032ef6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000a968  00000000  00000000  000367a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000009a8  00000000  00000000  00041110  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a80  00000000  00000000  00041ab8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00019610  00000000  00000000  00042538  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000f08b  00000000  00000000  0005bb48  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00090850  00000000  00000000  0006abd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001d0c  00000000  00000000  000fb424  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20004af0 	.word	0x20004af0
       4:	00004d99 	.word	0x00004d99
       8:	00004d95 	.word	0x00004d95
       c:	00004d95 	.word	0x00004d95
	...
      2c:	0000281d 	.word	0x0000281d
	...
      38:	00002891 	.word	0x00002891
      3c:	000028d5 	.word	0x000028d5
      40:	00004d95 	.word	0x00004d95
      44:	00004d95 	.word	0x00004d95
      48:	00004d95 	.word	0x00004d95
      4c:	00004d95 	.word	0x00004d95
      50:	00004d95 	.word	0x00004d95
      54:	00004d95 	.word	0x00004d95
      58:	00004d95 	.word	0x00004d95
      5c:	00004d95 	.word	0x00004d95
      60:	00004d95 	.word	0x00004d95
      64:	00000bd1 	.word	0x00000bd1
      68:	00000be5 	.word	0x00000be5
      6c:	00000bf9 	.word	0x00000bf9
      70:	00000c0d 	.word	0x00000c0d
	...
      7c:	00004d95 	.word	0x00004d95
      80:	00004d95 	.word	0x00004d95
      84:	00004d95 	.word	0x00004d95
      88:	00004d95 	.word	0x00004d95
      8c:	00004d95 	.word	0x00004d95
      90:	00004d95 	.word	0x00004d95
	...
      9c:	00004d95 	.word	0x00004d95
      a0:	00004d95 	.word	0x00004d95
      a4:	00004d95 	.word	0x00004d95
      a8:	00004d95 	.word	0x00004d95
      ac:	00004d95 	.word	0x00004d95

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	20000440 	.word	0x20000440
      d0:	00000000 	.word	0x00000000
      d4:	00006d24 	.word	0x00006d24

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	00006d24 	.word	0x00006d24
     104:	20000444 	.word	0x20000444
     108:	00006d24 	.word	0x00006d24
     10c:	00000000 	.word	0x00000000

00000110 <timer_irda_sync_callback>:
		break;
	}
}

void timer_irda_sync_callback(TimerHandle_t pxTimer)
{
     110:	b082      	sub	sp, #8
     112:	4b09      	ldr	r3, [pc, #36]	; (138 <timer_irda_sync_callback+0x28>)
     114:	447b      	add	r3, pc
	configASSERT( pxTimer );
     116:	2800      	cmp	r0, #0
     118:	d101      	bne.n	11e <timer_irda_sync_callback+0xe>
     11a:	b672      	cpsid	i
     11c:	e7fe      	b.n	11c <timer_irda_sync_callback+0xc>
	// This is the timeout timer that should perform the following if reached
	
	switch ( irda_comm_state ) {
     11e:	4a07      	ldr	r2, [pc, #28]	; (13c <timer_irda_sync_callback+0x2c>)
     120:	589a      	ldr	r2, [r3, r2]
     122:	9201      	str	r2, [sp, #4]
     124:	7812      	ldrb	r2, [r2, #0]
     126:	2a02      	cmp	r2, #2
     128:	d103      	bne.n	132 <timer_irda_sync_callback+0x22>
		case IRDA_BEACON_BACK_PING:
			// There was no Back-Ping detected
			irda_comm_state = IRDA_BEACON_PING;
     12a:	4a04      	ldr	r2, [pc, #16]	; (13c <timer_irda_sync_callback+0x2c>)
     12c:	589a      	ldr	r2, [r3, r2]
     12e:	2301      	movs	r3, #1
     130:	7013      	strb	r3, [r2, #0]
		break;
	}
     132:	b002      	add	sp, #8
     134:	4770      	bx	lr
     136:	46c0      	nop			; (mov r8, r8)
     138:	00006c0c 	.word	0x00006c0c
     13c:	00000100 	.word	0x00000100

00000140 <timer_irda_ping_callback>:
		system_interrupt_disable_global();
	}
}

void timer_irda_ping_callback(TimerHandle_t pxTimer) 
{
     140:	b510      	push	{r4, lr}
     142:	b082      	sub	sp, #8
     144:	4c1a      	ldr	r4, [pc, #104]	; (1b0 <timer_irda_ping_callback+0x70>)
     146:	447c      	add	r4, pc
	configASSERT( pxTimer );
     148:	2800      	cmp	r0, #0
     14a:	d101      	bne.n	150 <timer_irda_ping_callback+0x10>
     14c:	b672      	cpsid	i
     14e:	e7fe      	b.n	14e <timer_irda_ping_callback+0xe>
	// This is the timeout timer that should perform the following if reached
	
	switch ( irda_comm_state ) {
     150:	4b18      	ldr	r3, [pc, #96]	; (1b4 <timer_irda_ping_callback+0x74>)
     152:	58e3      	ldr	r3, [r4, r3]
     154:	7818      	ldrb	r0, [r3, #0]
     156:	3801      	subs	r0, #1
     158:	2807      	cmp	r0, #7
     15a:	d827      	bhi.n	1ac <timer_irda_ping_callback+0x6c>
     15c:	f005 fb94 	bl	5888 <__gnu_thumb1_case_uqi>
     160:	0426040a 	.word	0x0426040a
     164:	04262626 	.word	0x04262626
		case IRDA_BEACON_STAGE_5_RX:	// Stage 5 message has just been sent
		case IRDA_BEACON_STAGE_9:
		case IRDA_BEACON_BACK_PING:
			// Change the state of the machine
			irda_comm_state = IRDA_BEACON_PING;	// We are starting to wait for the Back-Ping
     168:	4b12      	ldr	r3, [pc, #72]	; (1b4 <timer_irda_ping_callback+0x74>)
     16a:	58e3      	ldr	r3, [r4, r3]
     16c:	9301      	str	r3, [sp, #4]
     16e:	2301      	movs	r3, #1
     170:	9a01      	ldr	r2, [sp, #4]
     172:	7013      	strb	r3, [r2, #0]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     174:	2280      	movs	r2, #128	; 0x80
     176:	0492      	lsls	r2, r2, #18
     178:	4b0f      	ldr	r3, [pc, #60]	; (1b8 <timer_irda_ping_callback+0x78>)
     17a:	615a      	str	r2, [r3, #20]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     17c:	4b0f      	ldr	r3, [pc, #60]	; (1bc <timer_irda_ping_callback+0x7c>)
     17e:	58e3      	ldr	r3, [r4, r3]
     180:	681a      	ldr	r2, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     182:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     184:	2b00      	cmp	r3, #0
     186:	d1fc      	bne.n	182 <timer_irda_ping_callback+0x42>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Disable RX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
     188:	6851      	ldr	r1, [r2, #4]
     18a:	4b0d      	ldr	r3, [pc, #52]	; (1c0 <timer_irda_ping_callback+0x80>)
     18c:	400b      	ands	r3, r1
     18e:	6053      	str	r3, [r2, #4]
			module->receiver_enabled = false;
     190:	4b0a      	ldr	r3, [pc, #40]	; (1bc <timer_irda_ping_callback+0x7c>)
     192:	58e0      	ldr	r0, [r4, r3]
     194:	2300      	movs	r3, #0
     196:	7183      	strb	r3, [r0, #6]
		case IRDA_BEACON_PING:
			port_pin_set_output_level(LED_ERROR, pdFALSE);
				// There was no significant response to the ping, 
					// Reset accordingly
			usart_disable_transceiver(&irda_master, USART_TRANSCEIVER_RX);
			usart_abort_job( &irda_master, USART_TRANSCEIVER_RX );
     198:	2100      	movs	r1, #0
     19a:	4b0a      	ldr	r3, [pc, #40]	; (1c4 <timer_irda_ping_callback+0x84>)
     19c:	58e3      	ldr	r3, [r4, r3]
     19e:	4798      	blx	r3
			
				// The IrDA task is now to reset and ping again
			vTaskResume( irda_task_handler );
     1a0:	4b09      	ldr	r3, [pc, #36]	; (1c8 <timer_irda_ping_callback+0x88>)
     1a2:	58e3      	ldr	r3, [r4, r3]
     1a4:	6818      	ldr	r0, [r3, #0]
     1a6:	4b09      	ldr	r3, [pc, #36]	; (1cc <timer_irda_ping_callback+0x8c>)
     1a8:	58e3      	ldr	r3, [r4, r3]
     1aa:	4798      	blx	r3
		break;
	}
}
     1ac:	b002      	add	sp, #8
     1ae:	bd10      	pop	{r4, pc}
     1b0:	00006bda 	.word	0x00006bda
     1b4:	00000100 	.word	0x00000100
     1b8:	41004400 	.word	0x41004400
     1bc:	00000170 	.word	0x00000170
     1c0:	fffdffff 	.word	0xfffdffff
     1c4:	00000040 	.word	0x00000040
     1c8:	000001b0 	.word	0x000001b0
     1cc:	00000150 	.word	0x00000150

000001d0 <irda_communication_task>:

//#define IRDA_BEACON_PING	(( uint8_t ) 0x01 )		// This is the 
uint8_t irda_comm_state;
uint8_t irda_tx_array[6] = { 0 };
uint8_t irda_rx_array[6] = { 0 };
void irda_communication_task(void) {
     1d0:	b5f0      	push	{r4, r5, r6, r7, lr}
     1d2:	4647      	mov	r7, r8
     1d4:	b480      	push	{r7}
     1d6:	b084      	sub	sp, #16
     1d8:	4c52      	ldr	r4, [pc, #328]	; (324 <irda_communication_task+0x154>)
     1da:	447c      	add	r4, pc
	
	// Start this task by pinging out
	irda_comm_state = IRDA_BEACON_PING;
     1dc:	4b52      	ldr	r3, [pc, #328]	; (328 <irda_communication_task+0x158>)
     1de:	58e3      	ldr	r3, [r4, r3]
     1e0:	9303      	str	r3, [sp, #12]
     1e2:	2301      	movs	r3, #1
     1e4:	9a03      	ldr	r2, [sp, #12]
     1e6:	7013      	strb	r3, [r2, #0]
	
	while (1) {
		//port_pin_toggle_output_level(LED_BUSY);
		switch( irda_comm_state )
     1e8:	4b4f      	ldr	r3, [pc, #316]	; (328 <irda_communication_task+0x158>)
     1ea:	58e6      	ldr	r6, [r4, r3]
     1ec:	46b0      	mov	r8, r6
				usart_disable_transceiver(&irda_master, USART_TRANSCEIVER_RX);
				usart_write_buffer_job(&irda_master, irda_tx_array,3);	// Send three bytes over IR
			break;
			case IRDA_BEACON_STAGE_5:	// Stage 5 message has just been sent
				// Send out the ping and wait
				irda_tx_array[0] = 0xCC;
     1ee:	27cc      	movs	r7, #204	; 0xcc
				irda_tx_array[4] = 0xCC;
				
				//port_pin_set_output_level(LED_ERROR, pdTRUE);
				
				// Reset the Sync Timer
				xTimerReset(timer_IrDA_Ping, 0);	// Reset the Ping timer immediately
     1f0:	2500      	movs	r5, #0
	// Start this task by pinging out
	irda_comm_state = IRDA_BEACON_PING;
	
	while (1) {
		//port_pin_toggle_output_level(LED_BUSY);
		switch( irda_comm_state )
     1f2:	4642      	mov	r2, r8
     1f4:	7813      	ldrb	r3, [r2, #0]
     1f6:	2b03      	cmp	r3, #3
     1f8:	d02e      	beq.n	258 <irda_communication_task+0x88>
     1fa:	2b08      	cmp	r3, #8
     1fc:	d057      	beq.n	2ae <irda_communication_task+0xde>
     1fe:	2b01      	cmp	r3, #1
     200:	d000      	beq.n	204 <irda_communication_task+0x34>
     202:	e07f      	b.n	304 <irda_communication_task+0x134>
		{
			case IRDA_BEACON_PING:
				// Send out the ping and wait
				irda_tx_array[0] = 0xAA;
     204:	4b49      	ldr	r3, [pc, #292]	; (32c <irda_communication_task+0x15c>)
     206:	58e3      	ldr	r3, [r4, r3]
     208:	22aa      	movs	r2, #170	; 0xaa
     20a:	701a      	strb	r2, [r3, #0]
				irda_tx_array[1] = 0xAA;
     20c:	705a      	strb	r2, [r3, #1]
				irda_tx_array[2] = 0xAA;
     20e:	709a      	strb	r2, [r3, #2]
				
				// Reset the Sync Timer
				xTimerReset(timer_IrDA_Ping, 0);	// Reset the Ping timer immediately
     210:	4b47      	ldr	r3, [pc, #284]	; (330 <irda_communication_task+0x160>)
     212:	58e3      	ldr	r3, [r4, r3]
     214:	681e      	ldr	r6, [r3, #0]
     216:	4b47      	ldr	r3, [pc, #284]	; (334 <irda_communication_task+0x164>)
     218:	58e3      	ldr	r3, [r4, r3]
     21a:	4798      	blx	r3
     21c:	1c02      	adds	r2, r0, #0
     21e:	9500      	str	r5, [sp, #0]
     220:	1c30      	adds	r0, r6, #0
     222:	2102      	movs	r1, #2
     224:	1c2b      	adds	r3, r5, #0
     226:	4e44      	ldr	r6, [pc, #272]	; (338 <irda_communication_task+0x168>)
     228:	59a6      	ldr	r6, [r4, r6]
     22a:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     22c:	4b43      	ldr	r3, [pc, #268]	; (33c <irda_communication_task+0x16c>)
     22e:	58e3      	ldr	r3, [r4, r3]
     230:	681b      	ldr	r3, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     232:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     234:	2a00      	cmp	r2, #0
     236:	d1fc      	bne.n	232 <irda_communication_task+0x62>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Disable RX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
     238:	6859      	ldr	r1, [r3, #4]
     23a:	4a41      	ldr	r2, [pc, #260]	; (340 <irda_communication_task+0x170>)
     23c:	400a      	ands	r2, r1
     23e:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = false;
     240:	4b3e      	ldr	r3, [pc, #248]	; (33c <irda_communication_task+0x16c>)
     242:	58e0      	ldr	r0, [r4, r3]
     244:	7185      	strb	r5, [r0, #6]
				usart_disable_transceiver(&irda_master, USART_TRANSCEIVER_RX);
				usart_write_buffer_job(&irda_master, irda_tx_array,3);	// Send three bytes over IR
     246:	4b39      	ldr	r3, [pc, #228]	; (32c <irda_communication_task+0x15c>)
     248:	58e3      	ldr	r3, [r4, r3]
     24a:	9303      	str	r3, [sp, #12]
     24c:	1c19      	adds	r1, r3, #0
     24e:	2203      	movs	r2, #3
     250:	4b3c      	ldr	r3, [pc, #240]	; (344 <irda_communication_task+0x174>)
     252:	58e3      	ldr	r3, [r4, r3]
     254:	4798      	blx	r3
			break;
     256:	e055      	b.n	304 <irda_communication_task+0x134>
			case IRDA_BEACON_STAGE_5:	// Stage 5 message has just been sent
				// Send out the ping and wait
				irda_tx_array[0] = 0xCC;
     258:	4b34      	ldr	r3, [pc, #208]	; (32c <irda_communication_task+0x15c>)
     25a:	58e3      	ldr	r3, [r4, r3]
     25c:	701f      	strb	r7, [r3, #0]
				irda_tx_array[1] = 0xCC;
     25e:	705f      	strb	r7, [r3, #1]
				irda_tx_array[2] = 0xCC;
     260:	709f      	strb	r7, [r3, #2]
				irda_tx_array[3] = 0xCC;
     262:	70df      	strb	r7, [r3, #3]
				irda_tx_array[4] = 0xCC;
     264:	711f      	strb	r7, [r3, #4]
				
				//port_pin_set_output_level(LED_ERROR, pdTRUE);
				
				// Reset the Sync Timer
				xTimerReset(timer_IrDA_Ping, 0);	// Reset the Ping timer immediately
     266:	4b32      	ldr	r3, [pc, #200]	; (330 <irda_communication_task+0x160>)
     268:	58e3      	ldr	r3, [r4, r3]
     26a:	681e      	ldr	r6, [r3, #0]
     26c:	4b31      	ldr	r3, [pc, #196]	; (334 <irda_communication_task+0x164>)
     26e:	58e3      	ldr	r3, [r4, r3]
     270:	4798      	blx	r3
     272:	1c02      	adds	r2, r0, #0
     274:	9500      	str	r5, [sp, #0]
     276:	1c30      	adds	r0, r6, #0
     278:	2102      	movs	r1, #2
     27a:	1c2b      	adds	r3, r5, #0
     27c:	4e2e      	ldr	r6, [pc, #184]	; (338 <irda_communication_task+0x168>)
     27e:	59a6      	ldr	r6, [r4, r6]
     280:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     282:	4b2e      	ldr	r3, [pc, #184]	; (33c <irda_communication_task+0x16c>)
     284:	58e3      	ldr	r3, [r4, r3]
     286:	681b      	ldr	r3, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     288:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     28a:	2a00      	cmp	r2, #0
     28c:	d1fc      	bne.n	288 <irda_communication_task+0xb8>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Disable RX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
     28e:	6859      	ldr	r1, [r3, #4]
     290:	4a2b      	ldr	r2, [pc, #172]	; (340 <irda_communication_task+0x170>)
     292:	400a      	ands	r2, r1
     294:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = false;
     296:	4b29      	ldr	r3, [pc, #164]	; (33c <irda_communication_task+0x16c>)
     298:	58e0      	ldr	r0, [r4, r3]
     29a:	7185      	strb	r5, [r0, #6]
				usart_disable_transceiver(&irda_master, USART_TRANSCEIVER_RX);
				usart_write_buffer_job(&irda_master, irda_tx_array,5);	// Send three bytes over IR
     29c:	4b23      	ldr	r3, [pc, #140]	; (32c <irda_communication_task+0x15c>)
     29e:	58e3      	ldr	r3, [r4, r3]
     2a0:	9303      	str	r3, [sp, #12]
     2a2:	1c19      	adds	r1, r3, #0
     2a4:	2205      	movs	r2, #5
     2a6:	4b27      	ldr	r3, [pc, #156]	; (344 <irda_communication_task+0x174>)
     2a8:	58e3      	ldr	r3, [r4, r3]
     2aa:	4798      	blx	r3
			break;
     2ac:	e02a      	b.n	304 <irda_communication_task+0x134>
			case IRDA_BEACON_STAGE_9:	// Stage 5 message has just been sent
				// Send out the ping and wait
				irda_tx_array[0] = 0xEE;
     2ae:	4b1f      	ldr	r3, [pc, #124]	; (32c <irda_communication_task+0x15c>)
     2b0:	58e3      	ldr	r3, [r4, r3]
     2b2:	22ee      	movs	r2, #238	; 0xee
     2b4:	701a      	strb	r2, [r3, #0]
				irda_tx_array[1] = 0xEE;
     2b6:	705a      	strb	r2, [r3, #1]
				irda_tx_array[2] = 0xEE;
     2b8:	709a      	strb	r2, [r3, #2]
				irda_tx_array[3] = 0xEE;
     2ba:	70da      	strb	r2, [r3, #3]
				irda_tx_array[4] = 0xEE;
     2bc:	711a      	strb	r2, [r3, #4]
			
				//port_pin_set_output_level(LED_ERROR, pdTRUE);
			
				// Reset the Sync Timer
				xTimerReset(timer_IrDA_Ping, 0);	// Reset the Ping timer immediately
     2be:	4b1c      	ldr	r3, [pc, #112]	; (330 <irda_communication_task+0x160>)
     2c0:	58e3      	ldr	r3, [r4, r3]
     2c2:	681e      	ldr	r6, [r3, #0]
     2c4:	4b1b      	ldr	r3, [pc, #108]	; (334 <irda_communication_task+0x164>)
     2c6:	58e3      	ldr	r3, [r4, r3]
     2c8:	4798      	blx	r3
     2ca:	1c02      	adds	r2, r0, #0
     2cc:	9500      	str	r5, [sp, #0]
     2ce:	1c30      	adds	r0, r6, #0
     2d0:	2102      	movs	r1, #2
     2d2:	1c2b      	adds	r3, r5, #0
     2d4:	4e18      	ldr	r6, [pc, #96]	; (338 <irda_communication_task+0x168>)
     2d6:	59a6      	ldr	r6, [r4, r6]
     2d8:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     2da:	4b18      	ldr	r3, [pc, #96]	; (33c <irda_communication_task+0x16c>)
     2dc:	58e3      	ldr	r3, [r4, r3]
     2de:	681b      	ldr	r3, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     2e0:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     2e2:	2a00      	cmp	r2, #0
     2e4:	d1fc      	bne.n	2e0 <irda_communication_task+0x110>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Disable RX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
     2e6:	6859      	ldr	r1, [r3, #4]
     2e8:	4a15      	ldr	r2, [pc, #84]	; (340 <irda_communication_task+0x170>)
     2ea:	400a      	ands	r2, r1
     2ec:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = false;
     2ee:	4b13      	ldr	r3, [pc, #76]	; (33c <irda_communication_task+0x16c>)
     2f0:	58e0      	ldr	r0, [r4, r3]
     2f2:	7185      	strb	r5, [r0, #6]
				usart_disable_transceiver(&irda_master, USART_TRANSCEIVER_RX);
				usart_write_buffer_job(&irda_master, irda_tx_array,5);	// Send three bytes over IR
     2f4:	4b0d      	ldr	r3, [pc, #52]	; (32c <irda_communication_task+0x15c>)
     2f6:	58e3      	ldr	r3, [r4, r3]
     2f8:	9303      	str	r3, [sp, #12]
     2fa:	1c19      	adds	r1, r3, #0
     2fc:	2205      	movs	r2, #5
     2fe:	4b11      	ldr	r3, [pc, #68]	; (344 <irda_communication_task+0x174>)
     300:	58e3      	ldr	r3, [r4, r3]
     302:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
     304:	4b10      	ldr	r3, [pc, #64]	; (348 <irda_communication_task+0x178>)
     306:	58e6      	ldr	r6, [r4, r3]
     308:	2301      	movs	r3, #1
     30a:	7033      	strb	r3, [r6, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     30c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     310:	b662      	cpsie	i
			break;
		}
		
		system_interrupt_enable_global();
		vTaskSuspend( NULL );
     312:	1c28      	adds	r0, r5, #0
     314:	4b0d      	ldr	r3, [pc, #52]	; (34c <irda_communication_task+0x17c>)
     316:	58e3      	ldr	r3, [r4, r3]
     318:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     31a:	b672      	cpsid	i
     31c:	f3bf 8f5f 	dmb	sy
 * Disabled global interrupts in the device, preventing any enabled interrupt
 * handlers from executing.
 */
static inline void system_interrupt_disable_global(void)
{
	cpu_irq_disable();
     320:	7035      	strb	r5, [r6, #0]
     322:	e766      	b.n	1f2 <irda_communication_task+0x22>
     324:	00006b46 	.word	0x00006b46
     328:	00000100 	.word	0x00000100
     32c:	000000c0 	.word	0x000000c0
     330:	0000017c 	.word	0x0000017c
     334:	000000f4 	.word	0x000000f4
     338:	0000016c 	.word	0x0000016c
     33c:	00000170 	.word	0x00000170
     340:	fffdffff 	.word	0xfffdffff
     344:	00000264 	.word	0x00000264
     348:	000000b0 	.word	0x000000b0
     34c:	00000174 	.word	0x00000174

00000350 <main>:
TaskHandle_t irda_task_handler;

//struct tc_module tc_instance;

int main(void)
{
     350:	b5f0      	push	{r4, r5, r6, r7, lr}
     352:	b089      	sub	sp, #36	; 0x24
     354:	4c2f      	ldr	r4, [pc, #188]	; (414 <main+0xc4>)
     356:	447c      	add	r4, pc
    /* Initialize the SAM system */
	system_init();
     358:	4b2f      	ldr	r3, [pc, #188]	; (418 <main+0xc8>)
     35a:	58e3      	ldr	r3, [r4, r3]
     35c:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     35e:	2701      	movs	r7, #1
     360:	ad07      	add	r5, sp, #28
     362:	706f      	strb	r7, [r5, #1]
	config->powersave  = false;
     364:	2600      	movs	r6, #0
     366:	70ae      	strb	r6, [r5, #2]
	//////////////////////////////////////////////////////////////////////////
	// Set the LED outputs for this board.
	struct port_config led_out;
	port_get_config_defaults(&led_out);
	
	led_out.direction = PORT_PIN_DIR_OUTPUT;
     368:	702f      	strb	r7, [r5, #0]
	port_pin_set_config(LED_BUSY, &led_out);
     36a:	201b      	movs	r0, #27
     36c:	1c29      	adds	r1, r5, #0
     36e:	4b2b      	ldr	r3, [pc, #172]	; (41c <main+0xcc>)
     370:	58e3      	ldr	r3, [r4, r3]
     372:	9304      	str	r3, [sp, #16]
     374:	4798      	blx	r3
	port_pin_set_config(LED_ERROR, &led_out);
     376:	2019      	movs	r0, #25
     378:	1c29      	adds	r1, r5, #0
     37a:	9d04      	ldr	r5, [sp, #16]
     37c:	47a8      	blx	r5
	//////////////////////////////////////////////////////////////////////////
	
	//////////////////////////////////////////////////////////////////////////
	// Start the IrDA communication port
	bastian_IrDA_configuration();
     37e:	4b28      	ldr	r3, [pc, #160]	; (420 <main+0xd0>)
     380:	58e3      	ldr	r3, [r4, r3]
     382:	4798      	blx	r3
	
	// Start the trace logger
	vTraceInitTraceData();
     384:	4b27      	ldr	r3, [pc, #156]	; (424 <main+0xd4>)
     386:	58e3      	ldr	r3, [r4, r3]
     388:	4798      	blx	r3
	
	// Start the trace
	uiTraceStart();
     38a:	4b27      	ldr	r3, [pc, #156]	; (428 <main+0xd8>)
     38c:	58e3      	ldr	r3, [r4, r3]
     38e:	4798      	blx	r3
	
	// Create the task
	xTaskCreate(irda_communication_task,
     390:	4b26      	ldr	r3, [pc, #152]	; (42c <main+0xdc>)
     392:	58e3      	ldr	r3, [r4, r3]
     394:	9304      	str	r3, [sp, #16]
     396:	2302      	movs	r3, #2
     398:	9300      	str	r3, [sp, #0]
     39a:	4b25      	ldr	r3, [pc, #148]	; (430 <main+0xe0>)
     39c:	58e3      	ldr	r3, [r4, r3]
     39e:	9301      	str	r3, [sp, #4]
     3a0:	9602      	str	r6, [sp, #8]
     3a2:	9603      	str	r6, [sp, #12]
     3a4:	9804      	ldr	r0, [sp, #16]
     3a6:	4923      	ldr	r1, [pc, #140]	; (434 <main+0xe4>)
     3a8:	4479      	add	r1, pc
     3aa:	2246      	movs	r2, #70	; 0x46
     3ac:	2300      	movs	r3, #0
     3ae:	4d22      	ldr	r5, [pc, #136]	; (438 <main+0xe8>)
     3b0:	5965      	ldr	r5, [r4, r5]
     3b2:	47a8      	blx	r5
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
     3b4:	4b21      	ldr	r3, [pc, #132]	; (43c <main+0xec>)
     3b6:	58e3      	ldr	r3, [r4, r3]
     3b8:	701f      	strb	r7, [r3, #0]
     3ba:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     3be:	b662      	cpsie	i
	
	// Enable global interrupts
	system_interrupt_enable_global();
	
	// Create the necessary timer
	timer_IrDA_Ping = xTimerCreate("Ping", 3, pdFALSE, 0, timer_irda_ping_callback);
     3c0:	4b1f      	ldr	r3, [pc, #124]	; (440 <main+0xf0>)
     3c2:	58e3      	ldr	r3, [r4, r3]
     3c4:	9300      	str	r3, [sp, #0]
     3c6:	481f      	ldr	r0, [pc, #124]	; (444 <main+0xf4>)
     3c8:	4478      	add	r0, pc
     3ca:	2103      	movs	r1, #3
     3cc:	2200      	movs	r2, #0
     3ce:	2300      	movs	r3, #0
     3d0:	4d1d      	ldr	r5, [pc, #116]	; (448 <main+0xf8>)
     3d2:	5965      	ldr	r5, [r4, r5]
     3d4:	47a8      	blx	r5
     3d6:	4b1d      	ldr	r3, [pc, #116]	; (44c <main+0xfc>)
     3d8:	58e7      	ldr	r7, [r4, r3]
     3da:	6038      	str	r0, [r7, #0]
	timer_IrDA_Sync = xTimerCreate("Sync", 1, pdFALSE, 1, timer_irda_sync_callback );
     3dc:	4b1c      	ldr	r3, [pc, #112]	; (450 <main+0x100>)
     3de:	58e3      	ldr	r3, [r4, r3]
     3e0:	9300      	str	r3, [sp, #0]
     3e2:	481c      	ldr	r0, [pc, #112]	; (454 <main+0x104>)
     3e4:	4478      	add	r0, pc
     3e6:	2101      	movs	r1, #1
     3e8:	2200      	movs	r2, #0
     3ea:	2301      	movs	r3, #1
     3ec:	47a8      	blx	r5
     3ee:	4b1a      	ldr	r3, [pc, #104]	; (458 <main+0x108>)
     3f0:	58e3      	ldr	r3, [r4, r3]
     3f2:	6018      	str	r0, [r3, #0]
	xTimerStart(timer_IrDA_Ping, 0);	// Start timer that keeps track of Linking
     3f4:	683d      	ldr	r5, [r7, #0]
     3f6:	4b19      	ldr	r3, [pc, #100]	; (45c <main+0x10c>)
     3f8:	58e3      	ldr	r3, [r4, r3]
     3fa:	4798      	blx	r3
     3fc:	1c02      	adds	r2, r0, #0
     3fe:	9600      	str	r6, [sp, #0]
     400:	1c28      	adds	r0, r5, #0
     402:	2101      	movs	r1, #1
     404:	2300      	movs	r3, #0
     406:	4d16      	ldr	r5, [pc, #88]	; (460 <main+0x110>)
     408:	5965      	ldr	r5, [r4, r5]
     40a:	47a8      	blx	r5
	//xTimerStart(timer_IrDA_Sync, 0);	// Start ping timer
	
	// ..and let FreeRTOS run tasks!
	vTaskStartScheduler();
     40c:	4b15      	ldr	r3, [pc, #84]	; (464 <main+0x114>)
     40e:	58e3      	ldr	r3, [r4, r3]
     410:	4798      	blx	r3
     412:	e7fe      	b.n	412 <main+0xc2>
     414:	000069ca 	.word	0x000069ca
     418:	00000034 	.word	0x00000034
     41c:	000001d0 	.word	0x000001d0
     420:	00000194 	.word	0x00000194
     424:	0000024c 	.word	0x0000024c
     428:	000000ec 	.word	0x000000ec
     42c:	000001e8 	.word	0x000001e8
     430:	000001b0 	.word	0x000001b0
     434:	00005980 	.word	0x00005980
     438:	00000068 	.word	0x00000068
     43c:	000000b0 	.word	0x000000b0
     440:	000001c8 	.word	0x000001c8
     444:	00005968 	.word	0x00005968
     448:	00000014 	.word	0x00000014
     44c:	0000017c 	.word	0x0000017c
     450:	0000020c 	.word	0x0000020c
     454:	00005954 	.word	0x00005954
     458:	000000fc 	.word	0x000000fc
     45c:	000000f4 	.word	0x000000f4
     460:	0000016c 	.word	0x0000016c
     464:	000001e4 	.word	0x000001e4

00000468 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     468:	b510      	push	{r4, lr}
     46a:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     46c:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     46e:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     470:	4299      	cmp	r1, r3
     472:	d30c      	bcc.n	48e <_sercom_get_sync_baud_val+0x26>
     474:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     476:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
     478:	1c60      	adds	r0, r4, #1
     47a:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     47c:	428b      	cmp	r3, r1
     47e:	d801      	bhi.n	484 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
     480:	1c04      	adds	r4, r0, #0
     482:	e7f8      	b.n	476 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     484:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     486:	2cff      	cmp	r4, #255	; 0xff
     488:	d801      	bhi.n	48e <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     48a:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     48c:	2000      	movs	r0, #0
	}
}
     48e:	bd10      	pop	{r4, pc}

00000490 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     490:	b5f0      	push	{r4, r5, r6, r7, lr}
     492:	465f      	mov	r7, fp
     494:	4656      	mov	r6, sl
     496:	464d      	mov	r5, r9
     498:	4644      	mov	r4, r8
     49a:	b4f0      	push	{r4, r5, r6, r7}
     49c:	b087      	sub	sp, #28
     49e:	1c06      	adds	r6, r0, #0
     4a0:	1c0d      	adds	r5, r1, #0
     4a2:	9204      	str	r2, [sp, #16]
     4a4:	aa10      	add	r2, sp, #64	; 0x40
     4a6:	7810      	ldrb	r0, [r2, #0]
     4a8:	4a67      	ldr	r2, [pc, #412]	; (648 <_sercom_get_async_baud_val+0x1b8>)
     4aa:	447a      	add	r2, pc
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     4ac:	1c31      	adds	r1, r6, #0
     4ae:	4341      	muls	r1, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     4b0:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     4b2:	42a9      	cmp	r1, r5
     4b4:	d900      	bls.n	4b8 <_sercom_get_async_baud_val+0x28>
     4b6:	e0ba      	b.n	62e <_sercom_get_async_baud_val+0x19e>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     4b8:	2b00      	cmp	r3, #0
     4ba:	d14f      	bne.n	55c <_sercom_get_async_baud_val+0xcc>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     4bc:	4b63      	ldr	r3, [pc, #396]	; (64c <_sercom_get_async_baud_val+0x1bc>)
     4be:	58d3      	ldr	r3, [r2, r3]
     4c0:	9302      	str	r3, [sp, #8]
     4c2:	2100      	movs	r1, #0
     4c4:	1c32      	adds	r2, r6, #0
     4c6:	2300      	movs	r3, #0
     4c8:	9c02      	ldr	r4, [sp, #8]
     4ca:	47a0      	blx	r4
     4cc:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     4ce:	1c2e      	adds	r6, r5, #0
     4d0:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     4d2:	2000      	movs	r0, #0
     4d4:	2100      	movs	r1, #0
     4d6:	2200      	movs	r2, #0
     4d8:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     4da:	253f      	movs	r5, #63	; 0x3f
     4dc:	46ac      	mov	ip, r5
		bit_shift = (uint64_t)1 << i;
     4de:	2401      	movs	r4, #1
     4e0:	46a0      	mov	r8, r4
     4e2:	9002      	str	r0, [sp, #8]
     4e4:	9103      	str	r1, [sp, #12]
     4e6:	4661      	mov	r1, ip
     4e8:	3920      	subs	r1, #32
     4ea:	d403      	bmi.n	4f4 <_sercom_get_async_baud_val+0x64>
     4ec:	4645      	mov	r5, r8
     4ee:	408d      	lsls	r5, r1
     4f0:	46a9      	mov	r9, r5
     4f2:	e005      	b.n	500 <_sercom_get_async_baud_val+0x70>
     4f4:	2020      	movs	r0, #32
     4f6:	4661      	mov	r1, ip
     4f8:	1a44      	subs	r4, r0, r1
     4fa:	4645      	mov	r5, r8
     4fc:	40e5      	lsrs	r5, r4
     4fe:	46a9      	mov	r9, r5
     500:	4640      	mov	r0, r8
     502:	4661      	mov	r1, ip
     504:	4088      	lsls	r0, r1
     506:	4682      	mov	sl, r0

		r = r << 1;
     508:	1c10      	adds	r0, r2, #0
     50a:	1c19      	adds	r1, r3, #0
     50c:	1880      	adds	r0, r0, r2
     50e:	4159      	adcs	r1, r3
     510:	1c02      	adds	r2, r0, #0
     512:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     514:	465c      	mov	r4, fp
     516:	464d      	mov	r5, r9
     518:	422c      	tst	r4, r5
     51a:	d002      	beq.n	522 <_sercom_get_async_baud_val+0x92>
			r |= 0x01;
     51c:	4642      	mov	r2, r8
     51e:	4302      	orrs	r2, r0
     520:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     522:	429f      	cmp	r7, r3
     524:	d80c      	bhi.n	540 <_sercom_get_async_baud_val+0xb0>
     526:	d101      	bne.n	52c <_sercom_get_async_baud_val+0x9c>
     528:	4296      	cmp	r6, r2
     52a:	d809      	bhi.n	540 <_sercom_get_async_baud_val+0xb0>
			r = r - d;
     52c:	1b92      	subs	r2, r2, r6
     52e:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     530:	4650      	mov	r0, sl
     532:	9902      	ldr	r1, [sp, #8]
     534:	4308      	orrs	r0, r1
     536:	4649      	mov	r1, r9
     538:	9c03      	ldr	r4, [sp, #12]
     53a:	4321      	orrs	r1, r4
     53c:	9002      	str	r0, [sp, #8]
     53e:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     540:	4665      	mov	r5, ip
     542:	3d01      	subs	r5, #1
     544:	46ac      	mov	ip, r5
     546:	d2ce      	bcs.n	4e6 <_sercom_get_async_baud_val+0x56>
     548:	9802      	ldr	r0, [sp, #8]
     54a:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
     54c:	4b3d      	ldr	r3, [pc, #244]	; (644 <_sercom_get_async_baud_val+0x1b4>)
     54e:	4a3c      	ldr	r2, [pc, #240]	; (640 <_sercom_get_async_baud_val+0x1b0>)
     550:	1a12      	subs	r2, r2, r0
     552:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     554:	0c11      	lsrs	r1, r2, #16
     556:	041b      	lsls	r3, r3, #16
     558:	4319      	orrs	r1, r3
     55a:	e065      	b.n	628 <_sercom_get_async_baud_val+0x198>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     55c:	2100      	movs	r1, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     55e:	2b01      	cmp	r3, #1
     560:	d162      	bne.n	628 <_sercom_get_async_baud_val+0x198>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     562:	0f6c      	lsrs	r4, r5, #29
     564:	00ed      	lsls	r5, r5, #3
     566:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
     568:	4b38      	ldr	r3, [pc, #224]	; (64c <_sercom_get_async_baud_val+0x1bc>)
     56a:	58d3      	ldr	r3, [r2, r3]
     56c:	9302      	str	r3, [sp, #8]
     56e:	1c32      	adds	r2, r6, #0
     570:	2300      	movs	r3, #0
     572:	9e02      	ldr	r6, [sp, #8]
     574:	47b0      	blx	r6
     576:	1c06      	adds	r6, r0, #0
     578:	1c0f      	adds	r7, r1, #0
     57a:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     57c:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     57e:	9602      	str	r6, [sp, #8]
     580:	9703      	str	r7, [sp, #12]
     582:	469a      	mov	sl, r3
     584:	46a1      	mov	r9, r4
     586:	4657      	mov	r7, sl
     588:	b2ff      	uxtb	r7, r7
     58a:	9705      	str	r7, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     58c:	2000      	movs	r0, #0
     58e:	4680      	mov	r8, r0
     590:	2200      	movs	r2, #0
     592:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     594:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     596:	1c27      	adds	r7, r4, #0
     598:	3f20      	subs	r7, #32
     59a:	d403      	bmi.n	5a4 <_sercom_get_async_baud_val+0x114>
     59c:	1c29      	adds	r1, r5, #0
     59e:	40b9      	lsls	r1, r7
     5a0:	9101      	str	r1, [sp, #4]
     5a2:	e004      	b.n	5ae <_sercom_get_async_baud_val+0x11e>
     5a4:	2620      	movs	r6, #32
     5a6:	1b37      	subs	r7, r6, r4
     5a8:	1c28      	adds	r0, r5, #0
     5aa:	40f8      	lsrs	r0, r7
     5ac:	9001      	str	r0, [sp, #4]
     5ae:	1c29      	adds	r1, r5, #0
     5b0:	40a1      	lsls	r1, r4
     5b2:	9100      	str	r1, [sp, #0]

		r = r << 1;
     5b4:	1c10      	adds	r0, r2, #0
     5b6:	1c19      	adds	r1, r3, #0
     5b8:	1880      	adds	r0, r0, r2
     5ba:	4159      	adcs	r1, r3
     5bc:	1c02      	adds	r2, r0, #0
     5be:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     5c0:	465e      	mov	r6, fp
     5c2:	9f00      	ldr	r7, [sp, #0]
     5c4:	403e      	ands	r6, r7
     5c6:	46b4      	mov	ip, r6
     5c8:	9e01      	ldr	r6, [sp, #4]
     5ca:	464f      	mov	r7, r9
     5cc:	403e      	ands	r6, r7
     5ce:	4667      	mov	r7, ip
     5d0:	433e      	orrs	r6, r7
     5d2:	d002      	beq.n	5da <_sercom_get_async_baud_val+0x14a>
			r |= 0x01;
     5d4:	1c2a      	adds	r2, r5, #0
     5d6:	4302      	orrs	r2, r0
     5d8:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     5da:	9803      	ldr	r0, [sp, #12]
     5dc:	4298      	cmp	r0, r3
     5de:	d80b      	bhi.n	5f8 <_sercom_get_async_baud_val+0x168>
     5e0:	d102      	bne.n	5e8 <_sercom_get_async_baud_val+0x158>
     5e2:	9902      	ldr	r1, [sp, #8]
     5e4:	4291      	cmp	r1, r2
     5e6:	d807      	bhi.n	5f8 <_sercom_get_async_baud_val+0x168>
			r = r - d;
     5e8:	9e02      	ldr	r6, [sp, #8]
     5ea:	9f03      	ldr	r7, [sp, #12]
     5ec:	1b92      	subs	r2, r2, r6
     5ee:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     5f0:	4647      	mov	r7, r8
     5f2:	9800      	ldr	r0, [sp, #0]
     5f4:	4307      	orrs	r7, r0
     5f6:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     5f8:	3c01      	subs	r4, #1
     5fa:	d2cc      	bcs.n	596 <_sercom_get_async_baud_val+0x106>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     5fc:	4641      	mov	r1, r8
     5fe:	4652      	mov	r2, sl
     600:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
     602:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     604:	4c12      	ldr	r4, [pc, #72]	; (650 <_sercom_get_async_baud_val+0x1c0>)
     606:	42a3      	cmp	r3, r4
     608:	d908      	bls.n	61c <_sercom_get_async_baud_val+0x18c>
     60a:	9a05      	ldr	r2, [sp, #20]
     60c:	3201      	adds	r2, #1
     60e:	b2d2      	uxtb	r2, r2
     610:	9205      	str	r2, [sp, #20]
     612:	2601      	movs	r6, #1
     614:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     616:	4657      	mov	r7, sl
     618:	2f08      	cmp	r7, #8
     61a:	d1b4      	bne.n	586 <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     61c:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     61e:	9805      	ldr	r0, [sp, #20]
     620:	2808      	cmp	r0, #8
     622:	d004      	beq.n	62e <_sercom_get_async_baud_val+0x19e>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
     624:	0341      	lsls	r1, r0, #13
     626:	4319      	orrs	r1, r3
	}

	*baudval = baud_calculated;
     628:	9c04      	ldr	r4, [sp, #16]
     62a:	8021      	strh	r1, [r4, #0]
	return STATUS_OK;
     62c:	2400      	movs	r4, #0
}
     62e:	1c20      	adds	r0, r4, #0
     630:	b007      	add	sp, #28
     632:	bc3c      	pop	{r2, r3, r4, r5}
     634:	4690      	mov	r8, r2
     636:	4699      	mov	r9, r3
     638:	46a2      	mov	sl, r4
     63a:	46ab      	mov	fp, r5
     63c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     63e:	46c0      	nop			; (mov r8, r8)
     640:	00000000 	.word	0x00000000
     644:	00000001 	.word	0x00000001
     648:	00006876 	.word	0x00006876
     64c:	000000c4 	.word	0x000000c4
     650:	00001fff 	.word	0x00001fff
     654:	46c0      	nop			; (mov r8, r8)
     656:	46c0      	nop			; (mov r8, r8)

00000658 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     658:	b530      	push	{r4, r5, lr}
     65a:	b085      	sub	sp, #20
     65c:	1c05      	adds	r5, r0, #0
     65e:	4c12      	ldr	r4, [pc, #72]	; (6a8 <sercom_set_gclk_generator+0x50>)
     660:	447c      	add	r4, pc
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     662:	4b12      	ldr	r3, [pc, #72]	; (6ac <sercom_set_gclk_generator+0x54>)
     664:	447b      	add	r3, pc
     666:	781b      	ldrb	r3, [r3, #0]
     668:	2b00      	cmp	r3, #0
     66a:	d001      	beq.n	670 <sercom_set_gclk_generator+0x18>
     66c:	2900      	cmp	r1, #0
     66e:	d010      	beq.n	692 <sercom_set_gclk_generator+0x3a>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     670:	a903      	add	r1, sp, #12
     672:	700d      	strb	r5, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     674:	2013      	movs	r0, #19
     676:	4b0e      	ldr	r3, [pc, #56]	; (6b0 <sercom_set_gclk_generator+0x58>)
     678:	58e3      	ldr	r3, [r4, r3]
     67a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     67c:	2013      	movs	r0, #19
     67e:	4b0d      	ldr	r3, [pc, #52]	; (6b4 <sercom_set_gclk_generator+0x5c>)
     680:	58e3      	ldr	r3, [r4, r3]
     682:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
     684:	4b0c      	ldr	r3, [pc, #48]	; (6b8 <sercom_set_gclk_generator+0x60>)
     686:	447b      	add	r3, pc
     688:	705d      	strb	r5, [r3, #1]
		_sercom_config.generator_is_set = true;
     68a:	2201      	movs	r2, #1
     68c:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     68e:	2000      	movs	r0, #0
     690:	e008      	b.n	6a4 <sercom_set_gclk_generator+0x4c>
	} else if (generator_source == _sercom_config.generator_source) {
     692:	4b0a      	ldr	r3, [pc, #40]	; (6bc <sercom_set_gclk_generator+0x64>)
     694:	447b      	add	r3, pc
     696:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     698:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
     69a:	1b55      	subs	r5, r2, r5
     69c:	1e6a      	subs	r2, r5, #1
     69e:	4195      	sbcs	r5, r2
     6a0:	426d      	negs	r5, r5
     6a2:	4028      	ands	r0, r5
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     6a4:	b005      	add	sp, #20
     6a6:	bd30      	pop	{r4, r5, pc}
     6a8:	000066c0 	.word	0x000066c0
     6ac:	1ffffe08 	.word	0x1ffffe08
     6b0:	00000088 	.word	0x00000088
     6b4:	000001c4 	.word	0x000001c4
     6b8:	1ffffde6 	.word	0x1ffffde6
     6bc:	1ffffdd8 	.word	0x1ffffdd8

000006c0 <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
     6c0:	b500      	push	{lr}
	switch ((uintptr_t)sercom_module) {
     6c2:	4b28      	ldr	r3, [pc, #160]	; (764 <_sercom_get_default_pad+0xa4>)
     6c4:	4298      	cmp	r0, r3
     6c6:	d019      	beq.n	6fc <_sercom_get_default_pad+0x3c>
     6c8:	d803      	bhi.n	6d2 <_sercom_get_default_pad+0x12>
     6ca:	4b27      	ldr	r3, [pc, #156]	; (768 <_sercom_get_default_pad+0xa8>)
     6cc:	4298      	cmp	r0, r3
     6ce:	d007      	beq.n	6e0 <_sercom_get_default_pad+0x20>
     6d0:	e03e      	b.n	750 <_sercom_get_default_pad+0x90>
     6d2:	4b26      	ldr	r3, [pc, #152]	; (76c <_sercom_get_default_pad+0xac>)
     6d4:	4298      	cmp	r0, r3
     6d6:	d01f      	beq.n	718 <_sercom_get_default_pad+0x58>
     6d8:	4b25      	ldr	r3, [pc, #148]	; (770 <_sercom_get_default_pad+0xb0>)
     6da:	4298      	cmp	r0, r3
     6dc:	d02a      	beq.n	734 <_sercom_get_default_pad+0x74>
     6de:	e037      	b.n	750 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     6e0:	2000      	movs	r0, #0
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     6e2:	2903      	cmp	r1, #3
     6e4:	d83d      	bhi.n	762 <_sercom_get_default_pad+0xa2>
     6e6:	1c08      	adds	r0, r1, #0
     6e8:	f005 f8ce 	bl	5888 <__gnu_thumb1_case_uqi>
     6ec:	06043402 	.word	0x06043402
     6f0:	4820      	ldr	r0, [pc, #128]	; (774 <_sercom_get_default_pad+0xb4>)
     6f2:	e036      	b.n	762 <_sercom_get_default_pad+0xa2>
     6f4:	4820      	ldr	r0, [pc, #128]	; (778 <_sercom_get_default_pad+0xb8>)
     6f6:	e034      	b.n	762 <_sercom_get_default_pad+0xa2>
     6f8:	4820      	ldr	r0, [pc, #128]	; (77c <_sercom_get_default_pad+0xbc>)
     6fa:	e032      	b.n	762 <_sercom_get_default_pad+0xa2>
	}

	Assert(false);
	return 0;
     6fc:	2000      	movs	r0, #0
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     6fe:	2903      	cmp	r1, #3
     700:	d82f      	bhi.n	762 <_sercom_get_default_pad+0xa2>
     702:	1c08      	adds	r0, r1, #0
     704:	f005 f8c0 	bl	5888 <__gnu_thumb1_case_uqi>
     708:	06042802 	.word	0x06042802
     70c:	2003      	movs	r0, #3
     70e:	e028      	b.n	762 <_sercom_get_default_pad+0xa2>
     710:	481b      	ldr	r0, [pc, #108]	; (780 <_sercom_get_default_pad+0xc0>)
     712:	e026      	b.n	762 <_sercom_get_default_pad+0xa2>
     714:	481b      	ldr	r0, [pc, #108]	; (784 <_sercom_get_default_pad+0xc4>)
     716:	e024      	b.n	762 <_sercom_get_default_pad+0xa2>
	}

	Assert(false);
	return 0;
     718:	2000      	movs	r0, #0
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     71a:	2903      	cmp	r1, #3
     71c:	d821      	bhi.n	762 <_sercom_get_default_pad+0xa2>
     71e:	1c08      	adds	r0, r1, #0
     720:	f005 f8b2 	bl	5888 <__gnu_thumb1_case_uqi>
     724:	06041c02 	.word	0x06041c02
     728:	4817      	ldr	r0, [pc, #92]	; (788 <_sercom_get_default_pad+0xc8>)
     72a:	e01a      	b.n	762 <_sercom_get_default_pad+0xa2>
     72c:	4817      	ldr	r0, [pc, #92]	; (78c <_sercom_get_default_pad+0xcc>)
     72e:	e018      	b.n	762 <_sercom_get_default_pad+0xa2>
     730:	4817      	ldr	r0, [pc, #92]	; (790 <_sercom_get_default_pad+0xd0>)
     732:	e016      	b.n	762 <_sercom_get_default_pad+0xa2>
	}

	Assert(false);
	return 0;
     734:	2000      	movs	r0, #0
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     736:	2903      	cmp	r1, #3
     738:	d813      	bhi.n	762 <_sercom_get_default_pad+0xa2>
     73a:	1c08      	adds	r0, r1, #0
     73c:	f005 f8a4 	bl	5888 <__gnu_thumb1_case_uqi>
     740:	06041002 	.word	0x06041002
     744:	4813      	ldr	r0, [pc, #76]	; (794 <_sercom_get_default_pad+0xd4>)
     746:	e00c      	b.n	762 <_sercom_get_default_pad+0xa2>
     748:	4813      	ldr	r0, [pc, #76]	; (798 <_sercom_get_default_pad+0xd8>)
     74a:	e00a      	b.n	762 <_sercom_get_default_pad+0xa2>
     74c:	4813      	ldr	r0, [pc, #76]	; (79c <_sercom_get_default_pad+0xdc>)
     74e:	e008      	b.n	762 <_sercom_get_default_pad+0xa2>
	}

	Assert(false);
	return 0;
     750:	2000      	movs	r0, #0
     752:	e006      	b.n	762 <_sercom_get_default_pad+0xa2>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     754:	4812      	ldr	r0, [pc, #72]	; (7a0 <_sercom_get_default_pad+0xe0>)
     756:	e004      	b.n	762 <_sercom_get_default_pad+0xa2>
     758:	4812      	ldr	r0, [pc, #72]	; (7a4 <_sercom_get_default_pad+0xe4>)
     75a:	e002      	b.n	762 <_sercom_get_default_pad+0xa2>
     75c:	4812      	ldr	r0, [pc, #72]	; (7a8 <_sercom_get_default_pad+0xe8>)
     75e:	e000      	b.n	762 <_sercom_get_default_pad+0xa2>
     760:	4812      	ldr	r0, [pc, #72]	; (7ac <_sercom_get_default_pad+0xec>)
	}

	Assert(false);
	return 0;
}
     762:	bd00      	pop	{pc}
     764:	42000c00 	.word	0x42000c00
     768:	42000800 	.word	0x42000800
     76c:	42001000 	.word	0x42001000
     770:	42001400 	.word	0x42001400
     774:	00040003 	.word	0x00040003
     778:	00060003 	.word	0x00060003
     77c:	00070003 	.word	0x00070003
     780:	001e0003 	.word	0x001e0003
     784:	001f0003 	.word	0x001f0003
     788:	00080003 	.word	0x00080003
     78c:	000a0003 	.word	0x000a0003
     790:	000b0003 	.word	0x000b0003
     794:	00100003 	.word	0x00100003
     798:	00120003 	.word	0x00120003
     79c:	00130003 	.word	0x00130003
     7a0:	00050003 	.word	0x00050003
     7a4:	00010003 	.word	0x00010003
     7a8:	00090003 	.word	0x00090003
     7ac:	00110003 	.word	0x00110003

000007b0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     7b0:	b570      	push	{r4, r5, r6, lr}
     7b2:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     7b4:	4a0f      	ldr	r2, [pc, #60]	; (7f4 <_sercom_get_sercom_inst_index+0x44>)
     7b6:	447a      	add	r2, pc
     7b8:	4669      	mov	r1, sp
     7ba:	ca70      	ldmia	r2!, {r4, r5, r6}
     7bc:	c170      	stmia	r1!, {r4, r5, r6}
     7be:	6812      	ldr	r2, [r2, #0]
     7c0:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     7c2:	1c03      	adds	r3, r0, #0
     7c4:	9a00      	ldr	r2, [sp, #0]
     7c6:	4282      	cmp	r2, r0
     7c8:	d00f      	beq.n	7ea <_sercom_get_sercom_inst_index+0x3a>
     7ca:	9c01      	ldr	r4, [sp, #4]
     7cc:	4284      	cmp	r4, r0
     7ce:	d008      	beq.n	7e2 <_sercom_get_sercom_inst_index+0x32>
     7d0:	9d02      	ldr	r5, [sp, #8]
     7d2:	4285      	cmp	r5, r0
     7d4:	d007      	beq.n	7e6 <_sercom_get_sercom_inst_index+0x36>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     7d6:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     7d8:	9e03      	ldr	r6, [sp, #12]
     7da:	429e      	cmp	r6, r3
     7dc:	d107      	bne.n	7ee <_sercom_get_sercom_inst_index+0x3e>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     7de:	2003      	movs	r0, #3
     7e0:	e004      	b.n	7ec <_sercom_get_sercom_inst_index+0x3c>
     7e2:	2001      	movs	r0, #1
     7e4:	e002      	b.n	7ec <_sercom_get_sercom_inst_index+0x3c>
     7e6:	2002      	movs	r0, #2
     7e8:	e000      	b.n	7ec <_sercom_get_sercom_inst_index+0x3c>
     7ea:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     7ec:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
     7ee:	b004      	add	sp, #16
     7f0:	bd70      	pop	{r4, r5, r6, pc}
     7f2:	46c0      	nop			; (mov r8, r8)
     7f4:	0000558a 	.word	0x0000558a

000007f8 <irda_master_callback_received>:
//////////////////////////////////////////////////////////////////////////
////////////////////// IrDA CALLBACK FUNCTIONS ////////////////////////////
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
// IrDA Rx Callback Function
static void irda_master_callback_received(const struct usart_module *const module) {
     7f8:	b500      	push	{lr}
     7fa:	b083      	sub	sp, #12
     7fc:	493c      	ldr	r1, [pc, #240]	; (8f0 <irda_master_callback_received+0xf8>)
     7fe:	4479      	add	r1, pc
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     800:	4b3c      	ldr	r3, [pc, #240]	; (8f4 <irda_master_callback_received+0xfc>)
     802:	58cb      	ldr	r3, [r1, r3]
     804:	681a      	ldr	r2, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     806:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     808:	2b00      	cmp	r3, #0
     80a:	d1fc      	bne.n	806 <irda_master_callback_received+0xe>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Disable RX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
     80c:	6850      	ldr	r0, [r2, #4]
     80e:	4b3a      	ldr	r3, [pc, #232]	; (8f8 <irda_master_callback_received+0x100>)
     810:	4003      	ands	r3, r0
     812:	6053      	str	r3, [r2, #4]
			module->receiver_enabled = false;
     814:	4b37      	ldr	r3, [pc, #220]	; (8f4 <irda_master_callback_received+0xfc>)
     816:	58cb      	ldr	r3, [r1, r3]
     818:	9301      	str	r3, [sp, #4]
     81a:	2300      	movs	r3, #0
     81c:	9801      	ldr	r0, [sp, #4]
     81e:	7183      	strb	r3, [r0, #6]
	BaseType_t xYieldRequired; 
	
	usart_disable_transceiver(&irda_master, USART_TRANSCEIVER_RX);		// Disable the Rx Transceiver
	
	switch ( irda_comm_state )
     820:	4b36      	ldr	r3, [pc, #216]	; (8fc <irda_master_callback_received+0x104>)
     822:	58cb      	ldr	r3, [r1, r3]
     824:	9301      	str	r3, [sp, #4]
     826:	781b      	ldrb	r3, [r3, #0]
     828:	2b02      	cmp	r3, #2
     82a:	d002      	beq.n	832 <irda_master_callback_received+0x3a>
     82c:	2b04      	cmp	r3, #4
     82e:	d02d      	beq.n	88c <irda_master_callback_received+0x94>
     830:	e05c      	b.n	8ec <irda_master_callback_received+0xf4>
	{
		case IRDA_BEACON_BACK_PING:
			if ( irda_rx_array[0] == irda_rx_array[1] && irda_rx_array[1] == irda_rx_array[2] && irda_rx_array[2] == irda_rx_array[3] &&
     832:	4b33      	ldr	r3, [pc, #204]	; (900 <irda_master_callback_received+0x108>)
     834:	58cb      	ldr	r3, [r1, r3]
     836:	781a      	ldrb	r2, [r3, #0]
     838:	785b      	ldrb	r3, [r3, #1]
     83a:	4293      	cmp	r3, r2
     83c:	d156      	bne.n	8ec <irda_master_callback_received+0xf4>
     83e:	4b30      	ldr	r3, [pc, #192]	; (900 <irda_master_callback_received+0x108>)
     840:	58cb      	ldr	r3, [r1, r3]
     842:	9301      	str	r3, [sp, #4]
     844:	789b      	ldrb	r3, [r3, #2]
     846:	4293      	cmp	r3, r2
     848:	d150      	bne.n	8ec <irda_master_callback_received+0xf4>
     84a:	4b2d      	ldr	r3, [pc, #180]	; (900 <irda_master_callback_received+0x108>)
     84c:	58cb      	ldr	r3, [r1, r3]
     84e:	9301      	str	r3, [sp, #4]
     850:	78db      	ldrb	r3, [r3, #3]
     852:	4293      	cmp	r3, r2
     854:	d14a      	bne.n	8ec <irda_master_callback_received+0xf4>
					 irda_rx_array[3] == irda_rx_array[4] && irda_rx_array[0] == 0xBB )
     856:	4b2a      	ldr	r3, [pc, #168]	; (900 <irda_master_callback_received+0x108>)
     858:	58cb      	ldr	r3, [r1, r3]
     85a:	9301      	str	r3, [sp, #4]
	usart_disable_transceiver(&irda_master, USART_TRANSCEIVER_RX);		// Disable the Rx Transceiver
	
	switch ( irda_comm_state )
	{
		case IRDA_BEACON_BACK_PING:
			if ( irda_rx_array[0] == irda_rx_array[1] && irda_rx_array[1] == irda_rx_array[2] && irda_rx_array[2] == irda_rx_array[3] &&
     85c:	791b      	ldrb	r3, [r3, #4]
     85e:	4293      	cmp	r3, r2
     860:	d144      	bne.n	8ec <irda_master_callback_received+0xf4>
					 irda_rx_array[3] == irda_rx_array[4] && irda_rx_array[0] == 0xBB )
     862:	2abb      	cmp	r2, #187	; 0xbb
     864:	d142      	bne.n	8ec <irda_master_callback_received+0xf4>
			{
				
				irda_comm_state = IRDA_BEACON_STAGE_5;	// Change state to send first response
     866:	4b25      	ldr	r3, [pc, #148]	; (8fc <irda_master_callback_received+0x104>)
     868:	58cb      	ldr	r3, [r1, r3]
     86a:	9301      	str	r3, [sp, #4]
     86c:	2303      	movs	r3, #3
     86e:	9a01      	ldr	r2, [sp, #4]
     870:	7013      	strb	r3, [r2, #0]
				//xTimerResetFromISR(timer_IrDA_Ping, 0);	// Reset the Ping timer immediately
				
 				xYieldRequired = xTaskResumeFromISR( irda_task_handler );
     872:	4b24      	ldr	r3, [pc, #144]	; (904 <irda_master_callback_received+0x10c>)
     874:	58cb      	ldr	r3, [r1, r3]
     876:	6818      	ldr	r0, [r3, #0]
     878:	4b23      	ldr	r3, [pc, #140]	; (908 <irda_master_callback_received+0x110>)
     87a:	58cb      	ldr	r3, [r1, r3]
     87c:	4798      	blx	r3
 				if( xYieldRequired == pdTRUE )
 				{
 					// We should switch context so the ISR returns to a different task.
 					// NOTE:  How this is done depends on the port you are using.  Check
 					// the documentation and examples for your port.
 					portYIELD_FROM_ISR(xYieldRequired);
     87e:	2801      	cmp	r0, #1
     880:	d134      	bne.n	8ec <irda_master_callback_received+0xf4>
     882:	2280      	movs	r2, #128	; 0x80
     884:	0552      	lsls	r2, r2, #21
     886:	4b21      	ldr	r3, [pc, #132]	; (90c <irda_master_callback_received+0x114>)
     888:	601a      	str	r2, [r3, #0]
     88a:	e02f      	b.n	8ec <irda_master_callback_received+0xf4>
 				}
			}
		break;
		case IRDA_BEACON_STAGE_5_RX:
			if ( irda_rx_array[0] == irda_rx_array[1] && irda_rx_array[1] == irda_rx_array[2] && irda_rx_array[2] == irda_rx_array[3] &&
     88c:	4b1c      	ldr	r3, [pc, #112]	; (900 <irda_master_callback_received+0x108>)
     88e:	58cb      	ldr	r3, [r1, r3]
     890:	781a      	ldrb	r2, [r3, #0]
     892:	785b      	ldrb	r3, [r3, #1]
     894:	4293      	cmp	r3, r2
     896:	d129      	bne.n	8ec <irda_master_callback_received+0xf4>
     898:	4b19      	ldr	r3, [pc, #100]	; (900 <irda_master_callback_received+0x108>)
     89a:	58cb      	ldr	r3, [r1, r3]
     89c:	9301      	str	r3, [sp, #4]
     89e:	789b      	ldrb	r3, [r3, #2]
     8a0:	4293      	cmp	r3, r2
     8a2:	d123      	bne.n	8ec <irda_master_callback_received+0xf4>
     8a4:	4b16      	ldr	r3, [pc, #88]	; (900 <irda_master_callback_received+0x108>)
     8a6:	58cb      	ldr	r3, [r1, r3]
     8a8:	9301      	str	r3, [sp, #4]
     8aa:	78db      	ldrb	r3, [r3, #3]
     8ac:	4293      	cmp	r3, r2
     8ae:	d11d      	bne.n	8ec <irda_master_callback_received+0xf4>
				irda_rx_array[3] == irda_rx_array[4] && irda_rx_array[0] == 0xDD )
     8b0:	4b13      	ldr	r3, [pc, #76]	; (900 <irda_master_callback_received+0x108>)
     8b2:	58cb      	ldr	r3, [r1, r3]
     8b4:	9301      	str	r3, [sp, #4]
 					portYIELD_FROM_ISR(xYieldRequired);
 				}
			}
		break;
		case IRDA_BEACON_STAGE_5_RX:
			if ( irda_rx_array[0] == irda_rx_array[1] && irda_rx_array[1] == irda_rx_array[2] && irda_rx_array[2] == irda_rx_array[3] &&
     8b6:	791b      	ldrb	r3, [r3, #4]
     8b8:	4293      	cmp	r3, r2
     8ba:	d117      	bne.n	8ec <irda_master_callback_received+0xf4>
				irda_rx_array[3] == irda_rx_array[4] && irda_rx_array[0] == 0xDD )
     8bc:	2add      	cmp	r2, #221	; 0xdd
     8be:	d115      	bne.n	8ec <irda_master_callback_received+0xf4>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     8c0:	2280      	movs	r2, #128	; 0x80
     8c2:	0492      	lsls	r2, r2, #18
     8c4:	4b12      	ldr	r3, [pc, #72]	; (910 <irda_master_callback_received+0x118>)
     8c6:	619a      	str	r2, [r3, #24]
			{
					// This LED indicates that the cards have both been synced
				port_pin_set_output_level(LED_ERROR, pdTRUE);
				
				irda_comm_state = IRDA_BEACON_STAGE_9;	// Change state to send first response
     8c8:	4b0c      	ldr	r3, [pc, #48]	; (8fc <irda_master_callback_received+0x104>)
     8ca:	58cb      	ldr	r3, [r1, r3]
     8cc:	9301      	str	r3, [sp, #4]
     8ce:	2308      	movs	r3, #8
     8d0:	9801      	ldr	r0, [sp, #4]
     8d2:	7003      	strb	r3, [r0, #0]
				//xTimerResetFromISR(timer_IrDA_Ping, 0);	// Reset the Ping timer immediately
				
				xYieldRequired = xTaskResumeFromISR( irda_task_handler );
     8d4:	4b0b      	ldr	r3, [pc, #44]	; (904 <irda_master_callback_received+0x10c>)
     8d6:	58cb      	ldr	r3, [r1, r3]
     8d8:	6818      	ldr	r0, [r3, #0]
     8da:	4b0b      	ldr	r3, [pc, #44]	; (908 <irda_master_callback_received+0x110>)
     8dc:	58cb      	ldr	r3, [r1, r3]
     8de:	4798      	blx	r3
				if( xYieldRequired == pdTRUE )
				{
					// We should switch context so the ISR returns to a different task.
					// NOTE:  How this is done depends on the port you are using.  Check
					// the documentation and examples for your port.
					portYIELD_FROM_ISR(xYieldRequired);
     8e0:	2801      	cmp	r0, #1
     8e2:	d103      	bne.n	8ec <irda_master_callback_received+0xf4>
     8e4:	2280      	movs	r2, #128	; 0x80
     8e6:	0552      	lsls	r2, r2, #21
     8e8:	4b08      	ldr	r3, [pc, #32]	; (90c <irda_master_callback_received+0x114>)
     8ea:	601a      	str	r2, [r3, #0]
				}
			}
		break;
	}
}
     8ec:	b003      	add	sp, #12
     8ee:	bd00      	pop	{pc}
     8f0:	00006522 	.word	0x00006522
     8f4:	00000170 	.word	0x00000170
     8f8:	fffdffff 	.word	0xfffdffff
     8fc:	00000100 	.word	0x00000100
     900:	00000038 	.word	0x00000038
     904:	000001b0 	.word	0x000001b0
     908:	000000a8 	.word	0x000000a8
     90c:	e000ed04 	.word	0xe000ed04
     910:	41004400 	.word	0x41004400

00000914 <irda_master_callback_transmitted>:
// IrDA Tx Callback Function
static void irda_master_callback_transmitted(const struct usart_module *const module) {
     914:	b570      	push	{r4, r5, r6, lr}
     916:	b084      	sub	sp, #16
     918:	4c41      	ldr	r4, [pc, #260]	; (a20 <irda_master_callback_transmitted+0x10c>)
     91a:	447c      	add	r4, pc
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     91c:	4b41      	ldr	r3, [pc, #260]	; (a24 <irda_master_callback_transmitted+0x110>)
     91e:	58e3      	ldr	r3, [r4, r3]
     920:	681b      	ldr	r3, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     922:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     924:	2a00      	cmp	r2, #0
     926:	d1fc      	bne.n	922 <irda_master_callback_transmitted+0xe>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Enable RX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
     928:	6859      	ldr	r1, [r3, #4]
     92a:	2280      	movs	r2, #128	; 0x80
     92c:	0292      	lsls	r2, r2, #10
     92e:	430a      	orrs	r2, r1
     930:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
     932:	4a3c      	ldr	r2, [pc, #240]	; (a24 <irda_master_callback_transmitted+0x110>)
     934:	58a2      	ldr	r2, [r4, r2]
     936:	9202      	str	r2, [sp, #8]
     938:	2201      	movs	r2, #1
     93a:	9902      	ldr	r1, [sp, #8]
     93c:	718a      	strb	r2, [r1, #6]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     93e:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     940:	2a00      	cmp	r2, #0
     942:	d1fc      	bne.n	93e <irda_master_callback_transmitted+0x2a>
	
	usart_enable_transceiver( &irda_master, USART_TRANSCEIVER_RX );		// Enable the Rx transceiver
	
	switch ( irda_comm_state ) {
     944:	4a38      	ldr	r2, [pc, #224]	; (a28 <irda_master_callback_transmitted+0x114>)
     946:	58a2      	ldr	r2, [r4, r2]
     948:	9202      	str	r2, [sp, #8]
     94a:	7812      	ldrb	r2, [r2, #0]
     94c:	2a03      	cmp	r2, #3
     94e:	d004      	beq.n	95a <irda_master_callback_transmitted+0x46>
     950:	2a08      	cmp	r2, #8
     952:	d044      	beq.n	9de <irda_master_callback_transmitted+0xca>
     954:	2a01      	cmp	r2, #1
     956:	d161      	bne.n	a1c <irda_master_callback_transmitted+0x108>
     958:	e020      	b.n	99c <irda_master_callback_transmitted+0x88>
		case IRDA_BEACON_STAGE_5:	// Stage 5 message has just been sent
			irda_comm_state = IRDA_BEACON_STAGE_5_RX;
     95a:	4b33      	ldr	r3, [pc, #204]	; (a28 <irda_master_callback_transmitted+0x114>)
     95c:	58e3      	ldr	r3, [r4, r3]
     95e:	9302      	str	r3, [sp, #8]
     960:	2304      	movs	r3, #4
     962:	9a02      	ldr	r2, [sp, #8]
     964:	7013      	strb	r3, [r2, #0]
			
			xTimerResetFromISR(timer_IrDA_Ping, 0);	// Reset the Ping timer immediately
     966:	4b31      	ldr	r3, [pc, #196]	; (a2c <irda_master_callback_transmitted+0x118>)
     968:	58e3      	ldr	r3, [r4, r3]
     96a:	681d      	ldr	r5, [r3, #0]
     96c:	4b30      	ldr	r3, [pc, #192]	; (a30 <irda_master_callback_transmitted+0x11c>)
     96e:	58e3      	ldr	r3, [r4, r3]
     970:	4798      	blx	r3
     972:	1c02      	adds	r2, r0, #0
     974:	2300      	movs	r3, #0
     976:	9300      	str	r3, [sp, #0]
     978:	1c28      	adds	r0, r5, #0
     97a:	2107      	movs	r1, #7
     97c:	4d2d      	ldr	r5, [pc, #180]	; (a34 <irda_master_callback_transmitted+0x120>)
     97e:	5965      	ldr	r5, [r4, r5]
     980:	47a8      	blx	r5
			
			usart_read_buffer_job( &irda_master, irda_rx_array, 5);	// Attempt to receive the next 5 bytes
     982:	4b28      	ldr	r3, [pc, #160]	; (a24 <irda_master_callback_transmitted+0x110>)
     984:	58e3      	ldr	r3, [r4, r3]
     986:	9302      	str	r3, [sp, #8]
     988:	4b2b      	ldr	r3, [pc, #172]	; (a38 <irda_master_callback_transmitted+0x124>)
     98a:	58e3      	ldr	r3, [r4, r3]
     98c:	9303      	str	r3, [sp, #12]
     98e:	9802      	ldr	r0, [sp, #8]
     990:	1c19      	adds	r1, r3, #0
     992:	2205      	movs	r2, #5
     994:	4b29      	ldr	r3, [pc, #164]	; (a3c <irda_master_callback_transmitted+0x128>)
     996:	58e3      	ldr	r3, [r4, r3]
     998:	4798      	blx	r3
		break;
     99a:	e03f      	b.n	a1c <irda_master_callback_transmitted+0x108>
		case IRDA_BEACON_PING:	// The ping has just been transmitted
			
		
			// Change the state of the machine
			irda_comm_state = IRDA_BEACON_BACK_PING;	// We are starting to wait for the Back-Ping	
     99c:	4b22      	ldr	r3, [pc, #136]	; (a28 <irda_master_callback_transmitted+0x114>)
     99e:	58e3      	ldr	r3, [r4, r3]
     9a0:	9302      	str	r3, [sp, #8]
     9a2:	2302      	movs	r3, #2
     9a4:	9d02      	ldr	r5, [sp, #8]
     9a6:	702b      	strb	r3, [r5, #0]
			
			// Reset the Sync Timer
			xTimerResetFromISR( timer_IrDA_Ping, 0 );
     9a8:	4b20      	ldr	r3, [pc, #128]	; (a2c <irda_master_callback_transmitted+0x118>)
     9aa:	58e3      	ldr	r3, [r4, r3]
     9ac:	681d      	ldr	r5, [r3, #0]
     9ae:	4b20      	ldr	r3, [pc, #128]	; (a30 <irda_master_callback_transmitted+0x11c>)
     9b0:	58e3      	ldr	r3, [r4, r3]
     9b2:	4798      	blx	r3
     9b4:	1c02      	adds	r2, r0, #0
     9b6:	2300      	movs	r3, #0
     9b8:	9300      	str	r3, [sp, #0]
     9ba:	1c28      	adds	r0, r5, #0
     9bc:	2107      	movs	r1, #7
     9be:	4d1d      	ldr	r5, [pc, #116]	; (a34 <irda_master_callback_transmitted+0x120>)
     9c0:	5965      	ldr	r5, [r4, r5]
     9c2:	47a8      	blx	r5
			usart_read_buffer_job( &irda_master, irda_rx_array, 5);	// Attempt to receive the next 5 bytes
     9c4:	4b17      	ldr	r3, [pc, #92]	; (a24 <irda_master_callback_transmitted+0x110>)
     9c6:	58e3      	ldr	r3, [r4, r3]
     9c8:	9302      	str	r3, [sp, #8]
     9ca:	4b1b      	ldr	r3, [pc, #108]	; (a38 <irda_master_callback_transmitted+0x124>)
     9cc:	58e3      	ldr	r3, [r4, r3]
     9ce:	9303      	str	r3, [sp, #12]
     9d0:	9802      	ldr	r0, [sp, #8]
     9d2:	1c19      	adds	r1, r3, #0
     9d4:	2205      	movs	r2, #5
     9d6:	4b19      	ldr	r3, [pc, #100]	; (a3c <irda_master_callback_transmitted+0x128>)
     9d8:	58e3      	ldr	r3, [r4, r3]
     9da:	4798      	blx	r3
		break;
     9dc:	e01e      	b.n	a1c <irda_master_callback_transmitted+0x108>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     9de:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     9e0:	2a00      	cmp	r2, #0
     9e2:	d1fc      	bne.n	9de <irda_master_callback_transmitted+0xca>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Disable RX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
     9e4:	6859      	ldr	r1, [r3, #4]
     9e6:	4a16      	ldr	r2, [pc, #88]	; (a40 <irda_master_callback_transmitted+0x12c>)
     9e8:	400a      	ands	r2, r1
     9ea:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = false;
     9ec:	4b0d      	ldr	r3, [pc, #52]	; (a24 <irda_master_callback_transmitted+0x110>)
     9ee:	58e3      	ldr	r3, [r4, r3]
     9f0:	2500      	movs	r5, #0
     9f2:	719d      	strb	r5, [r3, #6]
		case IRDA_BEACON_STAGE_9:
			// Reset the Sync Timer
			usart_disable_transceiver( &irda_master, USART_TRANSCEIVER_RX );		// Enable the Rx transceiver
			xTimerResetFromISR( timer_IrDA_Ping, 0 );
     9f4:	4b0d      	ldr	r3, [pc, #52]	; (a2c <irda_master_callback_transmitted+0x118>)
     9f6:	58e3      	ldr	r3, [r4, r3]
     9f8:	681e      	ldr	r6, [r3, #0]
     9fa:	4b0d      	ldr	r3, [pc, #52]	; (a30 <irda_master_callback_transmitted+0x11c>)
     9fc:	58e3      	ldr	r3, [r4, r3]
     9fe:	4798      	blx	r3
     a00:	1c02      	adds	r2, r0, #0
     a02:	9500      	str	r5, [sp, #0]
     a04:	1c30      	adds	r0, r6, #0
     a06:	2107      	movs	r1, #7
     a08:	2300      	movs	r3, #0
     a0a:	4d0a      	ldr	r5, [pc, #40]	; (a34 <irda_master_callback_transmitted+0x120>)
     a0c:	5965      	ldr	r5, [r4, r5]
     a0e:	47a8      	blx	r5
			irda_comm_state = IRDA_BEACON_PING;	// We are starting to wait for the Back-Ping
     a10:	4b05      	ldr	r3, [pc, #20]	; (a28 <irda_master_callback_transmitted+0x114>)
     a12:	58e3      	ldr	r3, [r4, r3]
     a14:	9302      	str	r3, [sp, #8]
     a16:	2301      	movs	r3, #1
     a18:	9902      	ldr	r1, [sp, #8]
     a1a:	700b      	strb	r3, [r1, #0]
		break;
	}
}
     a1c:	b004      	add	sp, #16
     a1e:	bd70      	pop	{r4, r5, r6, pc}
     a20:	00006406 	.word	0x00006406
     a24:	00000170 	.word	0x00000170
     a28:	00000100 	.word	0x00000100
     a2c:	0000017c 	.word	0x0000017c
     a30:	0000012c 	.word	0x0000012c
     a34:	0000016c 	.word	0x0000016c
     a38:	00000038 	.word	0x00000038
     a3c:	000001f0 	.word	0x000001f0
     a40:	fffdffff 	.word	0xfffdffff

00000a44 <bastian_IrDA_configuration>:
static void irda_master_callback_received(const struct usart_module *const module);
static void irda_master_callback_transmitted(const struct usart_module *const module);

//////////////////////////////////////////////////////////////////////////
// IrDA Port COnfiguration
void bastian_IrDA_configuration (void){
     a44:	b5f0      	push	{r4, r5, r6, r7, lr}
     a46:	b093      	sub	sp, #76	; 0x4c
     a48:	4d31      	ldr	r5, [pc, #196]	; (b10 <bastian_IrDA_configuration+0xcc>)
     a4a:	447d      	add	r5, pc
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     a4c:	2380      	movs	r3, #128	; 0x80
     a4e:	05db      	lsls	r3, r3, #23
     a50:	9302      	str	r3, [sp, #8]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     a52:	2300      	movs	r3, #0
     a54:	aa02      	add	r2, sp, #8
     a56:	6053      	str	r3, [r2, #4]
	config->parity           = USART_PARITY_NONE;
	config->stopbits         = USART_STOPBITS_1;
     a58:	2100      	movs	r1, #0
     a5a:	7293      	strb	r3, [r2, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     a5c:	72d3      	strb	r3, [r2, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
     a5e:	2401      	movs	r4, #1
     a60:	2024      	movs	r0, #36	; 0x24
     a62:	5414      	strb	r4, [r2, r0]
	config->transmitter_enable = true;
     a64:	2025      	movs	r0, #37	; 0x25
     a66:	5414      	strb	r4, [r2, r0]
	config->clock_polarity_inverted = false;
     a68:	2026      	movs	r0, #38	; 0x26
     a6a:	5413      	strb	r3, [r2, r0]
	config->use_external_clock = false;
     a6c:	2027      	movs	r0, #39	; 0x27
     a6e:	5413      	strb	r3, [r2, r0]
	config->ext_clock_freq   = 0;
     a70:	6293      	str	r3, [r2, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     a72:	202c      	movs	r0, #44	; 0x2c
     a74:	5413      	strb	r3, [r2, r0]
	config->generator_source = GCLK_GENERATOR_0;
     a76:	202d      	movs	r0, #45	; 0x2d
     a78:	5413      	strb	r3, [r2, r0]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     a7a:	6153      	str	r3, [r2, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     a7c:	8213      	strh	r3, [r2, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     a7e:	2000      	movs	r0, #0
     a80:	76d0      	strb	r0, [r2, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     a82:	7611      	strb	r1, [r2, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     a84:	7711      	strb	r1, [r2, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
	config->receive_pulse_length                    = 19;
     a86:	2013      	movs	r0, #19
     a88:	7690      	strb	r0, [r2, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     a8a:	7751      	strb	r1, [r2, #29]
	usart_get_config_defaults(&irda_conf);
	
	// Port Configuration
	irda_conf.transfer_mode = USART_TRANSFER_ASYNCHRONOUSLY;	// Asynchronous Communication Mode
	irda_conf.generator_source = GCLK_GENERATOR_0;				// Use the Generic Clock 0 as source
	irda_conf.baudrate = 115200;								// IrDA Baudrate
     a8c:	21e1      	movs	r1, #225	; 0xe1
     a8e:	0249      	lsls	r1, r1, #9
     a90:	6211      	str	r1, [r2, #32]
	irda_conf.character_size = USART_CHARACTER_SIZE_8BIT;
	irda_conf.stopbits = USART_STOPBITS_1;
	irda_conf.parity = USART_PARITY_EVEN;
     a92:	8113      	strh	r3, [r2, #8]
	irda_conf.encoding_format_enable = true;	// Enable IrDA Encoding
     a94:	7654      	strb	r4, [r2, #25]
	
	// Pin Multiplexer Settings
	irda_conf.mux_setting = USART_RX_1_TX_0_XCK_1;
     a96:	2380      	movs	r3, #128	; 0x80
     a98:	035b      	lsls	r3, r3, #13
     a9a:	60d3      	str	r3, [r2, #12]
	irda_conf.pinmux_pad0 = PINMUX_PA22C_SERCOM3_PAD0;
     a9c:	4b1d      	ldr	r3, [pc, #116]	; (b14 <bastian_IrDA_configuration+0xd0>)
     a9e:	6313      	str	r3, [r2, #48]	; 0x30
	irda_conf.pinmux_pad1 = PINMUX_PA23C_SERCOM3_PAD1;
     aa0:	4b1d      	ldr	r3, [pc, #116]	; (b18 <bastian_IrDA_configuration+0xd4>)
     aa2:	6353      	str	r3, [r2, #52]	; 0x34
	irda_conf.pinmux_pad2 = PINMUX_UNUSED;
     aa4:	2301      	movs	r3, #1
     aa6:	425b      	negs	r3, r3
     aa8:	6393      	str	r3, [r2, #56]	; 0x38
	irda_conf.pinmux_pad3 = PINMUX_UNUSED;
     aaa:	63d3      	str	r3, [r2, #60]	; 0x3c

	// Initialize the previous settings
	usart_init((struct usart_module*) &irda_master, SERCOM3, &irda_conf);
     aac:	4b1b      	ldr	r3, [pc, #108]	; (b1c <bastian_IrDA_configuration+0xd8>)
     aae:	58ef      	ldr	r7, [r5, r3]
     ab0:	1c38      	adds	r0, r7, #0
     ab2:	491b      	ldr	r1, [pc, #108]	; (b20 <bastian_IrDA_configuration+0xdc>)
     ab4:	4b1b      	ldr	r3, [pc, #108]	; (b24 <bastian_IrDA_configuration+0xe0>)
     ab6:	58eb      	ldr	r3, [r5, r3]
     ab8:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     aba:	683e      	ldr	r6, [r7, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     abc:	1c30      	adds	r0, r6, #0
     abe:	4b1a      	ldr	r3, [pc, #104]	; (b28 <bastian_IrDA_configuration+0xe4>)
     ac0:	58eb      	ldr	r3, [r5, r3]
     ac2:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     ac4:	231f      	movs	r3, #31
     ac6:	4018      	ands	r0, r3
     ac8:	4084      	lsls	r4, r0
     aca:	4b18      	ldr	r3, [pc, #96]	; (b2c <bastian_IrDA_configuration+0xe8>)
     acc:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     ace:	683a      	ldr	r2, [r7, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     ad0:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     ad2:	2b00      	cmp	r3, #0
     ad4:	d1fc      	bne.n	ad0 <bastian_IrDA_configuration+0x8c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     ad6:	6832      	ldr	r2, [r6, #0]
     ad8:	2302      	movs	r3, #2
     ada:	4313      	orrs	r3, r2
     adc:	6033      	str	r3, [r6, #0]

	// Enable the module
	usart_enable((struct usart_module*) &irda_master);

	// ******** Callback setup
	usart_register_callback((struct usart_module*) &irda_master, (usart_callback_t)irda_master_callback_received, USART_CALLBACK_BUFFER_RECEIVED);
     ade:	4b0f      	ldr	r3, [pc, #60]	; (b1c <bastian_IrDA_configuration+0xd8>)
     ae0:	58ec      	ldr	r4, [r5, r3]
     ae2:	1c20      	adds	r0, r4, #0
     ae4:	4912      	ldr	r1, [pc, #72]	; (b30 <bastian_IrDA_configuration+0xec>)
     ae6:	4479      	add	r1, pc
     ae8:	2201      	movs	r2, #1
     aea:	4b12      	ldr	r3, [pc, #72]	; (b34 <bastian_IrDA_configuration+0xf0>)
     aec:	58ee      	ldr	r6, [r5, r3]
     aee:	47b0      	blx	r6
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     af0:	2531      	movs	r5, #49	; 0x31
     af2:	5d62      	ldrb	r2, [r4, r5]
     af4:	2302      	movs	r3, #2
     af6:	4313      	orrs	r3, r2
     af8:	5563      	strb	r3, [r4, r5]
	usart_enable_callback((struct usart_module*) &irda_master, USART_CALLBACK_BUFFER_RECEIVED);

	usart_register_callback((struct usart_module*) &irda_master, (usart_callback_t)irda_master_callback_transmitted, USART_CALLBACK_BUFFER_TRANSMITTED);
     afa:	1c20      	adds	r0, r4, #0
     afc:	490e      	ldr	r1, [pc, #56]	; (b38 <bastian_IrDA_configuration+0xf4>)
     afe:	4479      	add	r1, pc
     b00:	2200      	movs	r2, #0
     b02:	47b0      	blx	r6
     b04:	5d62      	ldrb	r2, [r4, r5]
     b06:	2301      	movs	r3, #1
     b08:	4313      	orrs	r3, r2
     b0a:	5563      	strb	r3, [r4, r5]
	usart_enable_callback((struct usart_module*) &irda_master, USART_CALLBACK_BUFFER_TRANSMITTED);
}
     b0c:	b013      	add	sp, #76	; 0x4c
     b0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b10:	000062d6 	.word	0x000062d6
     b14:	00160002 	.word	0x00160002
     b18:	00170002 	.word	0x00170002
     b1c:	00000170 	.word	0x00000170
     b20:	42001400 	.word	0x42001400
     b24:	00000184 	.word	0x00000184
     b28:	0000007c 	.word	0x0000007c
     b2c:	e000e100 	.word	0xe000e100
     b30:	fffffd0f 	.word	0xfffffd0f
     b34:	0000000c 	.word	0x0000000c
     b38:	fffffe13 	.word	0xfffffe13

00000b3c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     b3c:	4770      	bx	lr
     b3e:	46c0      	nop			; (mov r8, r8)

00000b40 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     b40:	b530      	push	{r4, r5, lr}
     b42:	4a0f      	ldr	r2, [pc, #60]	; (b80 <_sercom_set_handler+0x40>)
     b44:	447a      	add	r2, pc
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     b46:	4b0f      	ldr	r3, [pc, #60]	; (b84 <_sercom_set_handler+0x44>)
     b48:	447b      	add	r3, pc
     b4a:	781b      	ldrb	r3, [r3, #0]
     b4c:	2b00      	cmp	r3, #0
     b4e:	d110      	bne.n	b72 <_sercom_set_handler+0x32>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     b50:	4b0d      	ldr	r3, [pc, #52]	; (b88 <_sercom_set_handler+0x48>)
     b52:	447b      	add	r3, pc
     b54:	4d0d      	ldr	r5, [pc, #52]	; (b8c <_sercom_set_handler+0x4c>)
     b56:	447d      	add	r5, pc
     b58:	605d      	str	r5, [r3, #4]
			_sercom_instances[i] = NULL;
     b5a:	4c0d      	ldr	r4, [pc, #52]	; (b90 <_sercom_set_handler+0x50>)
     b5c:	5912      	ldr	r2, [r2, r4]
     b5e:	2400      	movs	r4, #0
     b60:	6014      	str	r4, [r2, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     b62:	609d      	str	r5, [r3, #8]
			_sercom_instances[i] = NULL;
     b64:	6054      	str	r4, [r2, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     b66:	60dd      	str	r5, [r3, #12]
			_sercom_instances[i] = NULL;
     b68:	6094      	str	r4, [r2, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     b6a:	611d      	str	r5, [r3, #16]
			_sercom_instances[i] = NULL;
     b6c:	60d4      	str	r4, [r2, #12]
		}

		_handler_table_initialized = true;
     b6e:	2201      	movs	r2, #1
     b70:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     b72:	0080      	lsls	r0, r0, #2
     b74:	4b07      	ldr	r3, [pc, #28]	; (b94 <_sercom_set_handler+0x54>)
     b76:	447b      	add	r3, pc
     b78:	1818      	adds	r0, r3, r0
     b7a:	6041      	str	r1, [r0, #4]
}
     b7c:	bd30      	pop	{r4, r5, pc}
     b7e:	46c0      	nop			; (mov r8, r8)
     b80:	000061dc 	.word	0x000061dc
     b84:	1ffff92c 	.word	0x1ffff92c
     b88:	1ffff922 	.word	0x1ffff922
     b8c:	ffffffe3 	.word	0xffffffe3
     b90:	00000108 	.word	0x00000108
     b94:	1ffff8fe 	.word	0x1ffff8fe

00000b98 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     b98:	b570      	push	{r4, r5, r6, lr}
     b9a:	b084      	sub	sp, #16
     b9c:	1c06      	adds	r6, r0, #0
     b9e:	4c08      	ldr	r4, [pc, #32]	; (bc0 <_sercom_get_interrupt_vector+0x28>)
     ba0:	447c      	add	r4, pc
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     ba2:	ad03      	add	r5, sp, #12
     ba4:	1c28      	adds	r0, r5, #0
     ba6:	4907      	ldr	r1, [pc, #28]	; (bc4 <_sercom_get_interrupt_vector+0x2c>)
     ba8:	4479      	add	r1, pc
     baa:	2204      	movs	r2, #4
     bac:	4b06      	ldr	r3, [pc, #24]	; (bc8 <_sercom_get_interrupt_vector+0x30>)
     bae:	58e3      	ldr	r3, [r4, r3]
     bb0:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     bb2:	1c30      	adds	r0, r6, #0
     bb4:	4b05      	ldr	r3, [pc, #20]	; (bcc <_sercom_get_interrupt_vector+0x34>)
     bb6:	58e3      	ldr	r3, [r4, r3]
     bb8:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     bba:	5628      	ldrsb	r0, [r5, r0]
}
     bbc:	b004      	add	sp, #16
     bbe:	bd70      	pop	{r4, r5, r6, pc}
     bc0:	00006180 	.word	0x00006180
     bc4:	000051a8 	.word	0x000051a8
     bc8:	0000005c 	.word	0x0000005c
     bcc:	0000025c 	.word	0x0000025c

00000bd0 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     bd0:	b508      	push	{r3, lr}
     bd2:	4b03      	ldr	r3, [pc, #12]	; (be0 <SERCOM0_Handler+0x10>)
     bd4:	447b      	add	r3, pc
     bd6:	685b      	ldr	r3, [r3, #4]
     bd8:	2000      	movs	r0, #0
     bda:	4798      	blx	r3
     bdc:	bd08      	pop	{r3, pc}
     bde:	46c0      	nop			; (mov r8, r8)
     be0:	1ffff8a0 	.word	0x1ffff8a0

00000be4 <SERCOM1_Handler>:
     be4:	b508      	push	{r3, lr}
     be6:	4b03      	ldr	r3, [pc, #12]	; (bf4 <SERCOM1_Handler+0x10>)
     be8:	447b      	add	r3, pc
     bea:	689b      	ldr	r3, [r3, #8]
     bec:	2001      	movs	r0, #1
     bee:	4798      	blx	r3
     bf0:	bd08      	pop	{r3, pc}
     bf2:	46c0      	nop			; (mov r8, r8)
     bf4:	1ffff88c 	.word	0x1ffff88c

00000bf8 <SERCOM2_Handler>:
     bf8:	b508      	push	{r3, lr}
     bfa:	4b03      	ldr	r3, [pc, #12]	; (c08 <SERCOM2_Handler+0x10>)
     bfc:	447b      	add	r3, pc
     bfe:	68db      	ldr	r3, [r3, #12]
     c00:	2002      	movs	r0, #2
     c02:	4798      	blx	r3
     c04:	bd08      	pop	{r3, pc}
     c06:	46c0      	nop			; (mov r8, r8)
     c08:	1ffff878 	.word	0x1ffff878

00000c0c <SERCOM3_Handler>:
     c0c:	b508      	push	{r3, lr}
     c0e:	4b03      	ldr	r3, [pc, #12]	; (c1c <SERCOM3_Handler+0x10>)
     c10:	447b      	add	r3, pc
     c12:	691b      	ldr	r3, [r3, #16]
     c14:	2003      	movs	r0, #3
     c16:	4798      	blx	r3
     c18:	bd08      	pop	{r3, pc}
     c1a:	46c0      	nop			; (mov r8, r8)
     c1c:	1ffff864 	.word	0x1ffff864

00000c20 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     c20:	b5f0      	push	{r4, r5, r6, r7, lr}
     c22:	465f      	mov	r7, fp
     c24:	4656      	mov	r6, sl
     c26:	464d      	mov	r5, r9
     c28:	4644      	mov	r4, r8
     c2a:	b4f0      	push	{r4, r5, r6, r7}
     c2c:	b09b      	sub	sp, #108	; 0x6c
     c2e:	1c06      	adds	r6, r0, #0
     c30:	1c0c      	adds	r4, r1, #0
     c32:	9208      	str	r2, [sp, #32]
     c34:	4dc6      	ldr	r5, [pc, #792]	; (f50 <usart_init+0x330>)
     c36:	447d      	add	r5, pc
     c38:	9509      	str	r5, [sp, #36]	; 0x24
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     c3a:	6031      	str	r1, [r6, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     c3c:	1c08      	adds	r0, r1, #0
     c3e:	4bc5      	ldr	r3, [pc, #788]	; (f54 <usart_init+0x334>)
     c40:	58eb      	ldr	r3, [r5, r3]
     c42:	4798      	blx	r3
     c44:	1c02      	adds	r2, r0, #0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     c46:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     c48:	2005      	movs	r0, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     c4a:	07df      	lsls	r7, r3, #31
     c4c:	d500      	bpl.n	c50 <usart_init+0x30>
     c4e:	e177      	b.n	f40 <usart_init+0x320>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     c50:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     c52:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     c54:	0799      	lsls	r1, r3, #30
     c56:	d500      	bpl.n	c5a <usart_init+0x3a>
     c58:	e172      	b.n	f40 <usart_init+0x320>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     c5a:	4bbf      	ldr	r3, [pc, #764]	; (f58 <usart_init+0x338>)
     c5c:	6a18      	ldr	r0, [r3, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     c5e:	1c95      	adds	r5, r2, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     c60:	2701      	movs	r7, #1
     c62:	1c39      	adds	r1, r7, #0
     c64:	40a9      	lsls	r1, r5
     c66:	4301      	orrs	r1, r0
     c68:	6219      	str	r1, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     c6a:	232d      	movs	r3, #45	; 0x2d
     c6c:	9d08      	ldr	r5, [sp, #32]
     c6e:	1c1f      	adds	r7, r3, #0
     c70:	5ceb      	ldrb	r3, [r5, r3]
     c72:	a919      	add	r1, sp, #100	; 0x64
     c74:	700b      	strb	r3, [r1, #0]
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     c76:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     c78:	b2d2      	uxtb	r2, r2
     c7a:	4691      	mov	r9, r2
     c7c:	1c10      	adds	r0, r2, #0
     c7e:	4bb7      	ldr	r3, [pc, #732]	; (f5c <usart_init+0x33c>)
     c80:	9d09      	ldr	r5, [sp, #36]	; 0x24
     c82:	58eb      	ldr	r3, [r5, r3]
     c84:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     c86:	4648      	mov	r0, r9
     c88:	4bb5      	ldr	r3, [pc, #724]	; (f60 <usart_init+0x340>)
     c8a:	58eb      	ldr	r3, [r5, r3]
     c8c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     c8e:	9d08      	ldr	r5, [sp, #32]
     c90:	5de8      	ldrb	r0, [r5, r7]
     c92:	2100      	movs	r1, #0
     c94:	4bb3      	ldr	r3, [pc, #716]	; (f64 <usart_init+0x344>)
     c96:	9d09      	ldr	r5, [sp, #36]	; 0x24
     c98:	58eb      	ldr	r3, [r5, r3]
     c9a:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     c9c:	9d08      	ldr	r5, [sp, #32]
     c9e:	7aeb      	ldrb	r3, [r5, #11]
     ca0:	7173      	strb	r3, [r6, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     ca2:	2324      	movs	r3, #36	; 0x24
     ca4:	5ceb      	ldrb	r3, [r5, r3]
     ca6:	71b3      	strb	r3, [r6, #6]
	module->transmitter_enabled = config->transmitter_enable;
     ca8:	2325      	movs	r3, #37	; 0x25
     caa:	5ceb      	ldrb	r3, [r5, r3]
     cac:	71f3      	strb	r3, [r6, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
     cae:	7eeb      	ldrb	r3, [r5, #27]
     cb0:	7233      	strb	r3, [r6, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     cb2:	7f2b      	ldrb	r3, [r5, #28]
     cb4:	7273      	strb	r3, [r6, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     cb6:	6837      	ldr	r7, [r6, #0]
     cb8:	46b9      	mov	r9, r7

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     cba:	1c38      	adds	r0, r7, #0
     cbc:	4ba5      	ldr	r3, [pc, #660]	; (f54 <usart_init+0x334>)
     cbe:	9d09      	ldr	r5, [sp, #36]	; 0x24
     cc0:	58eb      	ldr	r3, [r5, r3]
     cc2:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     cc4:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
     cc6:	2200      	movs	r2, #0
     cc8:	466b      	mov	r3, sp
     cca:	334e      	adds	r3, #78	; 0x4e
     ccc:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
     cce:	9d08      	ldr	r5, [sp, #32]
     cd0:	8a2d      	ldrh	r5, [r5, #16]
     cd2:	46a8      	mov	r8, r5
     cd4:	2380      	movs	r3, #128	; 0x80
     cd6:	01db      	lsls	r3, r3, #7
     cd8:	429d      	cmp	r5, r3
     cda:	d01c      	beq.n	d16 <usart_init+0xf6>
     cdc:	2380      	movs	r3, #128	; 0x80
     cde:	01db      	lsls	r3, r3, #7
     ce0:	429d      	cmp	r5, r3
     ce2:	d804      	bhi.n	cee <usart_init+0xce>
     ce4:	2380      	movs	r3, #128	; 0x80
     ce6:	019b      	lsls	r3, r3, #6
     ce8:	429d      	cmp	r5, r3
     cea:	d00e      	beq.n	d0a <usart_init+0xea>
     cec:	e007      	b.n	cfe <usart_init+0xde>
     cee:	23c0      	movs	r3, #192	; 0xc0
     cf0:	01db      	lsls	r3, r3, #7
     cf2:	429d      	cmp	r5, r3
     cf4:	d00c      	beq.n	d10 <usart_init+0xf0>
     cf6:	2380      	movs	r3, #128	; 0x80
     cf8:	021b      	lsls	r3, r3, #8
     cfa:	429d      	cmp	r5, r3
     cfc:	d002      	beq.n	d04 <usart_init+0xe4>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     cfe:	2710      	movs	r7, #16
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     d00:	2500      	movs	r5, #0
     d02:	e00a      	b.n	d1a <usart_init+0xfa>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     d04:	2703      	movs	r7, #3
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     d06:	2500      	movs	r5, #0
     d08:	e007      	b.n	d1a <usart_init+0xfa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     d0a:	2710      	movs	r7, #16
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     d0c:	2501      	movs	r5, #1
     d0e:	e004      	b.n	d1a <usart_init+0xfa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     d10:	2708      	movs	r7, #8
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     d12:	2501      	movs	r5, #1
     d14:	e001      	b.n	d1a <usart_init+0xfa>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     d16:	2708      	movs	r7, #8
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     d18:	2500      	movs	r5, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     d1a:	9908      	ldr	r1, [sp, #32]
     d1c:	6809      	ldr	r1, [r1, #0]
     d1e:	910a      	str	r1, [sp, #40]	; 0x28
		(uint32_t)config->mux_setting |
     d20:	9a08      	ldr	r2, [sp, #32]
     d22:	68d2      	ldr	r2, [r2, #12]
     d24:	920c      	str	r2, [sp, #48]	; 0x30
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     d26:	9b08      	ldr	r3, [sp, #32]
     d28:	695b      	ldr	r3, [r3, #20]
     d2a:	930d      	str	r3, [sp, #52]	; 0x34
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     d2c:	9908      	ldr	r1, [sp, #32]
     d2e:	7e09      	ldrb	r1, [r1, #24]
     d30:	910e      	str	r1, [sp, #56]	; 0x38
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     d32:	2326      	movs	r3, #38	; 0x26
     d34:	9a08      	ldr	r2, [sp, #32]
     d36:	5cd3      	ldrb	r3, [r2, r3]
     d38:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
     d3a:	6853      	ldr	r3, [r2, #4]
     d3c:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
     d3e:	2b00      	cmp	r3, #0
     d40:	d017      	beq.n	d72 <usart_init+0x152>
     d42:	2380      	movs	r3, #128	; 0x80
     d44:	055b      	lsls	r3, r3, #21
     d46:	459a      	cmp	sl, r3
     d48:	d13c      	bne.n	dc4 <usart_init+0x1a4>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
     d4a:	2327      	movs	r3, #39	; 0x27
     d4c:	5cd3      	ldrb	r3, [r2, r3]
     d4e:	2b00      	cmp	r3, #0
     d50:	d13c      	bne.n	dcc <usart_init+0x1ac>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     d52:	6a15      	ldr	r5, [r2, #32]
     d54:	b2c0      	uxtb	r0, r0
     d56:	4b84      	ldr	r3, [pc, #528]	; (f68 <usart_init+0x348>)
     d58:	9a09      	ldr	r2, [sp, #36]	; 0x24
     d5a:	58d3      	ldr	r3, [r2, r3]
     d5c:	4798      	blx	r3
     d5e:	1c01      	adds	r1, r0, #0
     d60:	1c28      	adds	r0, r5, #0
     d62:	466a      	mov	r2, sp
     d64:	324e      	adds	r2, #78	; 0x4e
     d66:	4b81      	ldr	r3, [pc, #516]	; (f6c <usart_init+0x34c>)
     d68:	9d09      	ldr	r5, [sp, #36]	; 0x24
     d6a:	58eb      	ldr	r3, [r5, r3]
     d6c:	4798      	blx	r3
     d6e:	1c03      	adds	r3, r0, #0
     d70:	e029      	b.n	dc6 <usart_init+0x1a6>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
     d72:	2327      	movs	r3, #39	; 0x27
     d74:	9908      	ldr	r1, [sp, #32]
     d76:	5ccb      	ldrb	r3, [r1, r3]
     d78:	2b00      	cmp	r3, #0
     d7a:	d00f      	beq.n	d9c <usart_init+0x17c>
				status_code =
     d7c:	6a0a      	ldr	r2, [r1, #32]
     d7e:	9207      	str	r2, [sp, #28]
     d80:	6a8b      	ldr	r3, [r1, #40]	; 0x28
     d82:	9306      	str	r3, [sp, #24]
     d84:	9700      	str	r7, [sp, #0]
     d86:	1c10      	adds	r0, r2, #0
     d88:	1c19      	adds	r1, r3, #0
     d8a:	466a      	mov	r2, sp
     d8c:	324e      	adds	r2, #78	; 0x4e
     d8e:	1c2b      	adds	r3, r5, #0
     d90:	4d77      	ldr	r5, [pc, #476]	; (f70 <usart_init+0x350>)
     d92:	9f09      	ldr	r7, [sp, #36]	; 0x24
     d94:	597f      	ldr	r7, [r7, r5]
     d96:	47b8      	blx	r7
     d98:	1c03      	adds	r3, r0, #0
     d9a:	e014      	b.n	dc6 <usart_init+0x1a6>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
     d9c:	9908      	ldr	r1, [sp, #32]
     d9e:	6a09      	ldr	r1, [r1, #32]
     da0:	9110      	str	r1, [sp, #64]	; 0x40
     da2:	b2c0      	uxtb	r0, r0
     da4:	4b70      	ldr	r3, [pc, #448]	; (f68 <usart_init+0x348>)
     da6:	9a09      	ldr	r2, [sp, #36]	; 0x24
     da8:	58d3      	ldr	r3, [r2, r3]
     daa:	4798      	blx	r3
     dac:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
     dae:	9700      	str	r7, [sp, #0]
     db0:	9810      	ldr	r0, [sp, #64]	; 0x40
     db2:	466a      	mov	r2, sp
     db4:	324e      	adds	r2, #78	; 0x4e
     db6:	1c2b      	adds	r3, r5, #0
     db8:	4d6d      	ldr	r5, [pc, #436]	; (f70 <usart_init+0x350>)
     dba:	9f09      	ldr	r7, [sp, #36]	; 0x24
     dbc:	597f      	ldr	r7, [r7, r5]
     dbe:	47b8      	blx	r7
     dc0:	1c03      	adds	r3, r0, #0
     dc2:	e000      	b.n	dc6 <usart_init+0x1a6>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
     dc4:	2300      	movs	r3, #0
     dc6:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
     dc8:	d000      	beq.n	dcc <usart_init+0x1ac>
     dca:	e0b9      	b.n	f40 <usart_init+0x320>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
     dcc:	9d08      	ldr	r5, [sp, #32]
     dce:	7e6b      	ldrb	r3, [r5, #25]
     dd0:	2b00      	cmp	r3, #0
     dd2:	d002      	beq.n	dda <usart_init+0x1ba>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     dd4:	7eab      	ldrb	r3, [r5, #26]
     dd6:	464f      	mov	r7, r9
     dd8:	73bb      	strb	r3, [r7, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     dda:	6832      	ldr	r2, [r6, #0]
     ddc:	9f08      	ldr	r7, [sp, #32]
     dde:	9d09      	ldr	r5, [sp, #36]	; 0x24

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     de0:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     de2:	2b00      	cmp	r3, #0
     de4:	d1fc      	bne.n	de0 <usart_init+0x1c0>
     de6:	9708      	str	r7, [sp, #32]
     de8:	9509      	str	r5, [sp, #36]	; 0x24

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
     dea:	466b      	mov	r3, sp
     dec:	334e      	adds	r3, #78	; 0x4e
     dee:	881b      	ldrh	r3, [r3, #0]
     df0:	4648      	mov	r0, r9
     df2:	8183      	strh	r3, [r0, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     df4:	990c      	ldr	r1, [sp, #48]	; 0x30
     df6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
     df8:	4329      	orrs	r1, r5
		(uint32_t)config->mux_setting |
     dfa:	9f0d      	ldr	r7, [sp, #52]	; 0x34
     dfc:	4339      	orrs	r1, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     dfe:	4650      	mov	r0, sl
     e00:	4301      	orrs	r1, r0
		config->sample_rate |
     e02:	4642      	mov	r2, r8
     e04:	4311      	orrs	r1, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     e06:	9d0e      	ldr	r5, [sp, #56]	; 0x38
     e08:	022b      	lsls	r3, r5, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     e0a:	4319      	orrs	r1, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     e0c:	465f      	mov	r7, fp
     e0e:	077b      	lsls	r3, r7, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= transfer_mode;
     e10:	4319      	orrs	r1, r3

	if (config->use_external_clock == false) {
     e12:	2327      	movs	r3, #39	; 0x27
     e14:	9d08      	ldr	r5, [sp, #32]
     e16:	5ceb      	ldrb	r3, [r5, r3]
     e18:	2b00      	cmp	r3, #0
     e1a:	d101      	bne.n	e20 <usart_init+0x200>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     e1c:	2304      	movs	r3, #4
     e1e:	4319      	orrs	r1, r3
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     e20:	9d08      	ldr	r5, [sp, #32]
     e22:	7f28      	ldrb	r0, [r5, #28]
     e24:	0240      	lsls	r0, r0, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     e26:	7e6b      	ldrb	r3, [r5, #25]
     e28:	029b      	lsls	r3, r3, #10
     e2a:	4318      	orrs	r0, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     e2c:	7f6b      	ldrb	r3, [r5, #29]
     e2e:	021b      	lsls	r3, r3, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     e30:	4318      	orrs	r0, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     e32:	2324      	movs	r3, #36	; 0x24
     e34:	5ceb      	ldrb	r3, [r5, r3]
     e36:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     e38:	4318      	orrs	r0, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     e3a:	2325      	movs	r3, #37	; 0x25
     e3c:	5ceb      	ldrb	r3, [r5, r3]
     e3e:	041b      	lsls	r3, r3, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     e40:	4318      	orrs	r0, r3
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
     e42:	7aeb      	ldrb	r3, [r5, #11]
     e44:	4318      	orrs	r0, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
     e46:	892b      	ldrh	r3, [r5, #8]
     e48:	2bff      	cmp	r3, #255	; 0xff
     e4a:	d004      	beq.n	e56 <usart_init+0x236>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     e4c:	2280      	movs	r2, #128	; 0x80
     e4e:	0452      	lsls	r2, r2, #17
     e50:	4311      	orrs	r1, r2
		ctrlb |= config->parity;
     e52:	4318      	orrs	r0, r3
     e54:	e006      	b.n	e64 <usart_init+0x244>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     e56:	9d08      	ldr	r5, [sp, #32]
     e58:	7eeb      	ldrb	r3, [r5, #27]
     e5a:	2b00      	cmp	r3, #0
     e5c:	d002      	beq.n	e64 <usart_init+0x244>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     e5e:	2380      	movs	r3, #128	; 0x80
     e60:	04db      	lsls	r3, r3, #19
     e62:	4319      	orrs	r1, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     e64:	232c      	movs	r3, #44	; 0x2c
     e66:	9d08      	ldr	r5, [sp, #32]
     e68:	5ceb      	ldrb	r3, [r5, r3]
     e6a:	2b00      	cmp	r3, #0
     e6c:	d103      	bne.n	e76 <usart_init+0x256>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     e6e:	4b41      	ldr	r3, [pc, #260]	; (f74 <usart_init+0x354>)
     e70:	789b      	ldrb	r3, [r3, #2]
     e72:	079f      	lsls	r7, r3, #30
     e74:	d501      	bpl.n	e7a <usart_init+0x25a>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     e76:	2380      	movs	r3, #128	; 0x80
     e78:	4319      	orrs	r1, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     e7a:	6832      	ldr	r2, [r6, #0]
     e7c:	9f08      	ldr	r7, [sp, #32]
     e7e:	9d09      	ldr	r5, [sp, #36]	; 0x24

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     e80:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     e82:	2b00      	cmp	r3, #0
     e84:	d1fc      	bne.n	e80 <usart_init+0x260>
     e86:	9708      	str	r7, [sp, #32]
     e88:	9509      	str	r5, [sp, #36]	; 0x24

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
     e8a:	464a      	mov	r2, r9
     e8c:	6050      	str	r0, [r2, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     e8e:	6832      	ldr	r2, [r6, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     e90:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     e92:	2b00      	cmp	r3, #0
     e94:	d1fc      	bne.n	e90 <usart_init+0x270>
     e96:	9708      	str	r7, [sp, #32]
     e98:	9509      	str	r5, [sp, #36]	; 0x24

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
     e9a:	464b      	mov	r3, r9
     e9c:	6019      	str	r1, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     e9e:	2280      	movs	r2, #128	; 0x80
     ea0:	ab18      	add	r3, sp, #96	; 0x60
     ea2:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     ea4:	2200      	movs	r2, #0
     ea6:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     ea8:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     eaa:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
     eac:	6b3d      	ldr	r5, [r7, #48]	; 0x30
     eae:	9514      	str	r5, [sp, #80]	; 0x50
     eb0:	6b7f      	ldr	r7, [r7, #52]	; 0x34
     eb2:	9715      	str	r7, [sp, #84]	; 0x54
     eb4:	9808      	ldr	r0, [sp, #32]
     eb6:	6b80      	ldr	r0, [r0, #56]	; 0x38
     eb8:	9016      	str	r0, [sp, #88]	; 0x58
     eba:	9908      	ldr	r1, [sp, #32]
     ebc:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
     ebe:	9117      	str	r1, [sp, #92]	; 0x5c
     ec0:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     ec2:	aa18      	add	r2, sp, #96	; 0x60
     ec4:	9d09      	ldr	r5, [sp, #36]	; 0x24
     ec6:	46a0      	mov	r8, r4
     ec8:	1c14      	adds	r4, r2, #0
     eca:	b2f9      	uxtb	r1, r7
     ecc:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     ece:	aa14      	add	r2, sp, #80	; 0x50
     ed0:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     ed2:	2800      	cmp	r0, #0
     ed4:	d103      	bne.n	ede <usart_init+0x2be>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     ed6:	4640      	mov	r0, r8
     ed8:	4b27      	ldr	r3, [pc, #156]	; (f78 <usart_init+0x358>)
     eda:	58eb      	ldr	r3, [r5, r3]
     edc:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
     ede:	1c43      	adds	r3, r0, #1
     ee0:	d006      	beq.n	ef0 <usart_init+0x2d0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     ee2:	7020      	strb	r0, [r4, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     ee4:	0c00      	lsrs	r0, r0, #16
     ee6:	b2c0      	uxtb	r0, r0
     ee8:	1c21      	adds	r1, r4, #0
     eea:	4b24      	ldr	r3, [pc, #144]	; (f7c <usart_init+0x35c>)
     eec:	58eb      	ldr	r3, [r5, r3]
     eee:	4798      	blx	r3
     ef0:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     ef2:	2f04      	cmp	r7, #4
     ef4:	d1e9      	bne.n	eca <usart_init+0x2aa>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
     ef6:	2300      	movs	r3, #0
     ef8:	60f3      	str	r3, [r6, #12]
     efa:	6133      	str	r3, [r6, #16]
     efc:	6173      	str	r3, [r6, #20]
     efe:	61b3      	str	r3, [r6, #24]
     f00:	61f3      	str	r3, [r6, #28]
     f02:	6233      	str	r3, [r6, #32]
	}

	module->tx_buffer_ptr              = NULL;
     f04:	62b3      	str	r3, [r6, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     f06:	6273      	str	r3, [r6, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     f08:	2200      	movs	r2, #0
     f0a:	85f3      	strh	r3, [r6, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     f0c:	85b3      	strh	r3, [r6, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     f0e:	2330      	movs	r3, #48	; 0x30
     f10:	54f2      	strb	r2, [r6, r3]
	module->callback_enable_mask       = 0x00;
     f12:	2331      	movs	r3, #49	; 0x31
     f14:	54f2      	strb	r2, [r6, r3]
	module->rx_status                  = STATUS_OK;
     f16:	2332      	movs	r3, #50	; 0x32
     f18:	54f2      	strb	r2, [r6, r3]
	module->tx_status                  = STATUS_OK;
     f1a:	2333      	movs	r3, #51	; 0x33
     f1c:	54f2      	strb	r2, [r6, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     f1e:	6830      	ldr	r0, [r6, #0]
     f20:	4b0c      	ldr	r3, [pc, #48]	; (f54 <usart_init+0x334>)
     f22:	58eb      	ldr	r3, [r5, r3]
     f24:	4798      	blx	r3
     f26:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     f28:	4b15      	ldr	r3, [pc, #84]	; (f80 <usart_init+0x360>)
     f2a:	58eb      	ldr	r3, [r5, r3]
     f2c:	930a      	str	r3, [sp, #40]	; 0x28
     f2e:	1c19      	adds	r1, r3, #0
     f30:	4b14      	ldr	r3, [pc, #80]	; (f84 <usart_init+0x364>)
     f32:	58eb      	ldr	r3, [r5, r3]
     f34:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     f36:	4b14      	ldr	r3, [pc, #80]	; (f88 <usart_init+0x368>)
     f38:	58eb      	ldr	r3, [r5, r3]
     f3a:	00a4      	lsls	r4, r4, #2
     f3c:	50e6      	str	r6, [r4, r3]
#endif

	return status_code;
     f3e:	2000      	movs	r0, #0
}
     f40:	b01b      	add	sp, #108	; 0x6c
     f42:	bc3c      	pop	{r2, r3, r4, r5}
     f44:	4690      	mov	r8, r2
     f46:	4699      	mov	r9, r3
     f48:	46a2      	mov	sl, r4
     f4a:	46ab      	mov	fp, r5
     f4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f4e:	46c0      	nop			; (mov r8, r8)
     f50:	000060ea 	.word	0x000060ea
     f54:	0000025c 	.word	0x0000025c
     f58:	40000400 	.word	0x40000400
     f5c:	00000088 	.word	0x00000088
     f60:	000001c4 	.word	0x000001c4
     f64:	000001c0 	.word	0x000001c0
     f68:	0000013c 	.word	0x0000013c
     f6c:	000000d8 	.word	0x000000d8
     f70:	00000020 	.word	0x00000020
     f74:	41002000 	.word	0x41002000
     f78:	0000027c 	.word	0x0000027c
     f7c:	00000268 	.word	0x00000268
     f80:	000001d4 	.word	0x000001d4
     f84:	00000118 	.word	0x00000118
     f88:	00000108 	.word	0x00000108

00000f8c <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
     f8c:	b5f0      	push	{r4, r5, r6, r7, lr}
     f8e:	4647      	mov	r7, r8
     f90:	b480      	push	{r7}
     f92:	b082      	sub	sp, #8
     f94:	1c05      	adds	r5, r0, #0
     f96:	1c0f      	adds	r7, r1, #0
     f98:	4690      	mov	r8, r2
     f9a:	4c0f      	ldr	r4, [pc, #60]	; (fd8 <_usart_write_buffer+0x4c>)
     f9c:	447c      	add	r4, pc
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     f9e:	6806      	ldr	r6, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     fa0:	4b0e      	ldr	r3, [pc, #56]	; (fdc <_usart_write_buffer+0x50>)
     fa2:	58e3      	ldr	r3, [r4, r3]
     fa4:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
     fa6:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     fa8:	b29b      	uxth	r3, r3
     faa:	2b00      	cmp	r3, #0
     fac:	d004      	beq.n	fb8 <_usart_write_buffer+0x2c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     fae:	4b0c      	ldr	r3, [pc, #48]	; (fe0 <_usart_write_buffer+0x54>)
     fb0:	58e3      	ldr	r3, [r4, r3]
     fb2:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
     fb4:	2005      	movs	r0, #5
     fb6:	e00b      	b.n	fd0 <_usart_write_buffer+0x44>
	}

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
     fb8:	4643      	mov	r3, r8
     fba:	85eb      	strh	r3, [r5, #46]	; 0x2e
     fbc:	4b08      	ldr	r3, [pc, #32]	; (fe0 <_usart_write_buffer+0x54>)
     fbe:	58e3      	ldr	r3, [r4, r3]
     fc0:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->tx_buffer_ptr              = tx_data;
     fc2:	62af      	str	r7, [r5, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
     fc4:	2205      	movs	r2, #5
     fc6:	2333      	movs	r3, #51	; 0x33
     fc8:	54ea      	strb	r2, [r5, r3]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
     fca:	2301      	movs	r3, #1
     fcc:	75b3      	strb	r3, [r6, #22]

	return STATUS_OK;
     fce:	2000      	movs	r0, #0
}
     fd0:	b002      	add	sp, #8
     fd2:	bc04      	pop	{r2}
     fd4:	4690      	mov	r8, r2
     fd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     fd8:	00005d84 	.word	0x00005d84
     fdc:	000000a0 	.word	0x000000a0
     fe0:	00000008 	.word	0x00000008

00000fe4 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
     fe4:	b5f0      	push	{r4, r5, r6, r7, lr}
     fe6:	4647      	mov	r7, r8
     fe8:	b480      	push	{r7}
     fea:	b082      	sub	sp, #8
     fec:	1c04      	adds	r4, r0, #0
     fee:	1c0f      	adds	r7, r1, #0
     ff0:	4690      	mov	r8, r2
     ff2:	4d14      	ldr	r5, [pc, #80]	; (1044 <_usart_read_buffer+0x60>)
     ff4:	447d      	add	r5, pc
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     ff6:	6806      	ldr	r6, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     ff8:	4b13      	ldr	r3, [pc, #76]	; (1048 <_usart_read_buffer+0x64>)
     ffa:	58eb      	ldr	r3, [r5, r3]
     ffc:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
     ffe:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    1000:	b29b      	uxth	r3, r3
    1002:	2b00      	cmp	r3, #0
    1004:	d004      	beq.n	1010 <_usart_read_buffer+0x2c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1006:	4b11      	ldr	r3, [pc, #68]	; (104c <_usart_read_buffer+0x68>)
    1008:	58eb      	ldr	r3, [r5, r3]
    100a:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    100c:	2005      	movs	r0, #5
    100e:	e015      	b.n	103c <_usart_read_buffer+0x58>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    1010:	4643      	mov	r3, r8
    1012:	85a3      	strh	r3, [r4, #44]	; 0x2c
    1014:	4b0d      	ldr	r3, [pc, #52]	; (104c <_usart_read_buffer+0x68>)
    1016:	58eb      	ldr	r3, [r5, r3]
    1018:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    101a:	6267      	str	r7, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    101c:	2205      	movs	r2, #5
    101e:	2332      	movs	r3, #50	; 0x32
    1020:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    1022:	2304      	movs	r3, #4
    1024:	75b3      	strb	r3, [r6, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    1026:	7a23      	ldrb	r3, [r4, #8]
    1028:	2b00      	cmp	r3, #0
    102a:	d001      	beq.n	1030 <_usart_read_buffer+0x4c>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    102c:	2320      	movs	r3, #32
    102e:	75b3      	strb	r3, [r6, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    1030:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    1032:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    1034:	2b00      	cmp	r3, #0
    1036:	d001      	beq.n	103c <_usart_read_buffer+0x58>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    1038:	2308      	movs	r3, #8
    103a:	75b3      	strb	r3, [r6, #22]
	}
#endif

	return STATUS_OK;
}
    103c:	b002      	add	sp, #8
    103e:	bc04      	pop	{r2}
    1040:	4690      	mov	r8, r2
    1042:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1044:	00005d2c 	.word	0x00005d2c
    1048:	000000a0 	.word	0x000000a0
    104c:	00000008 	.word	0x00000008

00001050 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1050:	1c93      	adds	r3, r2, #2
    1052:	009b      	lsls	r3, r3, #2
    1054:	18c3      	adds	r3, r0, r3
    1056:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    1058:	2301      	movs	r3, #1
    105a:	4093      	lsls	r3, r2
    105c:	1c1a      	adds	r2, r3, #0
    105e:	2330      	movs	r3, #48	; 0x30
    1060:	5cc1      	ldrb	r1, [r0, r3]
    1062:	430a      	orrs	r2, r1
    1064:	54c2      	strb	r2, [r0, r3]
}
    1066:	4770      	bx	lr

00001068 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1068:	b530      	push	{r4, r5, lr}
    106a:	b083      	sub	sp, #12
    106c:	4c07      	ldr	r4, [pc, #28]	; (108c <usart_write_buffer_job+0x24>)
    106e:	447c      	add	r4, pc
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1070:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    1072:	2a00      	cmp	r2, #0
    1074:	d007      	beq.n	1086 <usart_write_buffer_job+0x1e>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    1076:	79c5      	ldrb	r5, [r0, #7]
		return STATUS_ERR_DENIED;
    1078:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    107a:	2d00      	cmp	r5, #0
    107c:	d003      	beq.n	1086 <usart_write_buffer_job+0x1e>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
    107e:	4b04      	ldr	r3, [pc, #16]	; (1090 <usart_write_buffer_job+0x28>)
    1080:	58e3      	ldr	r3, [r4, r3]
    1082:	4798      	blx	r3
    1084:	1c03      	adds	r3, r0, #0
}
    1086:	1c18      	adds	r0, r3, #0
    1088:	b003      	add	sp, #12
    108a:	bd30      	pop	{r4, r5, pc}
    108c:	00005cb2 	.word	0x00005cb2
    1090:	000000b8 	.word	0x000000b8

00001094 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1094:	b530      	push	{r4, r5, lr}
    1096:	b083      	sub	sp, #12
    1098:	4c07      	ldr	r4, [pc, #28]	; (10b8 <usart_read_buffer_job+0x24>)
    109a:	447c      	add	r4, pc
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    109c:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    109e:	2a00      	cmp	r2, #0
    10a0:	d007      	beq.n	10b2 <usart_read_buffer_job+0x1e>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    10a2:	7985      	ldrb	r5, [r0, #6]
		return STATUS_ERR_DENIED;
    10a4:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    10a6:	2d00      	cmp	r5, #0
    10a8:	d003      	beq.n	10b2 <usart_read_buffer_job+0x1e>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    10aa:	4b04      	ldr	r3, [pc, #16]	; (10bc <usart_read_buffer_job+0x28>)
    10ac:	58e3      	ldr	r3, [r4, r3]
    10ae:	4798      	blx	r3
    10b0:	1c03      	adds	r3, r0, #0
}
    10b2:	1c18      	adds	r0, r3, #0
    10b4:	b003      	add	sp, #12
    10b6:	bd30      	pop	{r4, r5, pc}
    10b8:	00005c86 	.word	0x00005c86
    10bc:	000000d0 	.word	0x000000d0

000010c0 <usart_abort_job>:
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    10c0:	6803      	ldr	r3, [r0, #0]

	switch(transceiver_type) {
    10c2:	2900      	cmp	r1, #0
    10c4:	d002      	beq.n	10cc <usart_abort_job+0xc>
    10c6:	2901      	cmp	r1, #1
    10c8:	d005      	beq.n	10d6 <usart_abort_job+0x16>
    10ca:	e008      	b.n	10de <usart_abort_job+0x1e>
		case USART_TRANSCEIVER_RX:
			/* Clear the interrupt flag in order to prevent the receive
			 * complete callback to fire */
			usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXC;
    10cc:	2204      	movs	r2, #4
    10ce:	761a      	strb	r2, [r3, #24]

			/* Clear the software reception buffer */
			module->remaining_rx_buffer_length = 0;
    10d0:	2300      	movs	r3, #0
    10d2:	8583      	strh	r3, [r0, #44]	; 0x2c

			break;
    10d4:	e003      	b.n	10de <usart_abort_job+0x1e>

		case USART_TRANSCEIVER_TX:
			/* Clear the interrupt flag in order to prevent the receive
			 * complete callback to fire */
			usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
    10d6:	2202      	movs	r2, #2
    10d8:	761a      	strb	r2, [r3, #24]

			/* Clear the software reception buffer */
			module->remaining_tx_buffer_length = 0;
    10da:	2300      	movs	r3, #0
    10dc:	85c3      	strh	r3, [r0, #46]	; 0x2e

			break;
	}
}
    10de:	4770      	bx	lr

000010e0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    10e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    10e2:	b083      	sub	sp, #12
    10e4:	4b66      	ldr	r3, [pc, #408]	; (1280 <_usart_interrupt_handler+0x1a0>)
    10e6:	447b      	add	r3, pc
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    10e8:	4a66      	ldr	r2, [pc, #408]	; (1284 <_usart_interrupt_handler+0x1a4>)
    10ea:	589a      	ldr	r2, [r3, r2]
    10ec:	0080      	lsls	r0, r0, #2
    10ee:	5885      	ldr	r5, [r0, r2]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    10f0:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    10f2:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    10f4:	2b00      	cmp	r3, #0
    10f6:	d1fc      	bne.n	10f2 <_usart_interrupt_handler+0x12>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    10f8:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    10fa:	7da6      	ldrb	r6, [r4, #22]
    10fc:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    10fe:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    1100:	5ceb      	ldrb	r3, [r5, r3]
    1102:	2230      	movs	r2, #48	; 0x30
    1104:	5caf      	ldrb	r7, [r5, r2]
    1106:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1108:	07f1      	lsls	r1, r6, #31
    110a:	d520      	bpl.n	114e <_usart_interrupt_handler+0x6e>
		if (module->remaining_tx_buffer_length) {
    110c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    110e:	b29b      	uxth	r3, r3
    1110:	2b00      	cmp	r3, #0
    1112:	d01a      	beq.n	114a <_usart_interrupt_handler+0x6a>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1114:	6aab      	ldr	r3, [r5, #40]	; 0x28
    1116:	781a      	ldrb	r2, [r3, #0]
    1118:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    111a:	1c59      	adds	r1, r3, #1
    111c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    111e:	7969      	ldrb	r1, [r5, #5]
    1120:	2901      	cmp	r1, #1
    1122:	d104      	bne.n	112e <_usart_interrupt_handler+0x4e>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1124:	7859      	ldrb	r1, [r3, #1]
    1126:	0209      	lsls	r1, r1, #8
    1128:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    112a:	3302      	adds	r3, #2
    112c:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    112e:	05d3      	lsls	r3, r2, #23
    1130:	0ddb      	lsrs	r3, r3, #23
    1132:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1134:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1136:	3b01      	subs	r3, #1
    1138:	b29b      	uxth	r3, r3
    113a:	85eb      	strh	r3, [r5, #46]	; 0x2e
    113c:	2b00      	cmp	r3, #0
    113e:	d106      	bne.n	114e <_usart_interrupt_handler+0x6e>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1140:	2301      	movs	r3, #1
    1142:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1144:	2302      	movs	r3, #2
    1146:	75a3      	strb	r3, [r4, #22]
    1148:	e001      	b.n	114e <_usart_interrupt_handler+0x6e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    114a:	2301      	movs	r3, #1
    114c:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    114e:	07b2      	lsls	r2, r6, #30
    1150:	d509      	bpl.n	1166 <_usart_interrupt_handler+0x86>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    1152:	2302      	movs	r3, #2
    1154:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    1156:	2200      	movs	r2, #0
    1158:	2333      	movs	r3, #51	; 0x33
    115a:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    115c:	07fb      	lsls	r3, r7, #31
    115e:	d502      	bpl.n	1166 <_usart_interrupt_handler+0x86>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1160:	1c28      	adds	r0, r5, #0
    1162:	68e9      	ldr	r1, [r5, #12]
    1164:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1166:	0772      	lsls	r2, r6, #29
    1168:	d56a      	bpl.n	1240 <_usart_interrupt_handler+0x160>

		if (module->remaining_rx_buffer_length) {
    116a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    116c:	b29b      	uxth	r3, r3
    116e:	2b00      	cmp	r3, #0
    1170:	d064      	beq.n	123c <_usart_interrupt_handler+0x15c>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1172:	8b63      	ldrh	r3, [r4, #26]
    1174:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1176:	0719      	lsls	r1, r3, #28
    1178:	d402      	bmi.n	1180 <_usart_interrupt_handler+0xa0>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    117a:	223f      	movs	r2, #63	; 0x3f
    117c:	4013      	ands	r3, r2
    117e:	e001      	b.n	1184 <_usart_interrupt_handler+0xa4>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1180:	2237      	movs	r2, #55	; 0x37
    1182:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1184:	2b00      	cmp	r3, #0
    1186:	d037      	beq.n	11f8 <_usart_interrupt_handler+0x118>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1188:	079a      	lsls	r2, r3, #30
    118a:	d507      	bpl.n	119c <_usart_interrupt_handler+0xbc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    118c:	221a      	movs	r2, #26
    118e:	2332      	movs	r3, #50	; 0x32
    1190:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    1192:	8b62      	ldrh	r2, [r4, #26]
    1194:	2302      	movs	r3, #2
    1196:	4313      	orrs	r3, r2
    1198:	8363      	strh	r3, [r4, #26]
    119a:	e027      	b.n	11ec <_usart_interrupt_handler+0x10c>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    119c:	0759      	lsls	r1, r3, #29
    119e:	d507      	bpl.n	11b0 <_usart_interrupt_handler+0xd0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    11a0:	221e      	movs	r2, #30
    11a2:	2332      	movs	r3, #50	; 0x32
    11a4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    11a6:	8b62      	ldrh	r2, [r4, #26]
    11a8:	2304      	movs	r3, #4
    11aa:	4313      	orrs	r3, r2
    11ac:	8363      	strh	r3, [r4, #26]
    11ae:	e01d      	b.n	11ec <_usart_interrupt_handler+0x10c>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    11b0:	07da      	lsls	r2, r3, #31
    11b2:	d507      	bpl.n	11c4 <_usart_interrupt_handler+0xe4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    11b4:	2213      	movs	r2, #19
    11b6:	2332      	movs	r3, #50	; 0x32
    11b8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    11ba:	8b62      	ldrh	r2, [r4, #26]
    11bc:	2301      	movs	r3, #1
    11be:	4313      	orrs	r3, r2
    11c0:	8363      	strh	r3, [r4, #26]
    11c2:	e013      	b.n	11ec <_usart_interrupt_handler+0x10c>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    11c4:	06d9      	lsls	r1, r3, #27
    11c6:	d507      	bpl.n	11d8 <_usart_interrupt_handler+0xf8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    11c8:	2242      	movs	r2, #66	; 0x42
    11ca:	2332      	movs	r3, #50	; 0x32
    11cc:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    11ce:	8b62      	ldrh	r2, [r4, #26]
    11d0:	2310      	movs	r3, #16
    11d2:	4313      	orrs	r3, r2
    11d4:	8363      	strh	r3, [r4, #26]
    11d6:	e009      	b.n	11ec <_usart_interrupt_handler+0x10c>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    11d8:	2220      	movs	r2, #32
    11da:	421a      	tst	r2, r3
    11dc:	d006      	beq.n	11ec <_usart_interrupt_handler+0x10c>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    11de:	2241      	movs	r2, #65	; 0x41
    11e0:	2332      	movs	r3, #50	; 0x32
    11e2:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    11e4:	8b62      	ldrh	r2, [r4, #26]
    11e6:	2320      	movs	r3, #32
    11e8:	4313      	orrs	r3, r2
    11ea:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    11ec:	077a      	lsls	r2, r7, #29
    11ee:	d527      	bpl.n	1240 <_usart_interrupt_handler+0x160>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    11f0:	1c28      	adds	r0, r5, #0
    11f2:	696b      	ldr	r3, [r5, #20]
    11f4:	4798      	blx	r3
    11f6:	e023      	b.n	1240 <_usart_interrupt_handler+0x160>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    11f8:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    11fa:	05d2      	lsls	r2, r2, #23
    11fc:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    11fe:	b2d3      	uxtb	r3, r2
    1200:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1202:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1204:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1206:	1c59      	adds	r1, r3, #1
    1208:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    120a:	7969      	ldrb	r1, [r5, #5]
    120c:	2901      	cmp	r1, #1
    120e:	d104      	bne.n	121a <_usart_interrupt_handler+0x13a>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1210:	0a12      	lsrs	r2, r2, #8
    1212:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    1214:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1216:	3301      	adds	r3, #1
    1218:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    121a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    121c:	3b01      	subs	r3, #1
    121e:	b29b      	uxth	r3, r3
    1220:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1222:	2b00      	cmp	r3, #0
    1224:	d10c      	bne.n	1240 <_usart_interrupt_handler+0x160>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1226:	2304      	movs	r3, #4
    1228:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    122a:	2200      	movs	r2, #0
    122c:	2332      	movs	r3, #50	; 0x32
    122e:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1230:	07ba      	lsls	r2, r7, #30
    1232:	d505      	bpl.n	1240 <_usart_interrupt_handler+0x160>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1234:	1c28      	adds	r0, r5, #0
    1236:	692b      	ldr	r3, [r5, #16]
    1238:	4798      	blx	r3
    123a:	e001      	b.n	1240 <_usart_interrupt_handler+0x160>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    123c:	2304      	movs	r3, #4
    123e:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1240:	06f1      	lsls	r1, r6, #27
    1242:	d507      	bpl.n	1254 <_usart_interrupt_handler+0x174>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1244:	2310      	movs	r3, #16
    1246:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1248:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    124a:	06fa      	lsls	r2, r7, #27
    124c:	d502      	bpl.n	1254 <_usart_interrupt_handler+0x174>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    124e:	1c28      	adds	r0, r5, #0
    1250:	69eb      	ldr	r3, [r5, #28]
    1252:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1254:	06b1      	lsls	r1, r6, #26
    1256:	d507      	bpl.n	1268 <_usart_interrupt_handler+0x188>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1258:	2320      	movs	r3, #32
    125a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    125c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    125e:	073a      	lsls	r2, r7, #28
    1260:	d502      	bpl.n	1268 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    1262:	1c28      	adds	r0, r5, #0
    1264:	69ab      	ldr	r3, [r5, #24]
    1266:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1268:	0731      	lsls	r1, r6, #28
    126a:	d507      	bpl.n	127c <_usart_interrupt_handler+0x19c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    126c:	2308      	movs	r3, #8
    126e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1270:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    1272:	06ba      	lsls	r2, r7, #26
    1274:	d502      	bpl.n	127c <_usart_interrupt_handler+0x19c>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1276:	6a2b      	ldr	r3, [r5, #32]
    1278:	1c28      	adds	r0, r5, #0
    127a:	4798      	blx	r3
		}
	}
#endif
}
    127c:	b003      	add	sp, #12
    127e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1280:	00005c3a 	.word	0x00005c3a
    1284:	00000108 	.word	0x00000108

00001288 <vTraceError>:
 * Note: If a recorder error is registered before vTraceStart is called, the
 * trace start will be aborted. This can occur if any of the Nxxxx constants
 * (e.g., NTask) in trcConfig.h is too small.
 ******************************************************************************/
void vTraceError(const char* msg)
{
    1288:	b510      	push	{r4, lr}
    128a:	b082      	sub	sp, #8
    128c:	1c01      	adds	r1, r0, #0
    128e:	4c16      	ldr	r4, [pc, #88]	; (12e8 <vTraceError+0x60>)
    1290:	447c      	add	r4, pc
	TRACE_ASSERT(msg != NULL, "vTraceError: msg == NULL", );
    1292:	2800      	cmp	r0, #0
    1294:	d105      	bne.n	12a2 <vTraceError+0x1a>
    1296:	4815      	ldr	r0, [pc, #84]	; (12ec <vTraceError+0x64>)
    1298:	4478      	add	r0, pc
    129a:	4b15      	ldr	r3, [pc, #84]	; (12f0 <vTraceError+0x68>)
    129c:	58e3      	ldr	r3, [r4, r3]
    129e:	4798      	blx	r3
    12a0:	e020      	b.n	12e4 <vTraceError+0x5c>
	TRACE_ASSERT(RecorderDataPtr != NULL, "vTraceError: RecorderDataPtr == NULL", );
    12a2:	4b14      	ldr	r3, [pc, #80]	; (12f4 <vTraceError+0x6c>)
    12a4:	58e3      	ldr	r3, [r4, r3]
    12a6:	681b      	ldr	r3, [r3, #0]
    12a8:	2b00      	cmp	r3, #0
    12aa:	d105      	bne.n	12b8 <vTraceError+0x30>
    12ac:	4812      	ldr	r0, [pc, #72]	; (12f8 <vTraceError+0x70>)
    12ae:	4478      	add	r0, pc
    12b0:	4b0f      	ldr	r3, [pc, #60]	; (12f0 <vTraceError+0x68>)
    12b2:	58e3      	ldr	r3, [r4, r3]
    12b4:	4798      	blx	r3
    12b6:	e015      	b.n	12e4 <vTraceError+0x5c>

	/* Stop the recorder. Note: We do not call vTraceStop, since that adds a weird
	and unnecessary dependency to trcUser.c */

	RecorderDataPtr->recorderActive = 0;
    12b8:	2200      	movs	r2, #0
    12ba:	631a      	str	r2, [r3, #48]	; 0x30

	if (traceErrorMessage == NULL)
    12bc:	4a0f      	ldr	r2, [pc, #60]	; (12fc <vTraceError+0x74>)
    12be:	58a2      	ldr	r2, [r4, r2]
    12c0:	6812      	ldr	r2, [r2, #0]
    12c2:	2a00      	cmp	r2, #0
    12c4:	d10e      	bne.n	12e4 <vTraceError+0x5c>
	{
		traceErrorMessage = (char*)msg;
    12c6:	4a0d      	ldr	r2, [pc, #52]	; (12fc <vTraceError+0x74>)
    12c8:	58a2      	ldr	r2, [r4, r2]
    12ca:	6010      	str	r0, [r2, #0]
		(void)strncpy(RecorderDataPtr->systemInfo, traceErrorMessage, 80);
    12cc:	4a0c      	ldr	r2, [pc, #48]	; (1300 <vTraceError+0x78>)
    12ce:	1898      	adds	r0, r3, r2
    12d0:	2250      	movs	r2, #80	; 0x50
    12d2:	4b0c      	ldr	r3, [pc, #48]	; (1304 <vTraceError+0x7c>)
    12d4:	58e3      	ldr	r3, [r4, r3]
    12d6:	4798      	blx	r3
		RecorderDataPtr->internalErrorOccured = 1;	 	 
    12d8:	4b06      	ldr	r3, [pc, #24]	; (12f4 <vTraceError+0x6c>)
    12da:	58e3      	ldr	r3, [r4, r3]
    12dc:	681a      	ldr	r2, [r3, #0]
    12de:	2101      	movs	r1, #1
    12e0:	4b09      	ldr	r3, [pc, #36]	; (1308 <vTraceError+0x80>)
    12e2:	50d1      	str	r1, [r2, r3]
	}
	
}
    12e4:	b002      	add	sp, #8
    12e6:	bd10      	pop	{r4, pc}
    12e8:	00005a90 	.word	0x00005a90
    12ec:	00004abc 	.word	0x00004abc
    12f0:	00000110 	.word	0x00000110
    12f4:	00000024 	.word	0x00000024
    12f8:	00004ace 	.word	0x00004ace
    12fc:	00000254 	.word	0x00000254
    1300:	000007dc 	.word	0x000007dc
    1304:	0000014c 	.word	0x0000014c
    1308:	000007d4 	.word	0x000007d4

0000130c <prvTraceInitTraceData>:

RecorderDataType* RecorderDataPtr = NULL;

/* This version of the function dynamically allocates the trace data */
void prvTraceInitTraceData()
{		
    130c:	b5f0      	push	{r4, r5, r6, r7, lr}
    130e:	465f      	mov	r7, fp
    1310:	4656      	mov	r6, sl
    1312:	464d      	mov	r5, r9
    1314:	4644      	mov	r4, r8
    1316:	b4f0      	push	{r4, r5, r6, r7}
    1318:	b083      	sub	sp, #12
    131a:	4d51      	ldr	r5, [pc, #324]	; (1460 <prvTraceInitTraceData+0x154>)
    131c:	447d      	add	r5, pc
	init_hwtc_count = HWTC_COUNT;
    131e:	4b51      	ldr	r3, [pc, #324]	; (1464 <prvTraceInitTraceData+0x158>)
    1320:	681a      	ldr	r2, [r3, #0]
    1322:	4b51      	ldr	r3, [pc, #324]	; (1468 <prvTraceInitTraceData+0x15c>)
    1324:	58eb      	ldr	r3, [r5, r3]
    1326:	601a      	str	r2, [r3, #0]
	
#if TRACE_DATA_ALLOCATION == TRACE_DATA_ALLOCATION_STATIC
	RecorderDataPtr = &RecorderData;
    1328:	4b50      	ldr	r3, [pc, #320]	; (146c <prvTraceInitTraceData+0x160>)
    132a:	58ee      	ldr	r6, [r5, r3]
    132c:	4b50      	ldr	r3, [pc, #320]	; (1470 <prvTraceInitTraceData+0x164>)
    132e:	58ec      	ldr	r4, [r5, r3]
    1330:	6034      	str	r4, [r6, #0]
	{
		vTraceError("No recorder data structure allocated!");
		return;
	}
		
	(void)memset(RecorderDataPtr, 0, sizeof(RecorderDataType));
    1332:	23bf      	movs	r3, #191	; 0xbf
    1334:	015b      	lsls	r3, r3, #5
    1336:	469b      	mov	fp, r3
    1338:	1c20      	adds	r0, r4, #0
    133a:	2100      	movs	r1, #0
    133c:	1c1a      	adds	r2, r3, #0
    133e:	4b4d      	ldr	r3, [pc, #308]	; (1474 <prvTraceInitTraceData+0x168>)
    1340:	58eb      	ldr	r3, [r5, r3]
    1342:	4798      	blx	r3

	RecorderDataPtr->startmarker0 = 0x00;
	RecorderDataPtr->startmarker1 = 0x01;
    1344:	2101      	movs	r1, #1
    1346:	468a      	mov	sl, r1
    1348:	7061      	strb	r1, [r4, #1]
	RecorderDataPtr->startmarker2 = 0x02;
    134a:	2302      	movs	r3, #2
    134c:	70a3      	strb	r3, [r4, #2]
	RecorderDataPtr->startmarker3 = 0x03;
    134e:	2303      	movs	r3, #3
    1350:	70e3      	strb	r3, [r4, #3]
	RecorderDataPtr->startmarker4 = 0x70;
    1352:	2370      	movs	r3, #112	; 0x70
    1354:	7123      	strb	r3, [r4, #4]
	RecorderDataPtr->startmarker5 = 0x71;
    1356:	2371      	movs	r3, #113	; 0x71
    1358:	4699      	mov	r9, r3
    135a:	7163      	strb	r3, [r4, #5]
	RecorderDataPtr->startmarker6 = 0x72;
    135c:	2272      	movs	r2, #114	; 0x72
    135e:	4690      	mov	r8, r2
    1360:	71a2      	strb	r2, [r4, #6]
	RecorderDataPtr->startmarker7 = 0x73;
    1362:	2773      	movs	r7, #115	; 0x73
    1364:	71e7      	strb	r7, [r4, #7]
	RecorderDataPtr->startmarker8 = 0xF0;
    1366:	23f0      	movs	r3, #240	; 0xf0
    1368:	7223      	strb	r3, [r4, #8]
	RecorderDataPtr->startmarker9 = 0xF1;
    136a:	210f      	movs	r1, #15
    136c:	4249      	negs	r1, r1
    136e:	7261      	strb	r1, [r4, #9]
	RecorderDataPtr->startmarker10 = 0xF2;
    1370:	220e      	movs	r2, #14
    1372:	4252      	negs	r2, r2
    1374:	72a2      	strb	r2, [r4, #10]
	RecorderDataPtr->startmarker11 = 0xF3;
    1376:	230d      	movs	r3, #13
    1378:	425b      	negs	r3, r3
    137a:	72e3      	strb	r3, [r4, #11]

	RecorderDataPtr->version = TRACE_KERNEL_VERSION;
    137c:	4b3e      	ldr	r3, [pc, #248]	; (1478 <prvTraceInitTraceData+0x16c>)
    137e:	81a3      	strh	r3, [r4, #12]
	RecorderDataPtr->minor_version = TRACE_MINOR_VERSION;
    1380:	2304      	movs	r3, #4
    1382:	73a3      	strb	r3, [r4, #14]
	RecorderDataPtr->irq_priority_order = IRQ_PRIORITY_ORDER;
	RecorderDataPtr->filesize = sizeof(RecorderDataType);
    1384:	4659      	mov	r1, fp
    1386:	6121      	str	r1, [r4, #16]

	RecorderDataPtr->maxEvents = EVENT_BUFFER_SIZE;
    1388:	23fa      	movs	r3, #250	; 0xfa
    138a:	009b      	lsls	r3, r3, #2
    138c:	61a3      	str	r3, [r4, #24]

	RecorderDataPtr->debugMarker0 = 0xF0F0F0F0;
    138e:	4b3b      	ldr	r3, [pc, #236]	; (147c <prvTraceInitTraceData+0x170>)
    1390:	6563      	str	r3, [r4, #84]	; 0x54

	RecorderDataPtr->isUsing16bitHandles = USE_16BIT_OBJECT_HANDLES;

	/* This function is kernel specific */
	vTraceInitObjectPropertyTable();
    1392:	4b3b      	ldr	r3, [pc, #236]	; (1480 <prvTraceInitTraceData+0x174>)
    1394:	58eb      	ldr	r3, [r5, r3]
    1396:	4798      	blx	r3

	RecorderDataPtr->debugMarker1 = 0xF1F1F1F1;
    1398:	6830      	ldr	r0, [r6, #0]
    139a:	4a3a      	ldr	r2, [pc, #232]	; (1484 <prvTraceInitTraceData+0x178>)
    139c:	4b3a      	ldr	r3, [pc, #232]	; (1488 <prvTraceInitTraceData+0x17c>)
    139e:	50c2      	str	r2, [r0, r3]
	RecorderDataPtr->SymbolTable.symTableSize = SYMBOL_TABLE_SIZE;
    13a0:	22c8      	movs	r2, #200	; 0xc8
    13a2:	0092      	lsls	r2, r2, #2
    13a4:	2385      	movs	r3, #133	; 0x85
    13a6:	00db      	lsls	r3, r3, #3
    13a8:	50c2      	str	r2, [r0, r3]
	RecorderDataPtr->SymbolTable.nextFreeSymbolIndex = 1;
    13aa:	4b38      	ldr	r3, [pc, #224]	; (148c <prvTraceInitTraceData+0x180>)
    13ac:	4652      	mov	r2, sl
    13ae:	50c2      	str	r2, [r0, r3]
#if (INCLUDE_FLOAT_SUPPORT == 1)
	RecorderDataPtr->exampleFloatEncoding = 1.0f; /* otherwise already zero */
    13b0:	22fe      	movs	r2, #254	; 0xfe
    13b2:	0592      	lsls	r2, r2, #22
    13b4:	23fa      	movs	r3, #250	; 0xfa
    13b6:	00db      	lsls	r3, r3, #3
    13b8:	50c2      	str	r2, [r0, r3]
#endif
	RecorderDataPtr->debugMarker2 = 0xF2F2F2F2;
    13ba:	4a35      	ldr	r2, [pc, #212]	; (1490 <prvTraceInitTraceData+0x184>)
    13bc:	23fb      	movs	r3, #251	; 0xfb
    13be:	00db      	lsls	r3, r3, #3
    13c0:	50c2      	str	r2, [r0, r3]
	(void)strncpy(RecorderDataPtr->systemInfo, "Trace Recorder Demo", 80);
    13c2:	4b34      	ldr	r3, [pc, #208]	; (1494 <prvTraceInitTraceData+0x188>)
    13c4:	18c0      	adds	r0, r0, r3
    13c6:	4934      	ldr	r1, [pc, #208]	; (1498 <prvTraceInitTraceData+0x18c>)
    13c8:	4479      	add	r1, pc
    13ca:	2250      	movs	r2, #80	; 0x50
    13cc:	4b33      	ldr	r3, [pc, #204]	; (149c <prvTraceInitTraceData+0x190>)
    13ce:	58eb      	ldr	r3, [r5, r3]
    13d0:	4798      	blx	r3
	RecorderDataPtr->debugMarker3 = 0xF3F3F3F3;
    13d2:	6833      	ldr	r3, [r6, #0]
    13d4:	4932      	ldr	r1, [pc, #200]	; (14a0 <prvTraceInitTraceData+0x194>)
    13d6:	4a33      	ldr	r2, [pc, #204]	; (14a4 <prvTraceInitTraceData+0x198>)
    13d8:	5099      	str	r1, [r3, r2]
	RecorderDataPtr->endmarker0 = 0x0A;
    13da:	210a      	movs	r1, #10
    13dc:	4a32      	ldr	r2, [pc, #200]	; (14a8 <prvTraceInitTraceData+0x19c>)
    13de:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker1 = 0x0B;
    13e0:	210b      	movs	r1, #11
    13e2:	4a32      	ldr	r2, [pc, #200]	; (14ac <prvTraceInitTraceData+0x1a0>)
    13e4:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker2 = 0x0C;
    13e6:	210c      	movs	r1, #12
    13e8:	4a31      	ldr	r2, [pc, #196]	; (14b0 <prvTraceInitTraceData+0x1a4>)
    13ea:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker3 = 0x0D;
    13ec:	210d      	movs	r1, #13
    13ee:	4a31      	ldr	r2, [pc, #196]	; (14b4 <prvTraceInitTraceData+0x1a8>)
    13f0:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker4 = 0x71;
    13f2:	4a31      	ldr	r2, [pc, #196]	; (14b8 <prvTraceInitTraceData+0x1ac>)
    13f4:	4649      	mov	r1, r9
    13f6:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker5 = 0x72;
    13f8:	4a30      	ldr	r2, [pc, #192]	; (14bc <prvTraceInitTraceData+0x1b0>)
    13fa:	4641      	mov	r1, r8
    13fc:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker6 = 0x73;
    13fe:	4a30      	ldr	r2, [pc, #192]	; (14c0 <prvTraceInitTraceData+0x1b4>)
    1400:	549f      	strb	r7, [r3, r2]
	RecorderDataPtr->endmarker7 = 0x74;
    1402:	2174      	movs	r1, #116	; 0x74
    1404:	4a2f      	ldr	r2, [pc, #188]	; (14c4 <prvTraceInitTraceData+0x1b8>)
    1406:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker8 = 0xF1;
    1408:	4a2f      	ldr	r2, [pc, #188]	; (14c8 <prvTraceInitTraceData+0x1bc>)
    140a:	210f      	movs	r1, #15
    140c:	4249      	negs	r1, r1
    140e:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker9 = 0xF2;
    1410:	4a2e      	ldr	r2, [pc, #184]	; (14cc <prvTraceInitTraceData+0x1c0>)
    1412:	210e      	movs	r1, #14
    1414:	4249      	negs	r1, r1
    1416:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker10 = 0xF3;
    1418:	4a2d      	ldr	r2, [pc, #180]	; (14d0 <prvTraceInitTraceData+0x1c4>)
    141a:	210d      	movs	r1, #13
    141c:	4249      	negs	r1, r1
    141e:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->endmarker11 = 0xF4;
    1420:	21f4      	movs	r1, #244	; 0xf4
    1422:	4a2c      	ldr	r2, [pc, #176]	; (14d4 <prvTraceInitTraceData+0x1c8>)
    1424:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->userEventBuffer.numberOfSlots = USER_EVENT_BUFFER_SIZE;
	RecorderDataPtr->userEventBuffer.numberOfChannels = CHANNEL_FORMAT_PAIRS + 1;
#endif

	/* Kernel specific initialization of the objectHandleStacks variable */
	vTraceInitObjectHandleStack();
    1426:	4b2c      	ldr	r3, [pc, #176]	; (14d8 <prvTraceInitTraceData+0x1cc>)
    1428:	58eb      	ldr	r3, [r5, r3]
    142a:	4798      	blx	r3
}

static void vInitStartMarkers()
{
	uint32_t i;
	uint8_t *ptr = (uint8_t*)&(RecorderDataPtr->startmarker0);
    142c:	6831      	ldr	r1, [r6, #0]
	if ((*ptr) == 0)
    142e:	780b      	ldrb	r3, [r1, #0]
    1430:	2b00      	cmp	r3, #0
    1432:	d108      	bne.n	1446 <prvTraceInitTraceData+0x13a>
    1434:	1c0b      	adds	r3, r1, #0
    1436:	310c      	adds	r1, #12
	{
		for (i = 0; i < 12; i++)
		{
			ptr[i] += 1;
    1438:	781a      	ldrb	r2, [r3, #0]
    143a:	3201      	adds	r2, #1
    143c:	701a      	strb	r2, [r3, #0]
    143e:	3301      	adds	r3, #1
{
	uint32_t i;
	uint8_t *ptr = (uint8_t*)&(RecorderDataPtr->startmarker0);
	if ((*ptr) == 0)
	{
		for (i = 0; i < 12; i++)
    1440:	428b      	cmp	r3, r1
    1442:	d1f9      	bne.n	1438 <prvTraceInitTraceData+0x12c>
    1444:	e004      	b.n	1450 <prvTraceInitTraceData+0x144>
			ptr[i] += 1;
		}
	}
	else
	{
		vTraceError("Trace start markers already initialized!");
    1446:	4825      	ldr	r0, [pc, #148]	; (14dc <prvTraceInitTraceData+0x1d0>)
    1448:	4478      	add	r0, pc
    144a:	4b25      	ldr	r3, [pc, #148]	; (14e0 <prvTraceInitTraceData+0x1d4>)
    144c:	58eb      	ldr	r3, [r5, r3]
    144e:	4798      	blx	r3
	vInitStartMarkers();
	
	#ifdef PORT_SPECIFIC_INIT
	PORT_SPECIFIC_INIT();
	#endif
}
    1450:	b003      	add	sp, #12
    1452:	bc3c      	pop	{r2, r3, r4, r5}
    1454:	4690      	mov	r8, r2
    1456:	4699      	mov	r9, r3
    1458:	46a2      	mov	sl, r4
    145a:	46ab      	mov	fp, r5
    145c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    145e:	46c0      	nop			; (mov r8, r8)
    1460:	00005a04 	.word	0x00005a04
    1464:	e000e018 	.word	0xe000e018
    1468:	00000258 	.word	0x00000258
    146c:	00000024 	.word	0x00000024
    1470:	000000b4 	.word	0x000000b4
    1474:	0000018c 	.word	0x0000018c
    1478:	00001aa1 	.word	0x00001aa1
    147c:	f0f0f0f0 	.word	0xf0f0f0f0
    1480:	00000260 	.word	0x00000260
    1484:	f1f1f1f1 	.word	0xf1f1f1f1
    1488:	00000424 	.word	0x00000424
    148c:	0000042c 	.word	0x0000042c
    1490:	f2f2f2f2 	.word	0xf2f2f2f2
    1494:	000007dc 	.word	0x000007dc
    1498:	000049e8 	.word	0x000049e8
    149c:	0000014c 	.word	0x0000014c
    14a0:	f3f3f3f3 	.word	0xf3f3f3f3
    14a4:	0000082c 	.word	0x0000082c
    14a8:	000017d4 	.word	0x000017d4
    14ac:	000017d5 	.word	0x000017d5
    14b0:	000017d6 	.word	0x000017d6
    14b4:	000017d7 	.word	0x000017d7
    14b8:	000017d8 	.word	0x000017d8
    14bc:	000017d9 	.word	0x000017d9
    14c0:	000017da 	.word	0x000017da
    14c4:	000017db 	.word	0x000017db
    14c8:	000017dc 	.word	0x000017dc
    14cc:	000017dd 	.word	0x000017dd
    14d0:	000017de 	.word	0x000017de
    14d4:	000017df 	.word	0x000017df
    14d8:	000001e0 	.word	0x000001e0
    14dc:	0000497c 	.word	0x0000497c
    14e0:	00000110 	.word	0x00000110

000014e4 <xTraceNextFreeEventBufferSlot>:

/* Gives the last error message of the recorder. NULL if no error message. */
char* traceErrorMessage = NULL;

void* xTraceNextFreeEventBufferSlot(void)
{
    14e4:	b500      	push	{lr}
    14e6:	b083      	sub	sp, #12
    14e8:	4a0d      	ldr	r2, [pc, #52]	; (1520 <xTraceNextFreeEventBufferSlot+0x3c>)
    14ea:	447a      	add	r2, pc
	if (! RecorderDataPtr->recorderActive)
    14ec:	4b0d      	ldr	r3, [pc, #52]	; (1524 <xTraceNextFreeEventBufferSlot+0x40>)
    14ee:	58d3      	ldr	r3, [r2, r3]
    14f0:	681b      	ldr	r3, [r3, #0]
    14f2:	6b19      	ldr	r1, [r3, #48]	; 0x30
    14f4:	2900      	cmp	r1, #0
    14f6:	d010      	beq.n	151a <xTraceNextFreeEventBufferSlot+0x36>
	{
		// If the associated XTS or XPS event prio to the main event has filled the buffer and store mode "stop when full".
		return NULL;
	}

	if (RecorderDataPtr->nextFreeIndex >= EVENT_BUFFER_SIZE)
    14f8:	69d9      	ldr	r1, [r3, #28]
    14fa:	480b      	ldr	r0, [pc, #44]	; (1528 <xTraceNextFreeEventBufferSlot+0x44>)
    14fc:	4281      	cmp	r1, r0
    14fe:	d906      	bls.n	150e <xTraceNextFreeEventBufferSlot+0x2a>
	{
		vTraceError("Attempt to index outside event buffer!");
    1500:	480a      	ldr	r0, [pc, #40]	; (152c <xTraceNextFreeEventBufferSlot+0x48>)
    1502:	4478      	add	r0, pc
    1504:	4b0a      	ldr	r3, [pc, #40]	; (1530 <xTraceNextFreeEventBufferSlot+0x4c>)
    1506:	58d3      	ldr	r3, [r2, r3]
    1508:	4798      	blx	r3
		return NULL;
    150a:	2000      	movs	r0, #0
    150c:	e006      	b.n	151c <xTraceNextFreeEventBufferSlot+0x38>
	}
	return (void*)(&RecorderDataPtr->eventData[RecorderDataPtr->nextFreeIndex*4]);
    150e:	0088      	lsls	r0, r1, #2
    1510:	2283      	movs	r2, #131	; 0x83
    1512:	0112      	lsls	r2, r2, #4
    1514:	1880      	adds	r0, r0, r2
    1516:	1818      	adds	r0, r3, r0
    1518:	e000      	b.n	151c <xTraceNextFreeEventBufferSlot+0x38>
void* xTraceNextFreeEventBufferSlot(void)
{
	if (! RecorderDataPtr->recorderActive)
	{
		// If the associated XTS or XPS event prio to the main event has filled the buffer and store mode "stop when full".
		return NULL;
    151a:	2000      	movs	r0, #0
	{
		vTraceError("Attempt to index outside event buffer!");
		return NULL;
	}
	return (void*)(&RecorderDataPtr->eventData[RecorderDataPtr->nextFreeIndex*4]);
}
    151c:	b003      	add	sp, #12
    151e:	bd00      	pop	{pc}
    1520:	00005836 	.word	0x00005836
    1524:	00000024 	.word	0x00000024
    1528:	000003e7 	.word	0x000003e7
    152c:	000048ee 	.word	0x000048ee
    1530:	00000110 	.word	0x00000110

00001534 <uiIndexOfObject>:

uint16_t uiIndexOfObject(objectHandleType objecthandle, uint8_t objectclass)
{
    1534:	b510      	push	{r4, lr}
    1536:	b082      	sub	sp, #8
    1538:	4b15      	ldr	r3, [pc, #84]	; (1590 <uiIndexOfObject+0x5c>)
    153a:	447b      	add	r3, pc
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
    153c:	2906      	cmp	r1, #6
    153e:	d907      	bls.n	1550 <uiIndexOfObject+0x1c>
    1540:	4814      	ldr	r0, [pc, #80]	; (1594 <uiIndexOfObject+0x60>)
    1542:	4478      	add	r0, pc
    1544:	4a14      	ldr	r2, [pc, #80]	; (1598 <uiIndexOfObject+0x64>)
    1546:	589a      	ldr	r2, [r3, r2]
    1548:	9201      	str	r2, [sp, #4]
    154a:	4790      	blx	r2
    154c:	2000      	movs	r0, #0
    154e:	e01c      	b.n	158a <uiIndexOfObject+0x56>
		"uiIndexOfObject: Invalid value for objectclass", 0);
	TRACE_ASSERT(objecthandle > 0 && objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass], 
    1550:	2800      	cmp	r0, #0
    1552:	d007      	beq.n	1564 <uiIndexOfObject+0x30>
    1554:	4a11      	ldr	r2, [pc, #68]	; (159c <uiIndexOfObject+0x68>)
    1556:	589a      	ldr	r2, [r3, r2]
    1558:	6812      	ldr	r2, [r2, #0]
    155a:	1854      	adds	r4, r2, r1
    155c:	3460      	adds	r4, #96	; 0x60
    155e:	7924      	ldrb	r4, [r4, #4]
    1560:	4284      	cmp	r4, r0
    1562:	d207      	bcs.n	1574 <uiIndexOfObject+0x40>
    1564:	480e      	ldr	r0, [pc, #56]	; (15a0 <uiIndexOfObject+0x6c>)
    1566:	4478      	add	r0, pc
    1568:	4a0b      	ldr	r2, [pc, #44]	; (1598 <uiIndexOfObject+0x64>)
    156a:	589a      	ldr	r2, [r3, r2]
    156c:	9201      	str	r2, [sp, #4]
    156e:	4790      	blx	r2
    1570:	2000      	movs	r0, #0
    1572:	e00a      	b.n	158a <uiIndexOfObject+0x56>

	if ((objectclass < TRACE_NCLASSES) && (objecthandle > 0) && 
		(objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass]))
	{
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] + 
			(RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[objectclass] * (objecthandle-1)));
    1574:	1853      	adds	r3, r2, r1
    1576:	3370      	adds	r3, #112	; 0x70
		"uiIndexOfObject: Invalid value for objecthandle", 0);

	if ((objectclass < TRACE_NCLASSES) && (objecthandle > 0) && 
		(objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass]))
	{
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] + 
    1578:	791b      	ldrb	r3, [r3, #4]
			(RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[objectclass] * (objecthandle-1)));
    157a:	3801      	subs	r0, #1
		"uiIndexOfObject: Invalid value for objecthandle", 0);

	if ((objectclass < TRACE_NCLASSES) && (objecthandle > 0) && 
		(objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass]))
	{
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] + 
    157c:	4358      	muls	r0, r3
    157e:	313c      	adds	r1, #60	; 0x3c
    1580:	0049      	lsls	r1, r1, #1
    1582:	1852      	adds	r2, r2, r1
    1584:	8893      	ldrh	r3, [r2, #4]
    1586:	18c0      	adds	r0, r0, r3
    1588:	b280      	uxth	r0, r0
			(RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[objectclass] * (objecthandle-1)));
	}

	vTraceError("Object table lookup with invalid object handle or object class!");
	return 0;
}
    158a:	b002      	add	sp, #8
    158c:	bd10      	pop	{r4, pc}
    158e:	46c0      	nop			; (mov r8, r8)
    1590:	000057e6 	.word	0x000057e6
    1594:	000048d6 	.word	0x000048d6
    1598:	00000110 	.word	0x00000110
    159c:	00000024 	.word	0x00000024
    15a0:	000048f2 	.word	0x000048f2

000015a4 <xTraceGetObjectHandle>:
 * contains the mapping between object handle and object name which was valid up
 * to this point in time. The object name is stored as a symbol table entry.
 ******************************************************************************/

objectHandleType xTraceGetObjectHandle(traceObjectClass objectclass)
{
    15a4:	b570      	push	{r4, r5, r6, lr}
    15a6:	b082      	sub	sp, #8
    15a8:	4c56      	ldr	r4, [pc, #344]	; (1704 <xTraceGetObjectHandle+0x160>)
    15aa:	447c      	add	r4, pc
	objectHandleType handle;
	static int indexOfHandle;

	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
    15ac:	2806      	cmp	r0, #6
    15ae:	d906      	bls.n	15be <xTraceGetObjectHandle+0x1a>
    15b0:	4855      	ldr	r0, [pc, #340]	; (1708 <xTraceGetObjectHandle+0x164>)
    15b2:	4478      	add	r0, pc
    15b4:	4b55      	ldr	r3, [pc, #340]	; (170c <xTraceGetObjectHandle+0x168>)
    15b6:	58e3      	ldr	r3, [r4, r3]
    15b8:	4798      	blx	r3
    15ba:	2000      	movs	r0, #0
    15bc:	e0a0      	b.n	1700 <xTraceGetObjectHandle+0x15c>
		"xTraceGetObjectHandle: Invalid value for objectclass", (objectHandleType)0);

	indexOfHandle = objectHandleStacks.indexOfNextAvailableHandle[objectclass];
    15be:	4b54      	ldr	r3, [pc, #336]	; (1710 <xTraceGetObjectHandle+0x16c>)
    15c0:	58e2      	ldr	r2, [r4, r3]
    15c2:	0043      	lsls	r3, r0, #1
    15c4:	5a9b      	ldrh	r3, [r3, r2]
    15c6:	4953      	ldr	r1, [pc, #332]	; (1714 <xTraceGetObjectHandle+0x170>)
    15c8:	4479      	add	r1, pc
    15ca:	600b      	str	r3, [r1, #0]
	if (objectHandleStacks.objectHandles[indexOfHandle] == 0)
    15cc:	18d2      	adds	r2, r2, r3
    15ce:	3238      	adds	r2, #56	; 0x38
    15d0:	7812      	ldrb	r2, [r2, #0]
    15d2:	2a00      	cmp	r2, #0
    15d4:	d10a      	bne.n	15ec <xTraceGetObjectHandle+0x48>
	{
		/* Zero is used to indicate a never before used handle, i.e.,
			new slots in the handle stack. The handle slot needs to
			be initialized here (starts at 1). */
		objectHandleStacks.objectHandles[indexOfHandle] =
    15d6:	4a4e      	ldr	r2, [pc, #312]	; (1710 <xTraceGetObjectHandle+0x16c>)
    15d8:	58a2      	ldr	r2, [r4, r2]
    15da:	18d5      	adds	r5, r2, r3
    15dc:	3538      	adds	r5, #56	; 0x38
			(objectHandleType)(1 + indexOfHandle -
    15de:	1c59      	adds	r1, r3, #1
			objectHandleStacks.lowestIndexOfClass[objectclass]);
    15e0:	1d06      	adds	r6, r0, #4
    15e2:	0076      	lsls	r6, r6, #1
    15e4:	1992      	adds	r2, r2, r6
	{
		/* Zero is used to indicate a never before used handle, i.e.,
			new slots in the handle stack. The handle slot needs to
			be initialized here (starts at 1). */
		objectHandleStacks.objectHandles[indexOfHandle] =
			(objectHandleType)(1 + indexOfHandle -
    15e6:	88d2      	ldrh	r2, [r2, #6]
    15e8:	1a89      	subs	r1, r1, r2
	if (objectHandleStacks.objectHandles[indexOfHandle] == 0)
	{
		/* Zero is used to indicate a never before used handle, i.e.,
			new slots in the handle stack. The handle slot needs to
			be initialized here (starts at 1). */
		objectHandleStacks.objectHandles[indexOfHandle] =
    15ea:	7029      	strb	r1, [r5, #0]
			(objectHandleType)(1 + indexOfHandle -
			objectHandleStacks.lowestIndexOfClass[objectclass]);
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
    15ec:	4a48      	ldr	r2, [pc, #288]	; (1710 <xTraceGetObjectHandle+0x16c>)
    15ee:	58a2      	ldr	r2, [r4, r2]
    15f0:	18d1      	adds	r1, r2, r3
    15f2:	3138      	adds	r1, #56	; 0x38
    15f4:	7809      	ldrb	r1, [r1, #0]

	if (objectHandleStacks.indexOfNextAvailableHandle[objectclass]
		> objectHandleStacks.highestIndexOfClass[objectclass])
    15f6:	1c05      	adds	r5, r0, #0
    15f8:	350c      	adds	r5, #12
    15fa:	006d      	lsls	r5, r5, #1
    15fc:	1952      	adds	r2, r2, r5
			objectHandleStacks.lowestIndexOfClass[objectclass]);
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];

	if (objectHandleStacks.indexOfNextAvailableHandle[objectclass]
    15fe:	8892      	ldrh	r2, [r2, #4]
    1600:	429a      	cmp	r2, r3
    1602:	d207      	bcs.n	1614 <xTraceGetObjectHandle+0x70>
		> objectHandleStacks.highestIndexOfClass[objectclass])
	{
		/* ERROR */
		vTraceError(pszTraceGetErrorNotEnoughHandles(objectclass));
    1604:	4b44      	ldr	r3, [pc, #272]	; (1718 <xTraceGetObjectHandle+0x174>)
    1606:	58e3      	ldr	r3, [r4, r3]
    1608:	4798      	blx	r3
    160a:	4b40      	ldr	r3, [pc, #256]	; (170c <xTraceGetObjectHandle+0x168>)
    160c:	58e3      	ldr	r3, [r4, r3]
    160e:	4798      	blx	r3

		handle = 0; /* an invalid/anonymous handle - but the recorder is stopped now... */
    1610:	2000      	movs	r0, #0
    1612:	e075      	b.n	1700 <xTraceGetObjectHandle+0x15c>
	}
	else
	{
		int hndCount;
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]++;
    1614:	3301      	adds	r3, #1
    1616:	b29b      	uxth	r3, r3
    1618:	4a3d      	ldr	r2, [pc, #244]	; (1710 <xTraceGetObjectHandle+0x16c>)
    161a:	58a2      	ldr	r2, [r4, r2]
    161c:	0045      	lsls	r5, r0, #1
    161e:	52ab      	strh	r3, [r5, r2]

		hndCount = objectHandleStacks.indexOfNextAvailableHandle[objectclass] -
			objectHandleStacks.lowestIndexOfClass[objectclass];
    1620:	1d05      	adds	r5, r0, #4
    1622:	006d      	lsls	r5, r5, #1
    1624:	1955      	adds	r5, r2, r5
	else
	{
		int hndCount;
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]++;

		hndCount = objectHandleStacks.indexOfNextAvailableHandle[objectclass] -
    1626:	88ed      	ldrh	r5, [r5, #6]
    1628:	1b5b      	subs	r3, r3, r5
			objectHandleStacks.lowestIndexOfClass[objectclass];

		if (hndCount >
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass])
    162a:	1c05      	adds	r5, r0, #0
    162c:	3514      	adds	r5, #20
    162e:	006d      	lsls	r5, r5, #1
    1630:	1952      	adds	r2, r2, r5
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]++;

		hndCount = objectHandleStacks.indexOfNextAvailableHandle[objectclass] -
			objectHandleStacks.lowestIndexOfClass[objectclass];

		if (hndCount >
    1632:	8852      	ldrh	r2, [r2, #2]
    1634:	4293      	cmp	r3, r2
    1636:	dd07      	ble.n	1648 <xTraceGetObjectHandle+0xa4>
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass])
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
    1638:	4a35      	ldr	r2, [pc, #212]	; (1710 <xTraceGetObjectHandle+0x16c>)
    163a:	58a2      	ldr	r2, [r4, r2]
    163c:	9201      	str	r2, [sp, #4]
    163e:	1c2a      	adds	r2, r5, #0
    1640:	b2db      	uxtb	r3, r3
    1642:	9d01      	ldr	r5, [sp, #4]
    1644:	18aa      	adds	r2, r5, r2
    1646:	8053      	strh	r3, [r2, #2]
				(objectHandleType)hndCount;
		}

		TRACE_CLEAR_OBJECT_FLAG_ISEXCLUDED(objectclass, handle);
    1648:	2806      	cmp	r0, #6
    164a:	d858      	bhi.n	16fe <xTraceGetObjectHandle+0x15a>
    164c:	f004 f91c 	bl	5888 <__gnu_thumb1_case_uqi>
    1650:	2d1f1104 	.word	0x2d1f1104
    1654:	3b57      	.short	0x3b57
    1656:	49          	.byte	0x49
    1657:	00          	.byte	0x00
    1658:	08ca      	lsrs	r2, r1, #3
    165a:	4b30      	ldr	r3, [pc, #192]	; (171c <xTraceGetObjectHandle+0x178>)
    165c:	58e3      	ldr	r3, [r4, r3]
    165e:	2407      	movs	r4, #7
    1660:	400c      	ands	r4, r1
    1662:	2001      	movs	r0, #1
    1664:	40a0      	lsls	r0, r4
    1666:	1c04      	adds	r4, r0, #0
    1668:	5c98      	ldrb	r0, [r3, r2]
    166a:	43a0      	bics	r0, r4
    166c:	5498      	strb	r0, [r3, r2]
		objectHandleStacks.objectHandles[indexOfHandle] =
			(objectHandleType)(1 + indexOfHandle -
			objectHandleStacks.lowestIndexOfClass[objectclass]);
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
    166e:	1c08      	adds	r0, r1, #0
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
				(objectHandleType)hndCount;
		}

		TRACE_CLEAR_OBJECT_FLAG_ISEXCLUDED(objectclass, handle);
    1670:	e046      	b.n	1700 <xTraceGetObjectHandle+0x15c>
    1672:	1c08      	adds	r0, r1, #0
    1674:	300b      	adds	r0, #11
    1676:	10c2      	asrs	r2, r0, #3
    1678:	4b28      	ldr	r3, [pc, #160]	; (171c <xTraceGetObjectHandle+0x178>)
    167a:	58e3      	ldr	r3, [r4, r3]
    167c:	2407      	movs	r4, #7
    167e:	4020      	ands	r0, r4
    1680:	2401      	movs	r4, #1
    1682:	4084      	lsls	r4, r0
    1684:	5c98      	ldrb	r0, [r3, r2]
    1686:	43a0      	bics	r0, r4
    1688:	5498      	strb	r0, [r3, r2]
		objectHandleStacks.objectHandles[indexOfHandle] =
			(objectHandleType)(1 + indexOfHandle -
			objectHandleStacks.lowestIndexOfClass[objectclass]);
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
    168a:	1c08      	adds	r0, r1, #0
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
				(objectHandleType)hndCount;
		}

		TRACE_CLEAR_OBJECT_FLAG_ISEXCLUDED(objectclass, handle);
    168c:	e038      	b.n	1700 <xTraceGetObjectHandle+0x15c>
    168e:	1c08      	adds	r0, r1, #0
    1690:	3016      	adds	r0, #22
    1692:	10c2      	asrs	r2, r0, #3
    1694:	4b21      	ldr	r3, [pc, #132]	; (171c <xTraceGetObjectHandle+0x178>)
    1696:	58e3      	ldr	r3, [r4, r3]
    1698:	2407      	movs	r4, #7
    169a:	4020      	ands	r0, r4
    169c:	2401      	movs	r4, #1
    169e:	4084      	lsls	r4, r0
    16a0:	5c98      	ldrb	r0, [r3, r2]
    16a2:	43a0      	bics	r0, r4
    16a4:	5498      	strb	r0, [r3, r2]
		objectHandleStacks.objectHandles[indexOfHandle] =
			(objectHandleType)(1 + indexOfHandle -
			objectHandleStacks.lowestIndexOfClass[objectclass]);
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
    16a6:	1c08      	adds	r0, r1, #0
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
				(objectHandleType)hndCount;
		}

		TRACE_CLEAR_OBJECT_FLAG_ISEXCLUDED(objectclass, handle);
    16a8:	e02a      	b.n	1700 <xTraceGetObjectHandle+0x15c>
    16aa:	1c08      	adds	r0, r1, #0
    16ac:	3021      	adds	r0, #33	; 0x21
    16ae:	10c2      	asrs	r2, r0, #3
    16b0:	4b1a      	ldr	r3, [pc, #104]	; (171c <xTraceGetObjectHandle+0x178>)
    16b2:	58e3      	ldr	r3, [r4, r3]
    16b4:	2407      	movs	r4, #7
    16b6:	4020      	ands	r0, r4
    16b8:	2401      	movs	r4, #1
    16ba:	4084      	lsls	r4, r0
    16bc:	5c98      	ldrb	r0, [r3, r2]
    16be:	43a0      	bics	r0, r4
    16c0:	5498      	strb	r0, [r3, r2]
		objectHandleStacks.objectHandles[indexOfHandle] =
			(objectHandleType)(1 + indexOfHandle -
			objectHandleStacks.lowestIndexOfClass[objectclass]);
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
    16c2:	1c08      	adds	r0, r1, #0
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
				(objectHandleType)hndCount;
		}

		TRACE_CLEAR_OBJECT_FLAG_ISEXCLUDED(objectclass, handle);
    16c4:	e01c      	b.n	1700 <xTraceGetObjectHandle+0x15c>
    16c6:	1c08      	adds	r0, r1, #0
    16c8:	3031      	adds	r0, #49	; 0x31
    16ca:	10c2      	asrs	r2, r0, #3
    16cc:	4b13      	ldr	r3, [pc, #76]	; (171c <xTraceGetObjectHandle+0x178>)
    16ce:	58e3      	ldr	r3, [r4, r3]
    16d0:	2407      	movs	r4, #7
    16d2:	4020      	ands	r0, r4
    16d4:	2401      	movs	r4, #1
    16d6:	4084      	lsls	r4, r0
    16d8:	5c98      	ldrb	r0, [r3, r2]
    16da:	43a0      	bics	r0, r4
    16dc:	5498      	strb	r0, [r3, r2]
		objectHandleStacks.objectHandles[indexOfHandle] =
			(objectHandleType)(1 + indexOfHandle -
			objectHandleStacks.lowestIndexOfClass[objectclass]);
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
    16de:	1c08      	adds	r0, r1, #0
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
				(objectHandleType)hndCount;
		}

		TRACE_CLEAR_OBJECT_FLAG_ISEXCLUDED(objectclass, handle);
    16e0:	e00e      	b.n	1700 <xTraceGetObjectHandle+0x15c>
    16e2:	1c08      	adds	r0, r1, #0
    16e4:	3034      	adds	r0, #52	; 0x34
    16e6:	10c2      	asrs	r2, r0, #3
    16e8:	4b0c      	ldr	r3, [pc, #48]	; (171c <xTraceGetObjectHandle+0x178>)
    16ea:	58e3      	ldr	r3, [r4, r3]
    16ec:	2407      	movs	r4, #7
    16ee:	4020      	ands	r0, r4
    16f0:	2401      	movs	r4, #1
    16f2:	4084      	lsls	r4, r0
    16f4:	5c98      	ldrb	r0, [r3, r2]
    16f6:	43a0      	bics	r0, r4
    16f8:	5498      	strb	r0, [r3, r2]
		objectHandleStacks.objectHandles[indexOfHandle] =
			(objectHandleType)(1 + indexOfHandle -
			objectHandleStacks.lowestIndexOfClass[objectclass]);
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
    16fa:	1c08      	adds	r0, r1, #0
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
				(objectHandleType)hndCount;
		}

		TRACE_CLEAR_OBJECT_FLAG_ISEXCLUDED(objectclass, handle);
    16fc:	e000      	b.n	1700 <xTraceGetObjectHandle+0x15c>
		objectHandleStacks.objectHandles[indexOfHandle] =
			(objectHandleType)(1 + indexOfHandle -
			objectHandleStacks.lowestIndexOfClass[objectclass]);
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
    16fe:	1c08      	adds	r0, r1, #0

		TRACE_CLEAR_OBJECT_FLAG_ISEXCLUDED(objectclass, handle);
	}

	return handle;
}
    1700:	b002      	add	sp, #8
    1702:	bd70      	pop	{r4, r5, r6, pc}
    1704:	00005776 	.word	0x00005776
    1708:	000048e6 	.word	0x000048e6
    170c:	00000110 	.word	0x00000110
    1710:	00000288 	.word	0x00000288
    1714:	1fffeec8 	.word	0x1fffeec8
    1718:	0000002c 	.word	0x0000002c
    171c:	00000114 	.word	0x00000114

00001720 <vTraceFreeObjectHandle>:

void vTraceFreeObjectHandle(traceObjectClass objectclass, objectHandleType handle)
{
    1720:	b570      	push	{r4, r5, r6, lr}
    1722:	b082      	sub	sp, #8
    1724:	4b1c      	ldr	r3, [pc, #112]	; (1798 <vTraceFreeObjectHandle+0x78>)
    1726:	447b      	add	r3, pc
	int indexOfHandle;

	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
    1728:	2806      	cmp	r0, #6
    172a:	d906      	bls.n	173a <vTraceFreeObjectHandle+0x1a>
    172c:	481b      	ldr	r0, [pc, #108]	; (179c <vTraceFreeObjectHandle+0x7c>)
    172e:	4478      	add	r0, pc
    1730:	4a1b      	ldr	r2, [pc, #108]	; (17a0 <vTraceFreeObjectHandle+0x80>)
    1732:	589a      	ldr	r2, [r3, r2]
    1734:	9201      	str	r2, [sp, #4]
    1736:	4790      	blx	r2
    1738:	e02b      	b.n	1792 <vTraceFreeObjectHandle+0x72>
		"vTraceFreeObjectHandle: Invalid value for objectclass", );
	TRACE_ASSERT(handle > 0 && handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass], 
    173a:	2900      	cmp	r1, #0
    173c:	d007      	beq.n	174e <vTraceFreeObjectHandle+0x2e>
    173e:	4a19      	ldr	r2, [pc, #100]	; (17a4 <vTraceFreeObjectHandle+0x84>)
    1740:	589a      	ldr	r2, [r3, r2]
    1742:	6812      	ldr	r2, [r2, #0]
    1744:	1812      	adds	r2, r2, r0
    1746:	3260      	adds	r2, #96	; 0x60
    1748:	7912      	ldrb	r2, [r2, #4]
    174a:	428a      	cmp	r2, r1
    174c:	d206      	bcs.n	175c <vTraceFreeObjectHandle+0x3c>
    174e:	4816      	ldr	r0, [pc, #88]	; (17a8 <vTraceFreeObjectHandle+0x88>)
    1750:	4478      	add	r0, pc
    1752:	4a13      	ldr	r2, [pc, #76]	; (17a0 <vTraceFreeObjectHandle+0x80>)
    1754:	589a      	ldr	r2, [r3, r2]
    1756:	9201      	str	r2, [sp, #4]
    1758:	4790      	blx	r2
    175a:	e01a      	b.n	1792 <vTraceFreeObjectHandle+0x72>
		"vTraceFreeObjectHandle: Invalid value for handle", );

	/* Check that there is room to push the handle on the stack */
	if ((objectHandleStacks.indexOfNextAvailableHandle[objectclass] - 1) <
    175c:	4a13      	ldr	r2, [pc, #76]	; (17ac <vTraceFreeObjectHandle+0x8c>)
    175e:	589a      	ldr	r2, [r3, r2]
    1760:	0044      	lsls	r4, r0, #1
    1762:	5aa4      	ldrh	r4, [r4, r2]
    1764:	1e65      	subs	r5, r4, #1
		objectHandleStacks.lowestIndexOfClass[objectclass])
    1766:	1d06      	adds	r6, r0, #4
    1768:	0076      	lsls	r6, r6, #1
    176a:	1992      	adds	r2, r2, r6
		"vTraceFreeObjectHandle: Invalid value for objectclass", );
	TRACE_ASSERT(handle > 0 && handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass], 
		"vTraceFreeObjectHandle: Invalid value for handle", );

	/* Check that there is room to push the handle on the stack */
	if ((objectHandleStacks.indexOfNextAvailableHandle[objectclass] - 1) <
    176c:	88d2      	ldrh	r2, [r2, #6]
    176e:	4295      	cmp	r5, r2
    1770:	da06      	bge.n	1780 <vTraceFreeObjectHandle+0x60>
		objectHandleStacks.lowestIndexOfClass[objectclass])
	{
		/* Error */
		vTraceError("Attempt to free more handles than allocated!");
    1772:	480f      	ldr	r0, [pc, #60]	; (17b0 <vTraceFreeObjectHandle+0x90>)
    1774:	4478      	add	r0, pc
    1776:	4a0a      	ldr	r2, [pc, #40]	; (17a0 <vTraceFreeObjectHandle+0x80>)
    1778:	589a      	ldr	r2, [r3, r2]
    177a:	9201      	str	r2, [sp, #4]
    177c:	4790      	blx	r2
    177e:	e008      	b.n	1792 <vTraceFreeObjectHandle+0x72>
	}
	else
	{
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]--;
    1780:	3c01      	subs	r4, #1
    1782:	b2a4      	uxth	r4, r4
    1784:	4a09      	ldr	r2, [pc, #36]	; (17ac <vTraceFreeObjectHandle+0x8c>)
    1786:	589b      	ldr	r3, [r3, r2]
    1788:	0040      	lsls	r0, r0, #1
    178a:	52c4      	strh	r4, [r0, r3]
		indexOfHandle = objectHandleStacks.indexOfNextAvailableHandle[objectclass];
		objectHandleStacks.objectHandles[indexOfHandle] = handle;
    178c:	191c      	adds	r4, r3, r4
    178e:	3438      	adds	r4, #56	; 0x38
    1790:	7021      	strb	r1, [r4, #0]
	}

}
    1792:	b002      	add	sp, #8
    1794:	bd70      	pop	{r4, r5, r6, pc}
    1796:	46c0      	nop			; (mov r8, r8)
    1798:	000055fa 	.word	0x000055fa
    179c:	000047ae 	.word	0x000047ae
    17a0:	00000110 	.word	0x00000110
    17a4:	00000024 	.word	0x00000024
    17a8:	000047d0 	.word	0x000047d0
    17ac:	00000288 	.word	0x00000288
    17b0:	000047ec 	.word	0x000047ec

000017b4 <vTraceSetObjectName>:
 * recorder's Object Property Table, at the given handle and object class.
 ******************************************************************************/
void vTraceSetObjectName(traceObjectClass objectclass,
						 objectHandleType handle,
						 const char* name)
{
    17b4:	b570      	push	{r4, r5, r6, lr}
    17b6:	b082      	sub	sp, #8
    17b8:	1c05      	adds	r5, r0, #0
    17ba:	1c16      	adds	r6, r2, #0
    17bc:	4c21      	ldr	r4, [pc, #132]	; (1844 <vTraceSetObjectName+0x90>)
    17be:	447c      	add	r4, pc
	static uint16_t idx;

	TRACE_ASSERT(name != NULL, "vTraceSetObjectName: name == NULL", );
    17c0:	2a00      	cmp	r2, #0
    17c2:	d105      	bne.n	17d0 <vTraceSetObjectName+0x1c>
    17c4:	4820      	ldr	r0, [pc, #128]	; (1848 <vTraceSetObjectName+0x94>)
    17c6:	4478      	add	r0, pc
    17c8:	4b20      	ldr	r3, [pc, #128]	; (184c <vTraceSetObjectName+0x98>)
    17ca:	58e3      	ldr	r3, [r4, r3]
    17cc:	4798      	blx	r3
    17ce:	e037      	b.n	1840 <vTraceSetObjectName+0x8c>

	if (objectclass >= TRACE_NCLASSES)
    17d0:	2806      	cmp	r0, #6
    17d2:	d905      	bls.n	17e0 <vTraceSetObjectName+0x2c>
	{
		vTraceError("Illegal object class in vTraceSetObjectName");
    17d4:	481e      	ldr	r0, [pc, #120]	; (1850 <vTraceSetObjectName+0x9c>)
    17d6:	4478      	add	r0, pc
    17d8:	4b1c      	ldr	r3, [pc, #112]	; (184c <vTraceSetObjectName+0x98>)
    17da:	58e3      	ldr	r3, [r4, r3]
    17dc:	4798      	blx	r3
		return;
    17de:	e02f      	b.n	1840 <vTraceSetObjectName+0x8c>
	}

	if (handle == 0)
    17e0:	2900      	cmp	r1, #0
    17e2:	d105      	bne.n	17f0 <vTraceSetObjectName+0x3c>
	{
		vTraceError("Illegal handle (0) in vTraceSetObjectName.");
    17e4:	481b      	ldr	r0, [pc, #108]	; (1854 <vTraceSetObjectName+0xa0>)
    17e6:	4478      	add	r0, pc
    17e8:	4b18      	ldr	r3, [pc, #96]	; (184c <vTraceSetObjectName+0x98>)
    17ea:	58e3      	ldr	r3, [r4, r3]
    17ec:	4798      	blx	r3
		return;
    17ee:	e027      	b.n	1840 <vTraceSetObjectName+0x8c>
	}

	if (handle > RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass])
    17f0:	4b19      	ldr	r3, [pc, #100]	; (1858 <vTraceSetObjectName+0xa4>)
    17f2:	58e3      	ldr	r3, [r4, r3]
    17f4:	681b      	ldr	r3, [r3, #0]
    17f6:	181b      	adds	r3, r3, r0
    17f8:	3360      	adds	r3, #96	; 0x60
    17fa:	791b      	ldrb	r3, [r3, #4]
    17fc:	428b      	cmp	r3, r1
    17fe:	d206      	bcs.n	180e <vTraceSetObjectName+0x5a>
	{
		/* ERROR */
		vTraceError(pszTraceGetErrorNotEnoughHandles(objectclass));
    1800:	4b16      	ldr	r3, [pc, #88]	; (185c <vTraceSetObjectName+0xa8>)
    1802:	58e3      	ldr	r3, [r4, r3]
    1804:	4798      	blx	r3
    1806:	4b11      	ldr	r3, [pc, #68]	; (184c <vTraceSetObjectName+0x98>)
    1808:	58e3      	ldr	r3, [r4, r3]
    180a:	4798      	blx	r3
    180c:	e018      	b.n	1840 <vTraceSetObjectName+0x8c>
	}
	else
	{
		idx = uiIndexOfObject(handle, objectclass);
    180e:	1c08      	adds	r0, r1, #0
    1810:	1c29      	adds	r1, r5, #0
    1812:	4b13      	ldr	r3, [pc, #76]	; (1860 <vTraceSetObjectName+0xac>)
    1814:	58e3      	ldr	r3, [r4, r3]
    1816:	4798      	blx	r3
    1818:	4b12      	ldr	r3, [pc, #72]	; (1864 <vTraceSetObjectName+0xb0>)
    181a:	447b      	add	r3, pc
    181c:	8098      	strh	r0, [r3, #4]

		if (traceErrorMessage == NULL)
    181e:	4b12      	ldr	r3, [pc, #72]	; (1868 <vTraceSetObjectName+0xb4>)
    1820:	58e3      	ldr	r3, [r4, r3]
    1822:	681b      	ldr	r3, [r3, #0]
    1824:	2b00      	cmp	r3, #0
    1826:	d10b      	bne.n	1840 <vTraceSetObjectName+0x8c>
		{
			(void)strncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
    1828:	4b0b      	ldr	r3, [pc, #44]	; (1858 <vTraceSetObjectName+0xa4>)
    182a:	58e3      	ldr	r3, [r4, r3]
    182c:	681b      	ldr	r3, [r3, #0]
    182e:	1818      	adds	r0, r3, r0
    1830:	308c      	adds	r0, #140	; 0x8c
				name,
				RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[ objectclass ]);
    1832:	195b      	adds	r3, r3, r5
    1834:	3368      	adds	r3, #104	; 0x68
	{
		idx = uiIndexOfObject(handle, objectclass);

		if (traceErrorMessage == NULL)
		{
			(void)strncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
    1836:	791a      	ldrb	r2, [r3, #4]
    1838:	1c31      	adds	r1, r6, #0
    183a:	4b0c      	ldr	r3, [pc, #48]	; (186c <vTraceSetObjectName+0xb8>)
    183c:	58e3      	ldr	r3, [r4, r3]
    183e:	4798      	blx	r3
				name,
				RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[ objectclass ]);
		}
	}
}
    1840:	b002      	add	sp, #8
    1842:	bd70      	pop	{r4, r5, r6, pc}
    1844:	00005562 	.word	0x00005562
    1848:	000047ca 	.word	0x000047ca
    184c:	00000110 	.word	0x00000110
    1850:	000047ea 	.word	0x000047ea
    1854:	00004806 	.word	0x00004806
    1858:	00000024 	.word	0x00000024
    185c:	0000002c 	.word	0x0000002c
    1860:	0000023c 	.word	0x0000023c
    1864:	1fffec76 	.word	0x1fffec76
    1868:	00000254 	.word	0x00000254
    186c:	0000014c 	.word	0x0000014c

00001870 <prvCheckDataToBeOverwrittenForMultiEntryEvents>:
 *
 * This is assumed to execute within a critical section...
 *****************************************************************************/

void prvCheckDataToBeOverwrittenForMultiEntryEvents(uint8_t nofEntriesToCheck)
{
    1870:	b5f0      	push	{r4, r5, r6, r7, lr}
    1872:	4647      	mov	r7, r8
    1874:	b480      	push	{r7}
    1876:	b082      	sub	sp, #8
    1878:	4930      	ldr	r1, [pc, #192]	; (193c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xcc>)
    187a:	4479      	add	r1, pc
    187c:	4688      	mov	r8, r1
	/* Generic "int" type is desired - should be 16 bit variable on 16 bit HW */
	unsigned int i = 0;
	unsigned int e = 0;

	TRACE_ASSERT(nofEntriesToCheck != 0, 
    187e:	2800      	cmp	r0, #0
    1880:	d004      	beq.n	188c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x1c>
		"prvCheckDataToBeOverwrittenForMultiEntryEvents: nofEntriesToCheck == 0", );

	while (i < nofEntriesToCheck)
    1882:	1c06      	adds	r6, r0, #0
    1884:	2400      	movs	r4, #0
    1886:	2800      	cmp	r0, #0
    1888:	d106      	bne.n	1898 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x28>
    188a:	e052      	b.n	1932 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xc2>
{
	/* Generic "int" type is desired - should be 16 bit variable on 16 bit HW */
	unsigned int i = 0;
	unsigned int e = 0;

	TRACE_ASSERT(nofEntriesToCheck != 0, 
    188c:	482c      	ldr	r0, [pc, #176]	; (1940 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xd0>)
    188e:	4478      	add	r0, pc
    1890:	4b2c      	ldr	r3, [pc, #176]	; (1944 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xd4>)
    1892:	58cb      	ldr	r3, [r1, r3]
    1894:	4798      	blx	r3
    1896:	e04c      	b.n	1932 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xc2>
		"prvCheckDataToBeOverwrittenForMultiEntryEvents: nofEntriesToCheck == 0", );

	while (i < nofEntriesToCheck)
	{
		e = RecorderDataPtr->nextFreeIndex + i;
    1898:	4b2b      	ldr	r3, [pc, #172]	; (1948 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xd8>)
    189a:	58cf      	ldr	r7, [r1, r3]
    189c:	683b      	ldr	r3, [r7, #0]
    189e:	69d8      	ldr	r0, [r3, #28]
    18a0:	1821      	adds	r1, r4, r0
		if ((RecorderDataPtr->eventData[e*4] > USER_EVENT) &&
    18a2:	008d      	lsls	r5, r1, #2
    18a4:	195a      	adds	r2, r3, r5
    18a6:	2083      	movs	r0, #131	; 0x83
    18a8:	0100      	lsls	r0, r0, #4
    18aa:	1812      	adds	r2, r2, r0
    18ac:	7812      	ldrb	r2, [r2, #0]
    18ae:	1c10      	adds	r0, r2, #0
    18b0:	3067      	adds	r0, #103	; 0x67
    18b2:	b2c0      	uxtb	r0, r0
    18b4:	280e      	cmp	r0, #14
    18b6:	d811      	bhi.n	18dc <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x6c>
			(RecorderDataPtr->eventData[e*4] < USER_EVENT + 16))
		{
			uint8_t nDataEvents = (uint8_t)(RecorderDataPtr->eventData[e*4] - USER_EVENT);
    18b8:	3268      	adds	r2, #104	; 0x68
    18ba:	b2d2      	uxtb	r2, r2
			if ((e + nDataEvents) < RecorderDataPtr->maxEvents)
    18bc:	1851      	adds	r1, r2, r1
    18be:	6998      	ldr	r0, [r3, #24]
    18c0:	4281      	cmp	r1, r0
    18c2:	d233      	bcs.n	192c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xbc>
			{
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4 + 4 * nDataEvents);
    18c4:	3201      	adds	r2, #1
    18c6:	0092      	lsls	r2, r2, #2
    18c8:	2183      	movs	r1, #131	; 0x83
    18ca:	0109      	lsls	r1, r1, #4
    18cc:	186d      	adds	r5, r5, r1
    18ce:	1958      	adds	r0, r3, r5
    18d0:	2100      	movs	r1, #0
    18d2:	4b1e      	ldr	r3, [pc, #120]	; (194c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xdc>)
    18d4:	4645      	mov	r5, r8
    18d6:	58eb      	ldr	r3, [r5, r3]
    18d8:	4798      	blx	r3
    18da:	e027      	b.n	192c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xbc>
			}
		}
		else if (RecorderDataPtr->eventData[e*4] == DIV_XPS)
    18dc:	2a01      	cmp	r2, #1
    18de:	d125      	bne.n	192c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xbc>
		{
			if ((e + 1) < RecorderDataPtr->maxEvents)
    18e0:	3101      	adds	r1, #1
    18e2:	6998      	ldr	r0, [r3, #24]
    18e4:	4281      	cmp	r1, r0
    18e6:	d20d      	bcs.n	1904 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x94>
			{
				/* Clear 8 bytes */
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4 + 4);
    18e8:	2183      	movs	r1, #131	; 0x83
    18ea:	0109      	lsls	r1, r1, #4
    18ec:	186d      	adds	r5, r5, r1
    18ee:	195b      	adds	r3, r3, r5
    18f0:	2200      	movs	r2, #0
    18f2:	701a      	strb	r2, [r3, #0]
    18f4:	705a      	strb	r2, [r3, #1]
    18f6:	709a      	strb	r2, [r3, #2]
    18f8:	70da      	strb	r2, [r3, #3]
    18fa:	711a      	strb	r2, [r3, #4]
    18fc:	715a      	strb	r2, [r3, #5]
    18fe:	719a      	strb	r2, [r3, #6]
    1900:	71da      	strb	r2, [r3, #7]
    1902:	e013      	b.n	192c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xbc>
			}
			else
			{
				/* Clear 8 bytes, 4 first and 4 last */
				(void)memset(& RecorderDataPtr->eventData[0], 0, 4);
    1904:	2283      	movs	r2, #131	; 0x83
    1906:	0112      	lsls	r2, r2, #4
    1908:	189b      	adds	r3, r3, r2
    190a:	2200      	movs	r2, #0
    190c:	701a      	strb	r2, [r3, #0]
    190e:	705a      	strb	r2, [r3, #1]
    1910:	709a      	strb	r2, [r3, #2]
    1912:	70da      	strb	r2, [r3, #3]
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4);
    1914:	4b0c      	ldr	r3, [pc, #48]	; (1948 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xd8>)
    1916:	4640      	mov	r0, r8
    1918:	58c3      	ldr	r3, [r0, r3]
    191a:	2183      	movs	r1, #131	; 0x83
    191c:	0109      	lsls	r1, r1, #4
    191e:	186d      	adds	r5, r5, r1
    1920:	681b      	ldr	r3, [r3, #0]
    1922:	195d      	adds	r5, r3, r5
    1924:	702a      	strb	r2, [r5, #0]
    1926:	706a      	strb	r2, [r5, #1]
    1928:	70aa      	strb	r2, [r5, #2]
    192a:	70ea      	strb	r2, [r5, #3]
			}
		}
		i++;
    192c:	3401      	adds	r4, #1
	unsigned int e = 0;

	TRACE_ASSERT(nofEntriesToCheck != 0, 
		"prvCheckDataToBeOverwrittenForMultiEntryEvents: nofEntriesToCheck == 0", );

	while (i < nofEntriesToCheck)
    192e:	42b4      	cmp	r4, r6
    1930:	d3b4      	bcc.n	189c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x2c>
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4);
			}
		}
		i++;
	}
}
    1932:	b002      	add	sp, #8
    1934:	bc04      	pop	{r2}
    1936:	4690      	mov	r8, r2
    1938:	bdf0      	pop	{r4, r5, r6, r7, pc}
    193a:	46c0      	nop			; (mov r8, r8)
    193c:	000054a6 	.word	0x000054a6
    1940:	0000478a 	.word	0x0000478a
    1944:	00000110 	.word	0x00000110
    1948:	00000024 	.word	0x00000024
    194c:	0000018c 	.word	0x0000018c

00001950 <prvTraceUpdateCounters>:
 * prvTraceUpdateCounters
 *
 * Updates the index of the event buffer.
 ******************************************************************************/
void prvTraceUpdateCounters(void)
{	
    1950:	b500      	push	{lr}
    1952:	b083      	sub	sp, #12
    1954:	4a0d      	ldr	r2, [pc, #52]	; (198c <prvTraceUpdateCounters+0x3c>)
    1956:	447a      	add	r2, pc
	if (RecorderDataPtr->recorderActive == 0)
    1958:	4b0d      	ldr	r3, [pc, #52]	; (1990 <prvTraceUpdateCounters+0x40>)
    195a:	58d3      	ldr	r3, [r2, r3]
    195c:	681b      	ldr	r3, [r3, #0]
    195e:	6b19      	ldr	r1, [r3, #48]	; 0x30
    1960:	2900      	cmp	r1, #0
    1962:	d010      	beq.n	1986 <prvTraceUpdateCounters+0x36>
	{
		return;
	}
	
	RecorderDataPtr->numEvents++;
    1964:	6959      	ldr	r1, [r3, #20]
    1966:	3101      	adds	r1, #1
    1968:	6159      	str	r1, [r3, #20]

	RecorderDataPtr->nextFreeIndex++;
    196a:	69d9      	ldr	r1, [r3, #28]
    196c:	3101      	adds	r1, #1
    196e:	61d9      	str	r1, [r3, #28]

	if (RecorderDataPtr->nextFreeIndex >= EVENT_BUFFER_SIZE)
    1970:	4808      	ldr	r0, [pc, #32]	; (1994 <prvTraceUpdateCounters+0x44>)
    1972:	4281      	cmp	r1, r0
    1974:	d903      	bls.n	197e <prvTraceUpdateCounters+0x2e>
	{
#if (TRACE_RECORDER_STORE_MODE == TRACE_STORE_MODE_RING_BUFFER)
		RecorderDataPtr->bufferIsFull = 1;
    1976:	2101      	movs	r1, #1
    1978:	6219      	str	r1, [r3, #32]
		RecorderDataPtr->nextFreeIndex = 0;
    197a:	2100      	movs	r1, #0
    197c:	61d9      	str	r1, [r3, #28]
		vTraceStop();
#endif
	}

#if (TRACE_RECORDER_STORE_MODE == TRACE_STORE_MODE_RING_BUFFER)
	prvCheckDataToBeOverwrittenForMultiEntryEvents(1);
    197e:	2001      	movs	r0, #1
    1980:	4b05      	ldr	r3, [pc, #20]	; (1998 <prvTraceUpdateCounters+0x48>)
    1982:	58d3      	ldr	r3, [r2, r3]
    1984:	4798      	blx	r3
#endif
}
    1986:	b003      	add	sp, #12
    1988:	bd00      	pop	{pc}
    198a:	46c0      	nop			; (mov r8, r8)
    198c:	000053ca 	.word	0x000053ca
    1990:	00000024 	.word	0x00000024
    1994:	000003e7 	.word	0x000003e7
    1998:	000001f4 	.word	0x000001f4

0000199c <prvTraceGetDTS>:
 *
 * The parameter param_maxDTS should be 0xFF for 8-bit dts or 0xFFFF for
 * events with 16-bit dts fields.
 *****************************************************************************/
uint16_t prvTraceGetDTS(uint16_t param_maxDTS)
{
    199c:	b5f0      	push	{r4, r5, r6, r7, lr}
    199e:	4647      	mov	r7, r8
    19a0:	b480      	push	{r7}
    19a2:	b084      	sub	sp, #16
    19a4:	1c05      	adds	r5, r0, #0
    19a6:	4c41      	ldr	r4, [pc, #260]	; (1aac <prvTraceGetDTS+0x110>)
    19a8:	447c      	add	r4, pc
	static uint32_t old_timestamp = 0;
	XTSEvent* xts = 0;
	uint32_t dts = 0;
	uint32_t timestamp = 0;
    19aa:	2300      	movs	r3, #0
    19ac:	9303      	str	r3, [sp, #12]

	TRACE_ASSERT(param_maxDTS == 0xFF || param_maxDTS == 0xFFFF, "prvTraceGetDTS: Invalid value for param_maxDTS", 0);
    19ae:	28ff      	cmp	r0, #255	; 0xff
    19b0:	d009      	beq.n	19c6 <prvTraceGetDTS+0x2a>
    19b2:	4b3f      	ldr	r3, [pc, #252]	; (1ab0 <prvTraceGetDTS+0x114>)
    19b4:	4298      	cmp	r0, r3
    19b6:	d006      	beq.n	19c6 <prvTraceGetDTS+0x2a>
    19b8:	483e      	ldr	r0, [pc, #248]	; (1ab4 <prvTraceGetDTS+0x118>)
    19ba:	4478      	add	r0, pc
    19bc:	4b3e      	ldr	r3, [pc, #248]	; (1ab8 <prvTraceGetDTS+0x11c>)
    19be:	58e3      	ldr	r3, [r4, r3]
    19c0:	4798      	blx	r3
    19c2:	2000      	movs	r0, #0
    19c4:	e06d      	b.n	1aa2 <prvTraceGetDTS+0x106>

#if (SELECTED_PORT != PORT_ARM_CortexM)

	if (RecorderDataPtr->frequency == 0 && init_hwtc_count != HWTC_COUNT)
    19c6:	4b3d      	ldr	r3, [pc, #244]	; (1abc <prvTraceGetDTS+0x120>)
    19c8:	58e3      	ldr	r3, [r4, r3]
    19ca:	681b      	ldr	r3, [r3, #0]
    19cc:	6a58      	ldr	r0, [r3, #36]	; 0x24
    19ce:	2800      	cmp	r0, #0
    19d0:	d10e      	bne.n	19f0 <prvTraceGetDTS+0x54>
    19d2:	4a3b      	ldr	r2, [pc, #236]	; (1ac0 <prvTraceGetDTS+0x124>)
    19d4:	58a2      	ldr	r2, [r4, r2]
    19d6:	493b      	ldr	r1, [pc, #236]	; (1ac4 <prvTraceGetDTS+0x128>)
    19d8:	6809      	ldr	r1, [r1, #0]
    19da:	6812      	ldr	r2, [r2, #0]
    19dc:	4291      	cmp	r1, r2
    19de:	d007      	beq.n	19f0 <prvTraceGetDTS+0x54>
#if (SELECTED_PORT == PORT_Win32)
		RecorderDataPtr->frequency = 100000;
#elif (SELECTED_PORT == PORT_HWIndependent)
		RecorderDataPtr->frequency = TRACE_TICK_RATE_HZ;
#else
		RecorderDataPtr->frequency = (HWTC_PERIOD * TRACE_TICK_RATE_HZ) / (uint32_t)HWTC_DIVISOR;
    19e0:	4a39      	ldr	r2, [pc, #228]	; (1ac8 <prvTraceGetDTS+0x12c>)
    19e2:	6811      	ldr	r1, [r2, #0]
    19e4:	3101      	adds	r1, #1
    19e6:	22fa      	movs	r2, #250	; 0xfa
    19e8:	0092      	lsls	r2, r2, #2
    19ea:	434a      	muls	r2, r1
    19ec:	0852      	lsrs	r2, r2, #1
    19ee:	625a      	str	r2, [r3, #36]	; 0x24
	* The below statements read the timestamp from the timer port module.
	* If necessary, whole seconds are extracted using division while the rest
	* comes from the modulo operation.
	**************************************************************************/
	
	vTracePortGetTimeStamp(&timestamp);	
    19f0:	a803      	add	r0, sp, #12
    19f2:	4b36      	ldr	r3, [pc, #216]	; (1acc <prvTraceGetDTS+0x130>)
    19f4:	58e3      	ldr	r3, [r4, r3]
    19f6:	4798      	blx	r3
	
	/***************************************************************************
	* Since dts is unsigned the result will be correct even if timestamp has
	* wrapped around.
	***************************************************************************/
	dts = timestamp - old_timestamp;
    19f8:	9b03      	ldr	r3, [sp, #12]
    19fa:	4a35      	ldr	r2, [pc, #212]	; (1ad0 <prvTraceGetDTS+0x134>)
    19fc:	447a      	add	r2, pc
    19fe:	6891      	ldr	r1, [r2, #8]
    1a00:	1a5e      	subs	r6, r3, r1
	old_timestamp = timestamp;
    1a02:	6093      	str	r3, [r2, #8]

	if (RecorderDataPtr->frequency > 0)
    1a04:	4a2d      	ldr	r2, [pc, #180]	; (1abc <prvTraceGetDTS+0x120>)
    1a06:	58a2      	ldr	r2, [r4, r2]
    1a08:	6817      	ldr	r7, [r2, #0]
    1a0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1a0c:	4690      	mov	r8, r2
    1a0e:	2a00      	cmp	r2, #0
    1a10:	d022      	beq.n	1a58 <prvTraceGetDTS+0xbc>
	{
		/* Check if dts > 1 second */
		if (dts > RecorderDataPtr->frequency)
    1a12:	4296      	cmp	r6, r2
    1a14:	d910      	bls.n	1a38 <prvTraceGetDTS+0x9c>
		{
			/* More than 1 second has passed */
			RecorderDataPtr->absTimeLastEventSecond += dts / RecorderDataPtr->frequency;
    1a16:	4b2f      	ldr	r3, [pc, #188]	; (1ad4 <prvTraceGetDTS+0x138>)
    1a18:	58e3      	ldr	r3, [r4, r3]
    1a1a:	1c30      	adds	r0, r6, #0
    1a1c:	1c11      	adds	r1, r2, #0
    1a1e:	4798      	blx	r3
    1a20:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    1a22:	1808      	adds	r0, r1, r0
    1a24:	62f8      	str	r0, [r7, #44]	; 0x2c
			/* The part that is not an entire second is added to absTimeLastEvent */
			RecorderDataPtr->absTimeLastEvent += dts % RecorderDataPtr->frequency;
    1a26:	4b2c      	ldr	r3, [pc, #176]	; (1ad8 <prvTraceGetDTS+0x13c>)
    1a28:	58e3      	ldr	r3, [r4, r3]
    1a2a:	1c30      	adds	r0, r6, #0
    1a2c:	4641      	mov	r1, r8
    1a2e:	4798      	blx	r3
    1a30:	6aba      	ldr	r2, [r7, #40]	; 0x28
    1a32:	1851      	adds	r1, r2, r1
    1a34:	62b9      	str	r1, [r7, #40]	; 0x28
    1a36:	e002      	b.n	1a3e <prvTraceGetDTS+0xa2>
		}
		else
		{
			RecorderDataPtr->absTimeLastEvent += dts;
    1a38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    1a3a:	1983      	adds	r3, r0, r6
    1a3c:	62bb      	str	r3, [r7, #40]	; 0x28
		}

		/* Check if absTimeLastEvent >= 1 second */
		if (RecorderDataPtr->absTimeLastEvent >= RecorderDataPtr->frequency)
    1a3e:	4b1f      	ldr	r3, [pc, #124]	; (1abc <prvTraceGetDTS+0x120>)
    1a40:	58e3      	ldr	r3, [r4, r3]
    1a42:	681b      	ldr	r3, [r3, #0]
    1a44:	6a99      	ldr	r1, [r3, #40]	; 0x28
    1a46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    1a48:	4291      	cmp	r1, r2
    1a4a:	d306      	bcc.n	1a5a <prvTraceGetDTS+0xbe>
		{
			/* RecorderDataPtr->absTimeLastEvent is more than or equal to 1 second, but always less than 2 seconds */
			RecorderDataPtr->absTimeLastEventSecond++;
    1a4c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    1a4e:	3001      	adds	r0, #1
    1a50:	62d8      	str	r0, [r3, #44]	; 0x2c
			RecorderDataPtr->absTimeLastEvent -= RecorderDataPtr->frequency;
    1a52:	1a8a      	subs	r2, r1, r2
    1a54:	629a      	str	r2, [r3, #40]	; 0x28
    1a56:	e000      	b.n	1a5a <prvTraceGetDTS+0xbe>
		}
	}
	else
	{
		/* Special case if the recorder has not yet started (frequency may be uninitialized, i.e., zero) */
		RecorderDataPtr->absTimeLastEvent = timestamp;
    1a58:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	/* If the dts (time since last event) does not fit in event->dts (only 8 or 16 bits) */
	if (dts > param_maxDTS)
    1a5a:	42ae      	cmp	r6, r5
    1a5c:	d91f      	bls.n	1a9e <prvTraceGetDTS+0x102>
	{
		/* Create an XTS event (eXtended TimeStamp) containing the higher dts bits*/
		xts = (XTSEvent*) xTraceNextFreeEventBufferSlot();
    1a5e:	4b1f      	ldr	r3, [pc, #124]	; (1adc <prvTraceGetDTS+0x140>)
    1a60:	58e3      	ldr	r3, [r4, r3]
    1a62:	4798      	blx	r3

		if (xts != NULL)
    1a64:	2800      	cmp	r0, #0
    1a66:	d01a      	beq.n	1a9e <prvTraceGetDTS+0x102>
		{
			if (param_maxDTS == 0xFFFF)
    1a68:	4b11      	ldr	r3, [pc, #68]	; (1ab0 <prvTraceGetDTS+0x114>)
    1a6a:	429d      	cmp	r5, r3
    1a6c:	d106      	bne.n	1a7c <prvTraceGetDTS+0xe0>
			{
				xts->type = XTS16;
    1a6e:	23a9      	movs	r3, #169	; 0xa9
    1a70:	7003      	strb	r3, [r0, #0]
				xts->xts_16 = (uint16_t)((dts / 0x10000) & 0xFFFF);
    1a72:	0c33      	lsrs	r3, r6, #16
    1a74:	8043      	strh	r3, [r0, #2]
				xts->xts_8 = 0;
    1a76:	2300      	movs	r3, #0
    1a78:	7043      	strb	r3, [r0, #1]
    1a7a:	e00d      	b.n	1a98 <prvTraceGetDTS+0xfc>
			}
			else if (param_maxDTS == 0xFF)
    1a7c:	2dff      	cmp	r5, #255	; 0xff
    1a7e:	d106      	bne.n	1a8e <prvTraceGetDTS+0xf2>
			{
				xts->type = XTS8;
    1a80:	23a8      	movs	r3, #168	; 0xa8
    1a82:	7003      	strb	r3, [r0, #0]
				xts->xts_16 = (uint16_t)((dts / 0x100) & 0xFFFF);
    1a84:	0a33      	lsrs	r3, r6, #8
    1a86:	8043      	strh	r3, [r0, #2]
				xts->xts_8 = (uint8_t)((dts / 0x1000000) & 0xFF);
    1a88:	0e33      	lsrs	r3, r6, #24
    1a8a:	7043      	strb	r3, [r0, #1]
    1a8c:	e004      	b.n	1a98 <prvTraceGetDTS+0xfc>
			}
			else
			{
				vTraceError("Bad param_maxDTS in prvTraceGetDTS");
    1a8e:	4814      	ldr	r0, [pc, #80]	; (1ae0 <prvTraceGetDTS+0x144>)
    1a90:	4478      	add	r0, pc
    1a92:	4b09      	ldr	r3, [pc, #36]	; (1ab8 <prvTraceGetDTS+0x11c>)
    1a94:	58e3      	ldr	r3, [r4, r3]
    1a96:	4798      	blx	r3
			}
			prvTraceUpdateCounters();
    1a98:	4b12      	ldr	r3, [pc, #72]	; (1ae4 <prvTraceGetDTS+0x148>)
    1a9a:	58e3      	ldr	r3, [r4, r3]
    1a9c:	4798      	blx	r3
		}
	}

	return (uint16_t)dts & param_maxDTS;
    1a9e:	1c30      	adds	r0, r6, #0
    1aa0:	4028      	ands	r0, r5
}
    1aa2:	b004      	add	sp, #16
    1aa4:	bc04      	pop	{r2}
    1aa6:	4690      	mov	r8, r2
    1aa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1aaa:	46c0      	nop			; (mov r8, r8)
    1aac:	00005378 	.word	0x00005378
    1ab0:	0000ffff 	.word	0x0000ffff
    1ab4:	000046b6 	.word	0x000046b6
    1ab8:	00000110 	.word	0x00000110
    1abc:	00000024 	.word	0x00000024
    1ac0:	00000258 	.word	0x00000258
    1ac4:	e000e018 	.word	0xe000e018
    1ac8:	e000e014 	.word	0xe000e014
    1acc:	0000004c 	.word	0x0000004c
    1ad0:	1fffea94 	.word	0x1fffea94
    1ad4:	0000019c 	.word	0x0000019c
    1ad8:	0000022c 	.word	0x0000022c
    1adc:	000000dc 	.word	0x000000dc
    1ae0:	00004620 	.word	0x00004620
    1ae4:	0000021c 	.word	0x0000021c

00001ae8 <prvTraceLookupSymbolTableEntry>:
 ******************************************************************************/
traceLabel prvTraceLookupSymbolTableEntry(const char* name,
										 uint8_t crc6,
										 uint8_t len,
										 traceLabel chn)
{
    1ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1aea:	465f      	mov	r7, fp
    1aec:	4656      	mov	r6, sl
    1aee:	464d      	mov	r5, r9
    1af0:	4644      	mov	r4, r8
    1af2:	b4f0      	push	{r4, r5, r6, r7}
    1af4:	b083      	sub	sp, #12
    1af6:	4683      	mov	fp, r0
    1af8:	4692      	mov	sl, r2
    1afa:	4831      	ldr	r0, [pc, #196]	; (1bc0 <prvTraceLookupSymbolTableEntry+0xd8>)
    1afc:	4478      	add	r0, pc
    1afe:	4681      	mov	r9, r0
	uint16_t i = RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ];
    1b00:	4a30      	ldr	r2, [pc, #192]	; (1bc4 <prvTraceLookupSymbolTableEntry+0xdc>)
    1b02:	5882      	ldr	r2, [r0, r2]
    1b04:	6816      	ldr	r6, [r2, #0]
    1b06:	22ea      	movs	r2, #234	; 0xea
    1b08:	0092      	lsls	r2, r2, #2
    1b0a:	1889      	adds	r1, r1, r2
    1b0c:	0049      	lsls	r1, r1, #1
    1b0e:	5b8c      	ldrh	r4, [r1, r6]

	TRACE_ASSERT(name != NULL, "prvTraceLookupSymbolTableEntry: name == NULL", (traceLabel)0);
    1b10:	4658      	mov	r0, fp
    1b12:	2800      	cmp	r0, #0
    1b14:	d107      	bne.n	1b26 <prvTraceLookupSymbolTableEntry+0x3e>
    1b16:	482c      	ldr	r0, [pc, #176]	; (1bc8 <prvTraceLookupSymbolTableEntry+0xe0>)
    1b18:	4478      	add	r0, pc
    1b1a:	4b2c      	ldr	r3, [pc, #176]	; (1bcc <prvTraceLookupSymbolTableEntry+0xe4>)
    1b1c:	464a      	mov	r2, r9
    1b1e:	58d3      	ldr	r3, [r2, r3]
    1b20:	4798      	blx	r3
    1b22:	2000      	movs	r0, #0
    1b24:	e044      	b.n	1bb0 <prvTraceLookupSymbolTableEntry+0xc8>
	TRACE_ASSERT(len != 0, "prvTraceLookupSymbolTableEntry: len == 0", (traceLabel)0);
    1b26:	4650      	mov	r0, sl
    1b28:	2800      	cmp	r0, #0
    1b2a:	d002      	beq.n	1b32 <prvTraceLookupSymbolTableEntry+0x4a>

	while (i != 0)
    1b2c:	1e20      	subs	r0, r4, #0
    1b2e:	d03f      	beq.n	1bb0 <prvTraceLookupSymbolTableEntry+0xc8>
    1b30:	e007      	b.n	1b42 <prvTraceLookupSymbolTableEntry+0x5a>
										 traceLabel chn)
{
	uint16_t i = RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ];

	TRACE_ASSERT(name != NULL, "prvTraceLookupSymbolTableEntry: name == NULL", (traceLabel)0);
	TRACE_ASSERT(len != 0, "prvTraceLookupSymbolTableEntry: len == 0", (traceLabel)0);
    1b32:	4827      	ldr	r0, [pc, #156]	; (1bd0 <prvTraceLookupSymbolTableEntry+0xe8>)
    1b34:	4478      	add	r0, pc
    1b36:	4b25      	ldr	r3, [pc, #148]	; (1bcc <prvTraceLookupSymbolTableEntry+0xe4>)
    1b38:	464a      	mov	r2, r9
    1b3a:	58d3      	ldr	r3, [r2, r3]
    1b3c:	4798      	blx	r3
    1b3e:	2000      	movs	r0, #0
    1b40:	e036      	b.n	1bb0 <prvTraceLookupSymbolTableEntry+0xc8>

	while (i != 0)
	{
		if (RecorderDataPtr->SymbolTable.symbytes[i + 2] == (chn & 0x00FF))
		{
			if (RecorderDataPtr->SymbolTable.symbytes[i + 3] == (chn / 0x100))
    1b42:	0a18      	lsrs	r0, r3, #8
    1b44:	4680      	mov	r8, r0
	TRACE_ASSERT(name != NULL, "prvTraceLookupSymbolTableEntry: name == NULL", (traceLabel)0);
	TRACE_ASSERT(len != 0, "prvTraceLookupSymbolTableEntry: len == 0", (traceLabel)0);

	while (i != 0)
	{
		if (RecorderDataPtr->SymbolTable.symbytes[i + 2] == (chn & 0x00FF))
    1b46:	27ff      	movs	r7, #255	; 0xff
    1b48:	401f      	ands	r7, r3
    1b4a:	1c25      	adds	r5, r4, #0
    1b4c:	1933      	adds	r3, r6, r4
    1b4e:	4a21      	ldr	r2, [pc, #132]	; (1bd4 <prvTraceLookupSymbolTableEntry+0xec>)
    1b50:	189b      	adds	r3, r3, r2
    1b52:	781b      	ldrb	r3, [r3, #0]
    1b54:	42bb      	cmp	r3, r7
    1b56:	d11a      	bne.n	1b8e <prvTraceLookupSymbolTableEntry+0xa6>
		{
			if (RecorderDataPtr->SymbolTable.symbytes[i + 3] == (chn / 0x100))
    1b58:	1933      	adds	r3, r6, r4
    1b5a:	481f      	ldr	r0, [pc, #124]	; (1bd8 <prvTraceLookupSymbolTableEntry+0xf0>)
    1b5c:	181b      	adds	r3, r3, r0
    1b5e:	781b      	ldrb	r3, [r3, #0]
    1b60:	4543      	cmp	r3, r8
    1b62:	d114      	bne.n	1b8e <prvTraceLookupSymbolTableEntry+0xa6>
			{
				if (RecorderDataPtr->SymbolTable.symbytes[i + 4 + len] == '\0')
    1b64:	1d20      	adds	r0, r4, #4
    1b66:	1833      	adds	r3, r6, r0
    1b68:	4453      	add	r3, sl
    1b6a:	2286      	movs	r2, #134	; 0x86
    1b6c:	00d2      	lsls	r2, r2, #3
    1b6e:	189b      	adds	r3, r3, r2
    1b70:	781b      	ldrb	r3, [r3, #0]
    1b72:	2b00      	cmp	r3, #0
    1b74:	d10b      	bne.n	1b8e <prvTraceLookupSymbolTableEntry+0xa6>
				{
					if (strncmp((char*)(& RecorderDataPtr->SymbolTable.symbytes[i + 4]), name, len) == 0)
    1b76:	1880      	adds	r0, r0, r2
    1b78:	1830      	adds	r0, r6, r0
    1b7a:	4659      	mov	r1, fp
    1b7c:	4652      	mov	r2, sl
    1b7e:	4b17      	ldr	r3, [pc, #92]	; (1bdc <prvTraceLookupSymbolTableEntry+0xf4>)
    1b80:	469c      	mov	ip, r3
    1b82:	464b      	mov	r3, r9
    1b84:	4463      	add	r3, ip
    1b86:	681b      	ldr	r3, [r3, #0]
    1b88:	4798      	blx	r3
    1b8a:	2800      	cmp	r0, #0
    1b8c:	d00d      	beq.n	1baa <prvTraceLookupSymbolTableEntry+0xc2>
						break; /* found */
					}
				}
			}
		}
		i = (uint16_t)(RecorderDataPtr->SymbolTable.symbytes[i] + (RecorderDataPtr->SymbolTable.symbytes[i + 1] * 0x100));
    1b8e:	1975      	adds	r5, r6, r5
    1b90:	4813      	ldr	r0, [pc, #76]	; (1be0 <prvTraceLookupSymbolTableEntry+0xf8>)
    1b92:	182b      	adds	r3, r5, r0
    1b94:	781c      	ldrb	r4, [r3, #0]
    1b96:	0224      	lsls	r4, r4, #8
    1b98:	2286      	movs	r2, #134	; 0x86
    1b9a:	00d2      	lsls	r2, r2, #3
    1b9c:	18ad      	adds	r5, r5, r2
    1b9e:	782b      	ldrb	r3, [r5, #0]
    1ba0:	191c      	adds	r4, r3, r4
    1ba2:	b2a4      	uxth	r4, r4
	uint16_t i = RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ];

	TRACE_ASSERT(name != NULL, "prvTraceLookupSymbolTableEntry: name == NULL", (traceLabel)0);
	TRACE_ASSERT(len != 0, "prvTraceLookupSymbolTableEntry: len == 0", (traceLabel)0);

	while (i != 0)
    1ba4:	2c00      	cmp	r4, #0
    1ba6:	d1d0      	bne.n	1b4a <prvTraceLookupSymbolTableEntry+0x62>
    1ba8:	e001      	b.n	1bae <prvTraceLookupSymbolTableEntry+0xc6>
    1baa:	1c20      	adds	r0, r4, #0
    1bac:	e000      	b.n	1bb0 <prvTraceLookupSymbolTableEntry+0xc8>
						break; /* found */
					}
				}
			}
		}
		i = (uint16_t)(RecorderDataPtr->SymbolTable.symbytes[i] + (RecorderDataPtr->SymbolTable.symbytes[i + 1] * 0x100));
    1bae:	1c20      	adds	r0, r4, #0
	}
	return i;
}
    1bb0:	b003      	add	sp, #12
    1bb2:	bc3c      	pop	{r2, r3, r4, r5}
    1bb4:	4690      	mov	r8, r2
    1bb6:	4699      	mov	r9, r3
    1bb8:	46a2      	mov	sl, r4
    1bba:	46ab      	mov	fp, r5
    1bbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1bbe:	46c0      	nop			; (mov r8, r8)
    1bc0:	00005224 	.word	0x00005224
    1bc4:	00000024 	.word	0x00000024
    1bc8:	000045bc 	.word	0x000045bc
    1bcc:	00000110 	.word	0x00000110
    1bd0:	000045dc 	.word	0x000045dc
    1bd4:	00000432 	.word	0x00000432
    1bd8:	00000433 	.word	0x00000433
    1bdc:	00000140 	.word	0x00000140
    1be0:	00000431 	.word	0x00000431

00001be4 <prvTraceCreateSymbolTableEntry>:
 ******************************************************************************/
uint16_t prvTraceCreateSymbolTableEntry(const char* name,
										uint8_t crc6,
										uint8_t len,
										traceLabel channel)
{
    1be4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1be6:	465f      	mov	r7, fp
    1be8:	4656      	mov	r6, sl
    1bea:	464d      	mov	r5, r9
    1bec:	4644      	mov	r4, r8
    1bee:	b4f0      	push	{r4, r5, r6, r7}
    1bf0:	b083      	sub	sp, #12
    1bf2:	1c06      	adds	r6, r0, #0
    1bf4:	1c15      	adds	r5, r2, #0
    1bf6:	4c31      	ldr	r4, [pc, #196]	; (1cbc <prvTraceCreateSymbolTableEntry+0xd8>)
    1bf8:	447c      	add	r4, pc
	uint16_t ret = 0;

	TRACE_ASSERT(name != NULL, "prvTraceCreateSymbolTableEntry: name == NULL", 0);
    1bfa:	2800      	cmp	r0, #0
    1bfc:	d106      	bne.n	1c0c <prvTraceCreateSymbolTableEntry+0x28>
    1bfe:	4830      	ldr	r0, [pc, #192]	; (1cc0 <prvTraceCreateSymbolTableEntry+0xdc>)
    1c00:	4478      	add	r0, pc
    1c02:	4b30      	ldr	r3, [pc, #192]	; (1cc4 <prvTraceCreateSymbolTableEntry+0xe0>)
    1c04:	58e3      	ldr	r3, [r4, r3]
    1c06:	4798      	blx	r3
    1c08:	2000      	movs	r0, #0
    1c0a:	e050      	b.n	1cae <prvTraceCreateSymbolTableEntry+0xca>
	TRACE_ASSERT(len != 0, "prvTraceCreateSymbolTableEntry: len == 0", 0);
    1c0c:	2a00      	cmp	r2, #0
    1c0e:	d106      	bne.n	1c1e <prvTraceCreateSymbolTableEntry+0x3a>
    1c10:	482d      	ldr	r0, [pc, #180]	; (1cc8 <prvTraceCreateSymbolTableEntry+0xe4>)
    1c12:	4478      	add	r0, pc
    1c14:	4b2b      	ldr	r3, [pc, #172]	; (1cc4 <prvTraceCreateSymbolTableEntry+0xe0>)
    1c16:	58e3      	ldr	r3, [r4, r3]
    1c18:	4798      	blx	r3
    1c1a:	2000      	movs	r0, #0
    1c1c:	e047      	b.n	1cae <prvTraceCreateSymbolTableEntry+0xca>

	if (RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + len + 4 >= SYMBOL_TABLE_SIZE)
    1c1e:	4a2b      	ldr	r2, [pc, #172]	; (1ccc <prvTraceCreateSymbolTableEntry+0xe8>)
    1c20:	58a2      	ldr	r2, [r4, r2]
    1c22:	6812      	ldr	r2, [r2, #0]
    1c24:	482a      	ldr	r0, [pc, #168]	; (1cd0 <prvTraceCreateSymbolTableEntry+0xec>)
    1c26:	5817      	ldr	r7, [r2, r0]
    1c28:	46ba      	mov	sl, r7
    1c2a:	2004      	movs	r0, #4
    1c2c:	4683      	mov	fp, r0
    1c2e:	44d3      	add	fp, sl
    1c30:	46a9      	mov	r9, r5
    1c32:	44d9      	add	r9, fp
    1c34:	4827      	ldr	r0, [pc, #156]	; (1cd4 <prvTraceCreateSymbolTableEntry+0xf0>)
    1c36:	4581      	cmp	r9, r0
    1c38:	d906      	bls.n	1c48 <prvTraceCreateSymbolTableEntry+0x64>
	{
		vTraceError("Symbol table full. Increase SYMBOL_TABLE_SIZE in trcConfig.h");
    1c3a:	4827      	ldr	r0, [pc, #156]	; (1cd8 <prvTraceCreateSymbolTableEntry+0xf4>)
    1c3c:	4478      	add	r0, pc
    1c3e:	4b21      	ldr	r3, [pc, #132]	; (1cc4 <prvTraceCreateSymbolTableEntry+0xe0>)
    1c40:	58e3      	ldr	r3, [r4, r3]
    1c42:	4798      	blx	r3
		ret = 0;
    1c44:	2000      	movs	r0, #0
    1c46:	e032      	b.n	1cae <prvTraceCreateSymbolTableEntry+0xca>
	else
	{

		RecorderDataPtr->SymbolTable.symbytes
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex] =
			(uint8_t)(RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ] & 0x00FF);
    1c48:	27ea      	movs	r7, #234	; 0xea
    1c4a:	00bf      	lsls	r7, r7, #2
    1c4c:	19c9      	adds	r1, r1, r7
    1c4e:	0049      	lsls	r1, r1, #1
    1c50:	4688      	mov	r8, r1
    1c52:	5a88      	ldrh	r0, [r1, r2]
    1c54:	4681      	mov	r9, r0
	}
	else
	{

		RecorderDataPtr->SymbolTable.symbytes
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex] =
    1c56:	4651      	mov	r1, sl
    1c58:	1850      	adds	r0, r2, r1
    1c5a:	2786      	movs	r7, #134	; 0x86
    1c5c:	00ff      	lsls	r7, r7, #3
    1c5e:	4649      	mov	r1, r9
    1c60:	5439      	strb	r1, [r7, r0]
			(uint8_t)(RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ] & 0x00FF);

		RecorderDataPtr->SymbolTable.symbytes
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 1] =
    1c62:	4f1e      	ldr	r7, [pc, #120]	; (1cdc <prvTraceCreateSymbolTableEntry+0xf8>)
			(uint8_t)(RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ] / 0x100);
    1c64:	4649      	mov	r1, r9
    1c66:	0a09      	lsrs	r1, r1, #8
		RecorderDataPtr->SymbolTable.symbytes
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex] =
			(uint8_t)(RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ] & 0x00FF);

		RecorderDataPtr->SymbolTable.symbytes
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 1] =
    1c68:	5439      	strb	r1, [r7, r0]
			(uint8_t)(RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ] / 0x100);

		RecorderDataPtr->SymbolTable.symbytes
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 2] =
    1c6a:	4f1d      	ldr	r7, [pc, #116]	; (1ce0 <prvTraceCreateSymbolTableEntry+0xfc>)
    1c6c:	543b      	strb	r3, [r7, r0]
			(uint8_t)(channel & 0x00FF);

		RecorderDataPtr->SymbolTable.symbytes
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 3] =
    1c6e:	491d      	ldr	r1, [pc, #116]	; (1ce4 <prvTraceCreateSymbolTableEntry+0x100>)
    1c70:	1840      	adds	r0, r0, r1
			(uint8_t)(channel / 0x100);
    1c72:	0a1b      	lsrs	r3, r3, #8
		RecorderDataPtr->SymbolTable.symbytes
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 2] =
			(uint8_t)(channel & 0x00FF);

		RecorderDataPtr->SymbolTable.symbytes
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 3] =
    1c74:	7003      	strb	r3, [r0, #0]
			(uint8_t)(channel / 0x100);

		/* set name (bytes 4...4+len-1) */
		(void)strncpy((char*)&(RecorderDataPtr->SymbolTable.symbytes
    1c76:	2386      	movs	r3, #134	; 0x86
    1c78:	00db      	lsls	r3, r3, #3
    1c7a:	1c1f      	adds	r7, r3, #0
    1c7c:	445f      	add	r7, fp
    1c7e:	19d0      	adds	r0, r2, r7
    1c80:	1c31      	adds	r1, r6, #0
    1c82:	1c2a      	adds	r2, r5, #0
    1c84:	4b18      	ldr	r3, [pc, #96]	; (1ce8 <prvTraceCreateSymbolTableEntry+0x104>)
    1c86:	58e3      	ldr	r3, [r4, r3]
    1c88:	4798      	blx	r3
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 4]), name, len);

		/* Set zero termination (at offset 4+len) */
		RecorderDataPtr->SymbolTable.symbytes
			[RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 4 + len] = '\0';
    1c8a:	4b10      	ldr	r3, [pc, #64]	; (1ccc <prvTraceCreateSymbolTableEntry+0xe8>)
    1c8c:	58e3      	ldr	r3, [r4, r3]
    1c8e:	681b      	ldr	r3, [r3, #0]
    1c90:	4a0f      	ldr	r2, [pc, #60]	; (1cd0 <prvTraceCreateSymbolTableEntry+0xec>)
    1c92:	5899      	ldr	r1, [r3, r2]
    1c94:	1868      	adds	r0, r5, r1
    1c96:	181c      	adds	r4, r3, r0
    1c98:	4e14      	ldr	r6, [pc, #80]	; (1cec <prvTraceCreateSymbolTableEntry+0x108>)
    1c9a:	19a4      	adds	r4, r4, r6
    1c9c:	2600      	movs	r6, #0
    1c9e:	7026      	strb	r6, [r4, #0]

		/* store index of entry (for return value, and as head of LL[crc6]) */
		RecorderDataPtr->SymbolTable.latestEntryOfChecksum
			[ crc6 ] = (uint16_t)RecorderDataPtr->SymbolTable.nextFreeSymbolIndex;
    1ca0:	4647      	mov	r7, r8
    1ca2:	52f9      	strh	r1, [r7, r3]

		RecorderDataPtr->SymbolTable.nextFreeSymbolIndex += (len + 5);
    1ca4:	3005      	adds	r0, #5
    1ca6:	5098      	str	r0, [r3, r2]

		ret = (uint16_t)(RecorderDataPtr->SymbolTable.nextFreeSymbolIndex -
    1ca8:	1b40      	subs	r0, r0, r5
    1caa:	3805      	subs	r0, #5
    1cac:	b280      	uxth	r0, r0
			(len + 5));
	}

	return ret;
}
    1cae:	b003      	add	sp, #12
    1cb0:	bc3c      	pop	{r2, r3, r4, r5}
    1cb2:	4690      	mov	r8, r2
    1cb4:	4699      	mov	r9, r3
    1cb6:	46a2      	mov	sl, r4
    1cb8:	46ab      	mov	fp, r5
    1cba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1cbc:	00005128 	.word	0x00005128
    1cc0:	00004548 	.word	0x00004548
    1cc4:	00000110 	.word	0x00000110
    1cc8:	00004572 	.word	0x00004572
    1ccc:	00000024 	.word	0x00000024
    1cd0:	0000042c 	.word	0x0000042c
    1cd4:	0000031f 	.word	0x0000031f
    1cd8:	00004580 	.word	0x00004580
    1cdc:	00000431 	.word	0x00000431
    1ce0:	00000432 	.word	0x00000432
    1ce4:	00000433 	.word	0x00000433
    1ce8:	0000014c 	.word	0x0000014c
    1cec:	00000434 	.word	0x00000434

00001cf0 <prvTraceGetChecksum>:
 *
 * Calculates a simple 6-bit checksum from a string, used to index the string
 * for fast symbol table lookup.
 ******************************************************************************/
void prvTraceGetChecksum(const char *pname, uint8_t* pcrc, uint8_t* plength)
{
    1cf0:	b530      	push	{r4, r5, lr}
    1cf2:	b083      	sub	sp, #12
    1cf4:	4b18      	ldr	r3, [pc, #96]	; (1d58 <prvTraceGetChecksum+0x68>)
    1cf6:	447b      	add	r3, pc
	unsigned char c;
	int length = 1;		/* Should be 1 to account for '\0' */
	int crc = 0;

	TRACE_ASSERT(pname != NULL, "prvTraceGetChecksum: pname == NULL", );
    1cf8:	2800      	cmp	r0, #0
    1cfa:	d106      	bne.n	1d0a <prvTraceGetChecksum+0x1a>
    1cfc:	4817      	ldr	r0, [pc, #92]	; (1d5c <prvTraceGetChecksum+0x6c>)
    1cfe:	4478      	add	r0, pc
    1d00:	4a17      	ldr	r2, [pc, #92]	; (1d60 <prvTraceGetChecksum+0x70>)
    1d02:	589a      	ldr	r2, [r3, r2]
    1d04:	9201      	str	r2, [sp, #4]
    1d06:	4790      	blx	r2
    1d08:	e024      	b.n	1d54 <prvTraceGetChecksum+0x64>
	TRACE_ASSERT(pcrc != NULL, "prvTraceGetChecksum: pcrc == NULL", );
    1d0a:	2900      	cmp	r1, #0
    1d0c:	d106      	bne.n	1d1c <prvTraceGetChecksum+0x2c>
    1d0e:	4815      	ldr	r0, [pc, #84]	; (1d64 <prvTraceGetChecksum+0x74>)
    1d10:	4478      	add	r0, pc
    1d12:	4a13      	ldr	r2, [pc, #76]	; (1d60 <prvTraceGetChecksum+0x70>)
    1d14:	589a      	ldr	r2, [r3, r2]
    1d16:	9201      	str	r2, [sp, #4]
    1d18:	4790      	blx	r2
    1d1a:	e01b      	b.n	1d54 <prvTraceGetChecksum+0x64>
	TRACE_ASSERT(plength != NULL, "prvTraceGetChecksum: plength == NULL", );
    1d1c:	2a00      	cmp	r2, #0
    1d1e:	d106      	bne.n	1d2e <prvTraceGetChecksum+0x3e>
    1d20:	4811      	ldr	r0, [pc, #68]	; (1d68 <prvTraceGetChecksum+0x78>)
    1d22:	4478      	add	r0, pc
    1d24:	4a0e      	ldr	r2, [pc, #56]	; (1d60 <prvTraceGetChecksum+0x70>)
    1d26:	589a      	ldr	r2, [r3, r2]
    1d28:	9201      	str	r2, [sp, #4]
    1d2a:	4790      	blx	r2
    1d2c:	e012      	b.n	1d54 <prvTraceGetChecksum+0x64>

	if (pname != (const char *) 0)
	{
		for (; (c = *pname++) != '\0';)
    1d2e:	7804      	ldrb	r4, [r0, #0]
    1d30:	2c00      	cmp	r4, #0
    1d32:	d009      	beq.n	1d48 <prvTraceGetChecksum+0x58>
    1d34:	2500      	movs	r5, #0
    1d36:	2301      	movs	r3, #1
		{
			crc += c;
    1d38:	192d      	adds	r5, r5, r4
			length++;
    1d3a:	3301      	adds	r3, #1
    1d3c:	18c4      	adds	r4, r0, r3
    1d3e:	3c01      	subs	r4, #1
	TRACE_ASSERT(pcrc != NULL, "prvTraceGetChecksum: pcrc == NULL", );
	TRACE_ASSERT(plength != NULL, "prvTraceGetChecksum: plength == NULL", );

	if (pname != (const char *) 0)
	{
		for (; (c = *pname++) != '\0';)
    1d40:	7824      	ldrb	r4, [r4, #0]
    1d42:	2c00      	cmp	r4, #0
    1d44:	d1f8      	bne.n	1d38 <prvTraceGetChecksum+0x48>
    1d46:	e001      	b.n	1d4c <prvTraceGetChecksum+0x5c>
    1d48:	2500      	movs	r5, #0
    1d4a:	2301      	movs	r3, #1
		{
			crc += c;
			length++;
		}
	}
	*pcrc = (uint8_t)(crc & 0x3F);
    1d4c:	203f      	movs	r0, #63	; 0x3f
    1d4e:	4005      	ands	r5, r0
    1d50:	700d      	strb	r5, [r1, #0]
	*plength = (uint8_t)length;
    1d52:	7013      	strb	r3, [r2, #0]
}
    1d54:	b003      	add	sp, #12
    1d56:	bd30      	pop	{r4, r5, pc}
    1d58:	0000502a 	.word	0x0000502a
    1d5c:	000044fe 	.word	0x000044fe
    1d60:	00000110 	.word	0x00000110
    1d64:	00004520 	.word	0x00004520
    1d68:	0000453e 	.word	0x0000453e

00001d6c <prvTraceOpenSymbol>:
		}
	}
}

traceLabel prvTraceOpenSymbol(const char* name, traceLabel userEventChannel)
{
    1d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d6e:	464f      	mov	r7, r9
    1d70:	4646      	mov	r6, r8
    1d72:	b4c0      	push	{r6, r7}
    1d74:	b085      	sub	sp, #20
    1d76:	1c05      	adds	r5, r0, #0
    1d78:	4688      	mov	r8, r1
    1d7a:	4c22      	ldr	r4, [pc, #136]	; (1e04 <prvTraceOpenSymbol+0x98>)
    1d7c:	447c      	add	r4, pc
	uint16_t result;
	uint8_t len;
	uint8_t crc;
	TRACE_SR_ALLOC_CRITICAL_SECTION();
	
	len = 0;
    1d7e:	2200      	movs	r2, #0
    1d80:	466b      	mov	r3, sp
    1d82:	73da      	strb	r2, [r3, #15]
	crc = 0;
    1d84:	466b      	mov	r3, sp
    1d86:	739a      	strb	r2, [r3, #14]
	
	TRACE_ASSERT(name != NULL, "prvTraceOpenSymbol: name == NULL", (traceLabel)0);
    1d88:	2800      	cmp	r0, #0
    1d8a:	d106      	bne.n	1d9a <prvTraceOpenSymbol+0x2e>
    1d8c:	481e      	ldr	r0, [pc, #120]	; (1e08 <prvTraceOpenSymbol+0x9c>)
    1d8e:	4478      	add	r0, pc
    1d90:	4b1e      	ldr	r3, [pc, #120]	; (1e0c <prvTraceOpenSymbol+0xa0>)
    1d92:	58e3      	ldr	r3, [r4, r3]
    1d94:	4798      	blx	r3
    1d96:	2000      	movs	r0, #0
    1d98:	e02e      	b.n	1df8 <prvTraceOpenSymbol+0x8c>

	prvTraceGetChecksum(name, &crc, &len);
    1d9a:	466f      	mov	r7, sp
    1d9c:	370e      	adds	r7, #14
    1d9e:	1c39      	adds	r1, r7, #0
    1da0:	466e      	mov	r6, sp
    1da2:	360f      	adds	r6, #15
    1da4:	1c32      	adds	r2, r6, #0
    1da6:	4b1a      	ldr	r3, [pc, #104]	; (1e10 <prvTraceOpenSymbol+0xa4>)
    1da8:	58e3      	ldr	r3, [r4, r3]
    1daa:	4798      	blx	r3

	trcCRITICAL_SECTION_BEGIN();
    1dac:	4b19      	ldr	r3, [pc, #100]	; (1e14 <prvTraceOpenSymbol+0xa8>)
    1dae:	58e3      	ldr	r3, [r4, r3]
    1db0:	4798      	blx	r3
    1db2:	4681      	mov	r9, r0
    1db4:	4b18      	ldr	r3, [pc, #96]	; (1e18 <prvTraceOpenSymbol+0xac>)
    1db6:	58e3      	ldr	r3, [r4, r3]
    1db8:	681a      	ldr	r2, [r3, #0]
    1dba:	3201      	adds	r2, #1
    1dbc:	601a      	str	r2, [r3, #0]
	result = prvTraceLookupSymbolTableEntry(name, crc, len, userEventChannel);
    1dbe:	7839      	ldrb	r1, [r7, #0]
    1dc0:	7832      	ldrb	r2, [r6, #0]
    1dc2:	1c28      	adds	r0, r5, #0
    1dc4:	4643      	mov	r3, r8
    1dc6:	4e15      	ldr	r6, [pc, #84]	; (1e1c <prvTraceOpenSymbol+0xb0>)
    1dc8:	59a6      	ldr	r6, [r4, r6]
    1dca:	47b0      	blx	r6
    1dcc:	1e06      	subs	r6, r0, #0
	if (!result)
    1dce:	d109      	bne.n	1de4 <prvTraceOpenSymbol+0x78>
	{
		result = prvTraceCreateSymbolTableEntry(name, crc, len, userEventChannel);
    1dd0:	466b      	mov	r3, sp
    1dd2:	7b99      	ldrb	r1, [r3, #14]
    1dd4:	466b      	mov	r3, sp
    1dd6:	7bda      	ldrb	r2, [r3, #15]
    1dd8:	1c28      	adds	r0, r5, #0
    1dda:	4643      	mov	r3, r8
    1ddc:	4d10      	ldr	r5, [pc, #64]	; (1e20 <prvTraceOpenSymbol+0xb4>)
    1dde:	5965      	ldr	r5, [r4, r5]
    1de0:	47a8      	blx	r5
    1de2:	1c06      	adds	r6, r0, #0
	}
	trcCRITICAL_SECTION_END();
    1de4:	4b0c      	ldr	r3, [pc, #48]	; (1e18 <prvTraceOpenSymbol+0xac>)
    1de6:	58e3      	ldr	r3, [r4, r3]
    1de8:	681a      	ldr	r2, [r3, #0]
    1dea:	3a01      	subs	r2, #1
    1dec:	601a      	str	r2, [r3, #0]
    1dee:	4648      	mov	r0, r9
    1df0:	4b0c      	ldr	r3, [pc, #48]	; (1e24 <prvTraceOpenSymbol+0xb8>)
    1df2:	58e3      	ldr	r3, [r4, r3]
    1df4:	4798      	blx	r3

	return result;
    1df6:	1c30      	adds	r0, r6, #0
}
    1df8:	b005      	add	sp, #20
    1dfa:	bc0c      	pop	{r2, r3}
    1dfc:	4690      	mov	r8, r2
    1dfe:	4699      	mov	r9, r3
    1e00:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e02:	46c0      	nop			; (mov r8, r8)
    1e04:	00004fa4 	.word	0x00004fa4
    1e08:	00004506 	.word	0x00004506
    1e0c:	00000110 	.word	0x00000110
    1e10:	00000160 	.word	0x00000160
    1e14:	00000248 	.word	0x00000248
    1e18:	00000290 	.word	0x00000290
    1e1c:	000001dc 	.word	0x000001dc
    1e20:	000001ec 	.word	0x000001ec
    1e24:	00000124 	.word	0x00000124

00001e28 <vTracePortGetTimeStamp>:
 * or the trace recorder library. Typically you should not need to change
 * the code of vTracePortGetTimeStamp if using the HWTC macros.
 *
 ******************************************************************************/
void vTracePortGetTimeStamp(uint32_t *pTimestamp)
{
    1e28:	b570      	push	{r4, r5, r6, lr}
    1e2a:	4b1f      	ldr	r3, [pc, #124]	; (1ea8 <vTracePortGetTimeStamp+0x80>)
    1e2c:	447b      	add	r3, pc
	static uint32_t last_traceTickCount = 0;
	static uint32_t last_hwtc_count = 0;
	uint32_t traceTickCount = 0;
	uint32_t hwtc_count = 0;

	if (trace_disable_timestamp == 1)
    1e2e:	4a1f      	ldr	r2, [pc, #124]	; (1eac <vTracePortGetTimeStamp+0x84>)
    1e30:	589a      	ldr	r2, [r3, r2]
    1e32:	6812      	ldr	r2, [r2, #0]
    1e34:	2a01      	cmp	r2, #1
    1e36:	d106      	bne.n	1e46 <vTracePortGetTimeStamp+0x1e>
	{
		if (pTimestamp)
    1e38:	2800      	cmp	r0, #0
    1e3a:	d034      	beq.n	1ea6 <vTracePortGetTimeStamp+0x7e>
			*pTimestamp = last_timestamp;
    1e3c:	4a1c      	ldr	r2, [pc, #112]	; (1eb0 <vTracePortGetTimeStamp+0x88>)
    1e3e:	589b      	ldr	r3, [r3, r2]
    1e40:	681b      	ldr	r3, [r3, #0]
    1e42:	6003      	str	r3, [r0, #0]
    1e44:	e02f      	b.n	1ea6 <vTracePortGetTimeStamp+0x7e>

	/* Retrieve HWTC_COUNT only once since the same value should be used all throughout this function. */
#if (HWTC_COUNT_DIRECTION == DIRECTION_INCREMENTING)
	hwtc_count = HWTC_COUNT;
#elif (HWTC_COUNT_DIRECTION == DIRECTION_DECREMENTING)
	hwtc_count = HWTC_PERIOD - HWTC_COUNT;
    1e46:	4a1b      	ldr	r2, [pc, #108]	; (1eb4 <vTracePortGetTimeStamp+0x8c>)
    1e48:	6814      	ldr	r4, [r2, #0]
    1e4a:	3401      	adds	r4, #1
    1e4c:	4a1a      	ldr	r2, [pc, #104]	; (1eb8 <vTracePortGetTimeStamp+0x90>)
    1e4e:	6811      	ldr	r1, [r2, #0]
    1e50:	1a61      	subs	r1, r4, r1
	{
		hwtc_count = last_hwtc_count;
	}
#endif

	if (last_traceTickCount - uiTraceTickCount - 1 < 0x80000000)
    1e52:	4a1a      	ldr	r2, [pc, #104]	; (1ebc <vTracePortGetTimeStamp+0x94>)
    1e54:	447a      	add	r2, pc
    1e56:	6815      	ldr	r5, [r2, #0]
    1e58:	4a19      	ldr	r2, [pc, #100]	; (1ec0 <vTracePortGetTimeStamp+0x98>)
    1e5a:	589a      	ldr	r2, [r3, r2]
    1e5c:	6812      	ldr	r2, [r2, #0]
    1e5e:	43d6      	mvns	r6, r2
    1e60:	42ee      	cmn	r6, r5
    1e62:	d502      	bpl.n	1e6a <vTracePortGetTimeStamp+0x42>
		traceTickCount = uiTraceTickCount;
	}

	/* Check for overflow. May occur if the update of uiTraceTickCount has been
	delayed due to disabled interrupts. */
	if (traceTickCount == last_traceTickCount && hwtc_count < last_hwtc_count)
    1e64:	4295      	cmp	r5, r2
    1e66:	d107      	bne.n	1e78 <vTracePortGetTimeStamp+0x50>
		traceTickCount = last_traceTickCount;
	}
	else
	{
		/* Business as usual */
		traceTickCount = uiTraceTickCount;
    1e68:	1c15      	adds	r5, r2, #0
	}

	/* Check for overflow. May occur if the update of uiTraceTickCount has been
	delayed due to disabled interrupts. */
	if (traceTickCount == last_traceTickCount && hwtc_count < last_hwtc_count)
    1e6a:	4a16      	ldr	r2, [pc, #88]	; (1ec4 <vTracePortGetTimeStamp+0x9c>)
    1e6c:	447a      	add	r2, pc
    1e6e:	6852      	ldr	r2, [r2, #4]
	{
		/* A trace tick has occurred but not been executed by the kernel, so we compensate manually. */
		traceTickCount++;
    1e70:	4291      	cmp	r1, r2
    1e72:	4192      	sbcs	r2, r2
    1e74:	4252      	negs	r2, r2
    1e76:	18aa      	adds	r2, r5, r2
	}

	/* Check if the return address is OK, then we perform the calculation. */
	if (pTimestamp)
    1e78:	2800      	cmp	r0, #0
    1e7a:	d010      	beq.n	1e9e <vTracePortGetTimeStamp+0x76>
	{
		/* Get timestamp from trace ticks. Scale down the period to avoid unwanted overflows. */
		*pTimestamp = traceTickCount * (HWTC_PERIOD / HWTC_DIVISOR);
    1e7c:	0864      	lsrs	r4, r4, #1
    1e7e:	1c25      	adds	r5, r4, #0
    1e80:	4355      	muls	r5, r2
    1e82:	6005      	str	r5, [r0, #0]
		/* Increase timestamp by (hwtc_count + "lost hardware ticks from scaling down period") / HWTC_DIVISOR. */
		*pTimestamp += (hwtc_count + traceTickCount * (HWTC_PERIOD % HWTC_DIVISOR)) / HWTC_DIVISOR;
    1e84:	4c0b      	ldr	r4, [pc, #44]	; (1eb4 <vTracePortGetTimeStamp+0x8c>)
    1e86:	6824      	ldr	r4, [r4, #0]
    1e88:	3401      	adds	r4, #1
    1e8a:	2601      	movs	r6, #1
    1e8c:	4034      	ands	r4, r6
    1e8e:	4354      	muls	r4, r2
    1e90:	1864      	adds	r4, r4, r1
    1e92:	0864      	lsrs	r4, r4, #1
    1e94:	1964      	adds	r4, r4, r5
    1e96:	6004      	str	r4, [r0, #0]

		last_timestamp = *pTimestamp;
    1e98:	4805      	ldr	r0, [pc, #20]	; (1eb0 <vTracePortGetTimeStamp+0x88>)
    1e9a:	581b      	ldr	r3, [r3, r0]
    1e9c:	601c      	str	r4, [r3, #0]
	}

	/* Store the previous values. */
	last_traceTickCount = traceTickCount;
    1e9e:	4b0a      	ldr	r3, [pc, #40]	; (1ec8 <vTracePortGetTimeStamp+0xa0>)
    1ea0:	447b      	add	r3, pc
    1ea2:	601a      	str	r2, [r3, #0]
	last_hwtc_count = hwtc_count;
    1ea4:	6059      	str	r1, [r3, #4]
}
    1ea6:	bd70      	pop	{r4, r5, r6, pc}
    1ea8:	00004ef4 	.word	0x00004ef4
    1eac:	000000e0 	.word	0x000000e0
    1eb0:	00000090 	.word	0x00000090
    1eb4:	e000e014 	.word	0xe000e014
    1eb8:	e000e018 	.word	0xe000e018
    1ebc:	1fffe6f0 	.word	0x1fffe6f0
    1ec0:	00000200 	.word	0x00000200
    1ec4:	1fffe6d8 	.word	0x1fffe6d8
    1ec8:	1fffe6a4 	.word	0x1fffe6a4

00001ecc <vTraceStoreTaskReady>:
 * vTraceStoreTaskReady
 *
 * This function stores a ready state for the task handle sent in as parameter.
 ******************************************************************************/
void vTraceStoreTaskReady(objectHandleType handle)
{
    1ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ece:	b083      	sub	sp, #12
    1ed0:	1c05      	adds	r5, r0, #0
    1ed2:	4c2a      	ldr	r4, [pc, #168]	; (1f7c <vTraceStoreTaskReady+0xb0>)
    1ed4:	447c      	add	r4, pc
	TREvent* tr;
	uint8_t hnd8;

	TRACE_SR_ALLOC_CRITICAL_SECTION();

	if (handle == 0)
    1ed6:	2800      	cmp	r0, #0
    1ed8:	d04e      	beq.n	1f78 <vTraceStoreTaskReady+0xac>
		/*  On FreeRTOS v7.3.0, this occurs when creating tasks due to a bad
		placement of the trace macro. In that case, the events are ignored. */
		return;
	}
	
	if (! readyEventsEnabled)
    1eda:	4b29      	ldr	r3, [pc, #164]	; (1f80 <vTraceStoreTaskReady+0xb4>)
    1edc:	447b      	add	r3, pc
    1ede:	681b      	ldr	r3, [r3, #0]
    1ee0:	2b00      	cmp	r3, #0
    1ee2:	d049      	beq.n	1f78 <vTraceStoreTaskReady+0xac>
		a "hidden" (not traced) task, we must therefore disable recording 
		of ready events to avoid an undesired ready event... */
		return;
	}

	TRACE_ASSERT(handle <= NTask, "vTraceStoreTaskReady: Invalid value for handle", );
    1ee4:	280f      	cmp	r0, #15
    1ee6:	d905      	bls.n	1ef4 <vTraceStoreTaskReady+0x28>
    1ee8:	4826      	ldr	r0, [pc, #152]	; (1f84 <vTraceStoreTaskReady+0xb8>)
    1eea:	4478      	add	r0, pc
    1eec:	4b26      	ldr	r3, [pc, #152]	; (1f88 <vTraceStoreTaskReady+0xbc>)
    1eee:	58e3      	ldr	r3, [r4, r3]
    1ef0:	4798      	blx	r3
    1ef2:	e041      	b.n	1f78 <vTraceStoreTaskReady+0xac>

	if (recorder_busy)
    1ef4:	4b25      	ldr	r3, [pc, #148]	; (1f8c <vTraceStoreTaskReady+0xc0>)
    1ef6:	58e3      	ldr	r3, [r4, r3]
    1ef8:	681b      	ldr	r3, [r3, #0]
    1efa:	2b00      	cmp	r3, #0
    1efc:	d005      	beq.n	1f0a <vTraceStoreTaskReady+0x3e>
	 * This should never occur, as the tick- and kernel call ISR is on lowest
	 * interrupt priority and always are disabled during the critical sections
	 * of the recorder.
	 ***********************************************************************/

	 vTraceError("Recorder busy - high priority ISR using syscall? (1)");
    1efe:	4824      	ldr	r0, [pc, #144]	; (1f90 <vTraceStoreTaskReady+0xc4>)
    1f00:	4478      	add	r0, pc
    1f02:	4b21      	ldr	r3, [pc, #132]	; (1f88 <vTraceStoreTaskReady+0xbc>)
    1f04:	58e3      	ldr	r3, [r4, r3]
    1f06:	4798      	blx	r3
	 return;
    1f08:	e036      	b.n	1f78 <vTraceStoreTaskReady+0xac>
	}

	trcCRITICAL_SECTION_BEGIN();
    1f0a:	4b22      	ldr	r3, [pc, #136]	; (1f94 <vTraceStoreTaskReady+0xc8>)
    1f0c:	58e3      	ldr	r3, [r4, r3]
    1f0e:	4798      	blx	r3
    1f10:	1c06      	adds	r6, r0, #0
    1f12:	4b1e      	ldr	r3, [pc, #120]	; (1f8c <vTraceStoreTaskReady+0xc0>)
    1f14:	58e3      	ldr	r3, [r4, r3]
    1f16:	681a      	ldr	r2, [r3, #0]
    1f18:	3201      	adds	r2, #1
    1f1a:	601a      	str	r2, [r3, #0]
	if (RecorderDataPtr->recorderActive) /* Need to repeat this check! */
    1f1c:	4b1e      	ldr	r3, [pc, #120]	; (1f98 <vTraceStoreTaskReady+0xcc>)
    1f1e:	58e3      	ldr	r3, [r4, r3]
    1f20:	681b      	ldr	r3, [r3, #0]
    1f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    1f24:	2b00      	cmp	r3, #0
    1f26:	d01e      	beq.n	1f66 <vTraceStoreTaskReady+0x9a>
	{
		if (!TRACE_GET_TASK_FLAG_ISEXCLUDED(handle))
    1f28:	1c2b      	adds	r3, r5, #0
    1f2a:	3321      	adds	r3, #33	; 0x21
    1f2c:	4a1b      	ldr	r2, [pc, #108]	; (1f9c <vTraceStoreTaskReady+0xd0>)
    1f2e:	58a2      	ldr	r2, [r4, r2]
    1f30:	9201      	str	r2, [sp, #4]
    1f32:	10da      	asrs	r2, r3, #3
    1f34:	9901      	ldr	r1, [sp, #4]
    1f36:	5c8a      	ldrb	r2, [r1, r2]
    1f38:	2107      	movs	r1, #7
    1f3a:	400b      	ands	r3, r1
    1f3c:	411a      	asrs	r2, r3
    1f3e:	1c13      	adds	r3, r2, #0
    1f40:	07da      	lsls	r2, r3, #31
    1f42:	d410      	bmi.n	1f66 <vTraceStoreTaskReady+0x9a>
		{
			dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
    1f44:	4816      	ldr	r0, [pc, #88]	; (1fa0 <vTraceStoreTaskReady+0xd4>)
    1f46:	4b17      	ldr	r3, [pc, #92]	; (1fa4 <vTraceStoreTaskReady+0xd8>)
    1f48:	58e3      	ldr	r3, [r4, r3]
    1f4a:	4798      	blx	r3
    1f4c:	1c07      	adds	r7, r0, #0
			hnd8 = prvTraceGet8BitHandle(handle);
			tr = (TREvent*)xTraceNextFreeEventBufferSlot();
    1f4e:	4b16      	ldr	r3, [pc, #88]	; (1fa8 <vTraceStoreTaskReady+0xdc>)
    1f50:	58e3      	ldr	r3, [r4, r3]
    1f52:	4798      	blx	r3
			if (tr != NULL)
    1f54:	2800      	cmp	r0, #0
    1f56:	d006      	beq.n	1f66 <vTraceStoreTaskReady+0x9a>
			{
				tr->type = DIV_TASK_READY;
    1f58:	2202      	movs	r2, #2
    1f5a:	7002      	strb	r2, [r0, #0]
				tr->dts = dts3;
    1f5c:	8047      	strh	r7, [r0, #2]
				tr->objHandle = hnd8;
    1f5e:	7045      	strb	r5, [r0, #1]
				prvTraceUpdateCounters();
    1f60:	4b12      	ldr	r3, [pc, #72]	; (1fac <vTraceStoreTaskReady+0xe0>)
    1f62:	58e3      	ldr	r3, [r4, r3]
    1f64:	4798      	blx	r3
			}
		}
	}
	trcCRITICAL_SECTION_END();
    1f66:	4b09      	ldr	r3, [pc, #36]	; (1f8c <vTraceStoreTaskReady+0xc0>)
    1f68:	58e3      	ldr	r3, [r4, r3]
    1f6a:	681a      	ldr	r2, [r3, #0]
    1f6c:	3a01      	subs	r2, #1
    1f6e:	601a      	str	r2, [r3, #0]
    1f70:	1c30      	adds	r0, r6, #0
    1f72:	4b0f      	ldr	r3, [pc, #60]	; (1fb0 <vTraceStoreTaskReady+0xe4>)
    1f74:	58e3      	ldr	r3, [r4, r3]
    1f76:	4798      	blx	r3
}
    1f78:	b003      	add	sp, #12
    1f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f7c:	00004e4c 	.word	0x00004e4c
    1f80:	1fffe120 	.word	0x1fffe120
    1f84:	000043da 	.word	0x000043da
    1f88:	00000110 	.word	0x00000110
    1f8c:	00000290 	.word	0x00000290
    1f90:	00004404 	.word	0x00004404
    1f94:	00000248 	.word	0x00000248
    1f98:	00000024 	.word	0x00000024
    1f9c:	00000114 	.word	0x00000114
    1fa0:	0000ffff 	.word	0x0000ffff
    1fa4:	00000168 	.word	0x00000168
    1fa8:	000000dc 	.word	0x000000dc
    1fac:	0000021c 	.word	0x0000021c
    1fb0:	00000124 	.word	0x00000124

00001fb4 <vTraceStoreKernelCall>:
			}
		}
	}
	trcCRITICAL_SECTION_END();
#endif /* TRACE_SCHEDULING_ONLY */
}
    1fb4:	4770      	bx	lr
    1fb6:	46c0      	nop			; (mov r8, r8)

00001fb8 <vTraceStoreKernelCallWithParam>:
			}
		}
	}
	trcCRITICAL_SECTION_END();
#endif /* TRACE_SCHEDULING_ONLY */
}
    1fb8:	4770      	bx	lr
    1fba:	46c0      	nop			; (mov r8, r8)

00001fbc <vTraceStoreKernelCallWithNumericParamOnly>:
			}
		}
	}
	trcCRITICAL_SECTION_END();
#endif /* TRACE_SCHEDULING_ONLY */
}
    1fbc:	4770      	bx	lr
    1fbe:	46c0      	nop			; (mov r8, r8)

00001fc0 <vTraceStoreObjectNameOnCloseEvent>:
 * "old" one, valid up until this point.
 ******************************************************************************/
#if (INCLUDE_OBJECT_DELETE == 1)
void vTraceStoreObjectNameOnCloseEvent(objectHandleType handle,
										traceObjectClass objectclass)
{
    1fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fc2:	b083      	sub	sp, #12
    1fc4:	1c07      	adds	r7, r0, #0
    1fc6:	1c0d      	adds	r5, r1, #0
    1fc8:	4c19      	ldr	r4, [pc, #100]	; (2030 <STACK_SIZE+0x30>)
    1fca:	447c      	add	r4, pc
	ObjCloseNameEvent * ce;
	const char * name;
	traceLabel idx;

	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
    1fcc:	2906      	cmp	r1, #6
    1fce:	d905      	bls.n	1fdc <vTraceStoreObjectNameOnCloseEvent+0x1c>
    1fd0:	4818      	ldr	r0, [pc, #96]	; (2034 <STACK_SIZE+0x34>)
    1fd2:	4478      	add	r0, pc
    1fd4:	4b18      	ldr	r3, [pc, #96]	; (2038 <STACK_SIZE+0x38>)
    1fd6:	58e3      	ldr	r3, [r4, r3]
    1fd8:	4798      	blx	r3
    1fda:	e026      	b.n	202a <STACK_SIZE+0x2a>
		"vTraceStoreObjectNameOnCloseEvent: objectclass >= TRACE_NCLASSES", );
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
    1fdc:	4b17      	ldr	r3, [pc, #92]	; (203c <STACK_SIZE+0x3c>)
    1fde:	58e3      	ldr	r3, [r4, r3]
    1fe0:	681e      	ldr	r6, [r3, #0]
    1fe2:	1873      	adds	r3, r6, r1
    1fe4:	3360      	adds	r3, #96	; 0x60
    1fe6:	791b      	ldrb	r3, [r3, #4]
    1fe8:	4283      	cmp	r3, r0
    1fea:	d205      	bcs.n	1ff8 <vTraceStoreObjectNameOnCloseEvent+0x38>
    1fec:	4814      	ldr	r0, [pc, #80]	; (2040 <STACK_SIZE+0x40>)
    1fee:	4478      	add	r0, pc
    1ff0:	4b11      	ldr	r3, [pc, #68]	; (2038 <STACK_SIZE+0x38>)
    1ff2:	58e3      	ldr	r3, [r4, r3]
    1ff4:	4798      	blx	r3
    1ff6:	e018      	b.n	202a <STACK_SIZE+0x2a>
		"vTraceStoreObjectNameOnCloseEvent: Invalid value for handle", );

	if (RecorderDataPtr->recorderActive)
    1ff8:	6b33      	ldr	r3, [r6, #48]	; 0x30
    1ffa:	2b00      	cmp	r3, #0
    1ffc:	d015      	beq.n	202a <STACK_SIZE+0x2a>
	{
		uint8_t hnd8 = prvTraceGet8BitHandle(handle);
		name = TRACE_PROPERTY_NAME_GET(objectclass, handle);
    1ffe:	4b11      	ldr	r3, [pc, #68]	; (2044 <STACK_SIZE+0x44>)
    2000:	58e3      	ldr	r3, [r4, r3]
    2002:	4798      	blx	r3
    2004:	1830      	adds	r0, r6, r0
    2006:	308c      	adds	r0, #140	; 0x8c
		idx = prvTraceOpenSymbol(name, 0);
    2008:	2100      	movs	r1, #0
    200a:	4b0f      	ldr	r3, [pc, #60]	; (2048 <STACK_SIZE+0x48>)
    200c:	58e3      	ldr	r3, [r4, r3]
    200e:	4798      	blx	r3
    2010:	1c06      	adds	r6, r0, #0

		// Interrupt disable not necessary, already done in trcHooks.h macro
		ce = (ObjCloseNameEvent*) xTraceNextFreeEventBufferSlot();
    2012:	4b0e      	ldr	r3, [pc, #56]	; (204c <STACK_SIZE+0x4c>)
    2014:	58e3      	ldr	r3, [r4, r3]
    2016:	4798      	blx	r3
		if (ce != NULL)
    2018:	2800      	cmp	r0, #0
    201a:	d006      	beq.n	202a <STACK_SIZE+0x2a>
		{
			ce->type = EVENTGROUP_OBJCLOSE_NAME + objectclass;
    201c:	3508      	adds	r5, #8
    201e:	7005      	strb	r5, [r0, #0]
			ce->objHandle = hnd8;
    2020:	7047      	strb	r7, [r0, #1]
			ce->symbolIndex = idx;
    2022:	8046      	strh	r6, [r0, #2]
			prvTraceUpdateCounters();
    2024:	4b0a      	ldr	r3, [pc, #40]	; (2050 <STACK_SIZE+0x50>)
    2026:	58e3      	ldr	r3, [r4, r3]
    2028:	4798      	blx	r3
		}
	}
}
    202a:	b003      	add	sp, #12
    202c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    202e:	46c0      	nop			; (mov r8, r8)
    2030:	00004d56 	.word	0x00004d56
    2034:	000043a2 	.word	0x000043a2
    2038:	00000110 	.word	0x00000110
    203c:	00000024 	.word	0x00000024
    2040:	000043d6 	.word	0x000043d6
    2044:	0000023c 	.word	0x0000023c
    2048:	000000e4 	.word	0x000000e4
    204c:	000000dc 	.word	0x000000dc
    2050:	0000021c 	.word	0x0000021c

00002054 <vTraceStoreObjectPropertiesOnCloseEvent>:

void vTraceStoreObjectPropertiesOnCloseEvent(objectHandleType handle,
											 traceObjectClass objectclass)
{
    2054:	b5f0      	push	{r4, r5, r6, r7, lr}
    2056:	b083      	sub	sp, #12
    2058:	1c06      	adds	r6, r0, #0
    205a:	1c0d      	adds	r5, r1, #0
    205c:	4c24      	ldr	r4, [pc, #144]	; (20f0 <vTraceStoreObjectPropertiesOnCloseEvent+0x9c>)
    205e:	447c      	add	r4, pc
	ObjClosePropEvent * pe;

	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
    2060:	2906      	cmp	r1, #6
    2062:	d905      	bls.n	2070 <vTraceStoreObjectPropertiesOnCloseEvent+0x1c>
    2064:	4823      	ldr	r0, [pc, #140]	; (20f4 <vTraceStoreObjectPropertiesOnCloseEvent+0xa0>)
    2066:	4478      	add	r0, pc
    2068:	4b23      	ldr	r3, [pc, #140]	; (20f8 <vTraceStoreObjectPropertiesOnCloseEvent+0xa4>)
    206a:	58e3      	ldr	r3, [r4, r3]
    206c:	4798      	blx	r3
    206e:	e03d      	b.n	20ec <vTraceStoreObjectPropertiesOnCloseEvent+0x98>
		"vTraceStoreObjectPropertiesOnCloseEvent: objectclass >= TRACE_NCLASSES", );
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
    2070:	4b22      	ldr	r3, [pc, #136]	; (20fc <vTraceStoreObjectPropertiesOnCloseEvent+0xa8>)
    2072:	58e3      	ldr	r3, [r4, r3]
    2074:	681b      	ldr	r3, [r3, #0]
    2076:	185a      	adds	r2, r3, r1
    2078:	3260      	adds	r2, #96	; 0x60
    207a:	7912      	ldrb	r2, [r2, #4]
    207c:	4282      	cmp	r2, r0
    207e:	d205      	bcs.n	208c <vTraceStoreObjectPropertiesOnCloseEvent+0x38>
    2080:	481f      	ldr	r0, [pc, #124]	; (2100 <vTraceStoreObjectPropertiesOnCloseEvent+0xac>)
    2082:	4478      	add	r0, pc
    2084:	4b1c      	ldr	r3, [pc, #112]	; (20f8 <vTraceStoreObjectPropertiesOnCloseEvent+0xa4>)
    2086:	58e3      	ldr	r3, [r4, r3]
    2088:	4798      	blx	r3
    208a:	e02f      	b.n	20ec <vTraceStoreObjectPropertiesOnCloseEvent+0x98>
		"vTraceStoreObjectPropertiesOnCloseEvent: Invalid value for handle", );

	if (RecorderDataPtr->recorderActive)
    208c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    208e:	2b00      	cmp	r3, #0
    2090:	d02c      	beq.n	20ec <vTraceStoreObjectPropertiesOnCloseEvent+0x98>
	{
		// Interrupt disable not necessary, already done in trcHooks.h macro
		pe = (ObjClosePropEvent*) xTraceNextFreeEventBufferSlot();
    2092:	4b1c      	ldr	r3, [pc, #112]	; (2104 <vTraceStoreObjectPropertiesOnCloseEvent+0xb0>)
    2094:	58e3      	ldr	r3, [r4, r3]
    2096:	4798      	blx	r3
    2098:	1e07      	subs	r7, r0, #0
		if (pe != NULL)
    209a:	d027      	beq.n	20ec <vTraceStoreObjectPropertiesOnCloseEvent+0x98>
		{
			if (objectclass == TRACE_CLASS_TASK)
    209c:	2d03      	cmp	r5, #3
    209e:	d110      	bne.n	20c2 <vTraceStoreObjectPropertiesOnCloseEvent+0x6e>
			{
				pe->arg1 = TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, handle);
    20a0:	1c30      	adds	r0, r6, #0
    20a2:	2103      	movs	r1, #3
    20a4:	4b18      	ldr	r3, [pc, #96]	; (2108 <vTraceStoreObjectPropertiesOnCloseEvent+0xb4>)
    20a6:	58e3      	ldr	r3, [r4, r3]
    20a8:	4798      	blx	r3
    20aa:	4b14      	ldr	r3, [pc, #80]	; (20fc <vTraceStoreObjectPropertiesOnCloseEvent+0xa8>)
    20ac:	58e2      	ldr	r2, [r4, r3]
    20ae:	6813      	ldr	r3, [r2, #0]
    20b0:	195a      	adds	r2, r3, r5
    20b2:	3268      	adds	r2, #104	; 0x68
    20b4:	7912      	ldrb	r2, [r2, #4]
    20b6:	181b      	adds	r3, r3, r0
    20b8:	189b      	adds	r3, r3, r2
    20ba:	3389      	adds	r3, #137	; 0x89
    20bc:	791b      	ldrb	r3, [r3, #4]
    20be:	707b      	strb	r3, [r7, #1]
    20c0:	e00f      	b.n	20e2 <vTraceStoreObjectPropertiesOnCloseEvent+0x8e>
			}
			else
			{
				pe->arg1 = TRACE_PROPERTY_OBJECT_STATE(objectclass, handle);
    20c2:	1c30      	adds	r0, r6, #0
    20c4:	1c29      	adds	r1, r5, #0
    20c6:	4b10      	ldr	r3, [pc, #64]	; (2108 <vTraceStoreObjectPropertiesOnCloseEvent+0xb4>)
    20c8:	58e3      	ldr	r3, [r4, r3]
    20ca:	4798      	blx	r3
    20cc:	4b0b      	ldr	r3, [pc, #44]	; (20fc <vTraceStoreObjectPropertiesOnCloseEvent+0xa8>)
    20ce:	58e2      	ldr	r2, [r4, r3]
    20d0:	6813      	ldr	r3, [r2, #0]
    20d2:	195a      	adds	r2, r3, r5
    20d4:	3268      	adds	r2, #104	; 0x68
    20d6:	7912      	ldrb	r2, [r2, #4]
    20d8:	181b      	adds	r3, r3, r0
    20da:	189b      	adds	r3, r3, r2
    20dc:	3388      	adds	r3, #136	; 0x88
    20de:	791b      	ldrb	r3, [r3, #4]
    20e0:	707b      	strb	r3, [r7, #1]
			}
			pe->type = EVENTGROUP_OBJCLOSE_PROP + objectclass;
    20e2:	3510      	adds	r5, #16
    20e4:	703d      	strb	r5, [r7, #0]
			prvTraceUpdateCounters();
    20e6:	4b09      	ldr	r3, [pc, #36]	; (210c <vTraceStoreObjectPropertiesOnCloseEvent+0xb8>)
    20e8:	58e3      	ldr	r3, [r4, r3]
    20ea:	4798      	blx	r3
		}
	}
}
    20ec:	b003      	add	sp, #12
    20ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    20f0:	00004cc2 	.word	0x00004cc2
    20f4:	000043aa 	.word	0x000043aa
    20f8:	00000110 	.word	0x00000110
    20fc:	00000024 	.word	0x00000024
    2100:	000043e6 	.word	0x000043e6
    2104:	000000dc 	.word	0x000000dc
    2108:	0000023c 	.word	0x0000023c
    210c:	0000021c 	.word	0x0000021c

00002110 <vTraceSetPriorityProperty>:
#endif

void vTraceSetPriorityProperty(uint8_t objectclass, objectHandleType id, uint8_t value)
{
    2110:	b570      	push	{r4, r5, r6, lr}
    2112:	b082      	sub	sp, #8
    2114:	1c05      	adds	r5, r0, #0
    2116:	1c16      	adds	r6, r2, #0
    2118:	4c14      	ldr	r4, [pc, #80]	; (216c <vTraceSetPriorityProperty+0x5c>)
    211a:	447c      	add	r4, pc
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
    211c:	2806      	cmp	r0, #6
    211e:	d905      	bls.n	212c <vTraceSetPriorityProperty+0x1c>
    2120:	4813      	ldr	r0, [pc, #76]	; (2170 <vTraceSetPriorityProperty+0x60>)
    2122:	4478      	add	r0, pc
    2124:	4b13      	ldr	r3, [pc, #76]	; (2174 <vTraceSetPriorityProperty+0x64>)
    2126:	58e3      	ldr	r3, [r4, r3]
    2128:	4798      	blx	r3
    212a:	e01c      	b.n	2166 <vTraceSetPriorityProperty+0x56>
		"vTraceSetPriorityProperty: objectclass >= TRACE_NCLASSES", );
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
    212c:	4b12      	ldr	r3, [pc, #72]	; (2178 <vTraceSetPriorityProperty+0x68>)
    212e:	58e3      	ldr	r3, [r4, r3]
    2130:	681b      	ldr	r3, [r3, #0]
    2132:	181b      	adds	r3, r3, r0
    2134:	3360      	adds	r3, #96	; 0x60
    2136:	791b      	ldrb	r3, [r3, #4]
    2138:	428b      	cmp	r3, r1
    213a:	d205      	bcs.n	2148 <vTraceSetPriorityProperty+0x38>
    213c:	480f      	ldr	r0, [pc, #60]	; (217c <vTraceSetPriorityProperty+0x6c>)
    213e:	4478      	add	r0, pc
    2140:	4b0c      	ldr	r3, [pc, #48]	; (2174 <vTraceSetPriorityProperty+0x64>)
    2142:	58e3      	ldr	r3, [r4, r3]
    2144:	4798      	blx	r3
    2146:	e00e      	b.n	2166 <vTraceSetPriorityProperty+0x56>
		"vTraceSetPriorityProperty: Invalid value for id", );

	TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, id) = value;
    2148:	1c08      	adds	r0, r1, #0
    214a:	1c29      	adds	r1, r5, #0
    214c:	4b0c      	ldr	r3, [pc, #48]	; (2180 <vTraceSetPriorityProperty+0x70>)
    214e:	58e3      	ldr	r3, [r4, r3]
    2150:	4798      	blx	r3
    2152:	4b09      	ldr	r3, [pc, #36]	; (2178 <vTraceSetPriorityProperty+0x68>)
    2154:	58e2      	ldr	r2, [r4, r3]
    2156:	6813      	ldr	r3, [r2, #0]
    2158:	195d      	adds	r5, r3, r5
    215a:	3568      	adds	r5, #104	; 0x68
    215c:	792a      	ldrb	r2, [r5, #4]
    215e:	181b      	adds	r3, r3, r0
    2160:	189b      	adds	r3, r3, r2
    2162:	3389      	adds	r3, #137	; 0x89
    2164:	711e      	strb	r6, [r3, #4]
}
    2166:	b002      	add	sp, #8
    2168:	bd70      	pop	{r4, r5, r6, pc}
    216a:	46c0      	nop			; (mov r8, r8)
    216c:	00004c06 	.word	0x00004c06
    2170:	00004396 	.word	0x00004396
    2174:	00000110 	.word	0x00000110
    2178:	00000024 	.word	0x00000024
    217c:	000043c2 	.word	0x000043c2
    2180:	0000023c 	.word	0x0000023c

00002184 <uiTraceGetPriorityProperty>:

uint8_t uiTraceGetPriorityProperty(uint8_t objectclass, objectHandleType id)
{
    2184:	b530      	push	{r4, r5, lr}
    2186:	b083      	sub	sp, #12
    2188:	1c05      	adds	r5, r0, #0
    218a:	4c15      	ldr	r4, [pc, #84]	; (21e0 <uiTraceGetPriorityProperty+0x5c>)
    218c:	447c      	add	r4, pc
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
    218e:	2806      	cmp	r0, #6
    2190:	d906      	bls.n	21a0 <uiTraceGetPriorityProperty+0x1c>
    2192:	4814      	ldr	r0, [pc, #80]	; (21e4 <uiTraceGetPriorityProperty+0x60>)
    2194:	4478      	add	r0, pc
    2196:	4b14      	ldr	r3, [pc, #80]	; (21e8 <uiTraceGetPriorityProperty+0x64>)
    2198:	58e3      	ldr	r3, [r4, r3]
    219a:	4798      	blx	r3
    219c:	2000      	movs	r0, #0
    219e:	e01d      	b.n	21dc <uiTraceGetPriorityProperty+0x58>
		"uiTraceGetPriorityProperty: objectclass >= TRACE_NCLASSES", 0);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
    21a0:	4b12      	ldr	r3, [pc, #72]	; (21ec <uiTraceGetPriorityProperty+0x68>)
    21a2:	58e3      	ldr	r3, [r4, r3]
    21a4:	681b      	ldr	r3, [r3, #0]
    21a6:	181b      	adds	r3, r3, r0
    21a8:	3360      	adds	r3, #96	; 0x60
    21aa:	791b      	ldrb	r3, [r3, #4]
    21ac:	428b      	cmp	r3, r1
    21ae:	d206      	bcs.n	21be <uiTraceGetPriorityProperty+0x3a>
    21b0:	480f      	ldr	r0, [pc, #60]	; (21f0 <uiTraceGetPriorityProperty+0x6c>)
    21b2:	4478      	add	r0, pc
    21b4:	4b0c      	ldr	r3, [pc, #48]	; (21e8 <uiTraceGetPriorityProperty+0x64>)
    21b6:	58e3      	ldr	r3, [r4, r3]
    21b8:	4798      	blx	r3
    21ba:	2000      	movs	r0, #0
    21bc:	e00e      	b.n	21dc <uiTraceGetPriorityProperty+0x58>
		"uiTraceGetPriorityProperty: Invalid value for id", 0);

	return TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, id);
    21be:	1c08      	adds	r0, r1, #0
    21c0:	1c29      	adds	r1, r5, #0
    21c2:	4b0c      	ldr	r3, [pc, #48]	; (21f4 <uiTraceGetPriorityProperty+0x70>)
    21c4:	58e3      	ldr	r3, [r4, r3]
    21c6:	4798      	blx	r3
    21c8:	4b08      	ldr	r3, [pc, #32]	; (21ec <uiTraceGetPriorityProperty+0x68>)
    21ca:	58e2      	ldr	r2, [r4, r3]
    21cc:	6813      	ldr	r3, [r2, #0]
    21ce:	195d      	adds	r5, r3, r5
    21d0:	3568      	adds	r5, #104	; 0x68
    21d2:	792a      	ldrb	r2, [r5, #4]
    21d4:	181b      	adds	r3, r3, r0
    21d6:	189b      	adds	r3, r3, r2
    21d8:	3389      	adds	r3, #137	; 0x89
    21da:	7918      	ldrb	r0, [r3, #4]
}
    21dc:	b003      	add	sp, #12
    21de:	bd30      	pop	{r4, r5, pc}
    21e0:	00004b94 	.word	0x00004b94
    21e4:	000043ac 	.word	0x000043ac
    21e8:	00000110 	.word	0x00000110
    21ec:	00000024 	.word	0x00000024
    21f0:	000043d6 	.word	0x000043d6
    21f4:	0000023c 	.word	0x0000023c

000021f8 <vTraceSetObjectState>:

void vTraceSetObjectState(uint8_t objectclass, objectHandleType id, uint8_t value)
{
    21f8:	b570      	push	{r4, r5, r6, lr}
    21fa:	b082      	sub	sp, #8
    21fc:	1c05      	adds	r5, r0, #0
    21fe:	1c16      	adds	r6, r2, #0
    2200:	4c14      	ldr	r4, [pc, #80]	; (2254 <vTraceSetObjectState+0x5c>)
    2202:	447c      	add	r4, pc
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
    2204:	2806      	cmp	r0, #6
    2206:	d905      	bls.n	2214 <vTraceSetObjectState+0x1c>
    2208:	4813      	ldr	r0, [pc, #76]	; (2258 <vTraceSetObjectState+0x60>)
    220a:	4478      	add	r0, pc
    220c:	4b13      	ldr	r3, [pc, #76]	; (225c <vTraceSetObjectState+0x64>)
    220e:	58e3      	ldr	r3, [r4, r3]
    2210:	4798      	blx	r3
    2212:	e01c      	b.n	224e <vTraceSetObjectState+0x56>
		"vTraceSetObjectState: objectclass >= TRACE_NCLASSES", );
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
    2214:	4b12      	ldr	r3, [pc, #72]	; (2260 <vTraceSetObjectState+0x68>)
    2216:	58e3      	ldr	r3, [r4, r3]
    2218:	681b      	ldr	r3, [r3, #0]
    221a:	181b      	adds	r3, r3, r0
    221c:	3360      	adds	r3, #96	; 0x60
    221e:	791b      	ldrb	r3, [r3, #4]
    2220:	428b      	cmp	r3, r1
    2222:	d205      	bcs.n	2230 <vTraceSetObjectState+0x38>
    2224:	480f      	ldr	r0, [pc, #60]	; (2264 <vTraceSetObjectState+0x6c>)
    2226:	4478      	add	r0, pc
    2228:	4b0c      	ldr	r3, [pc, #48]	; (225c <vTraceSetObjectState+0x64>)
    222a:	58e3      	ldr	r3, [r4, r3]
    222c:	4798      	blx	r3
    222e:	e00e      	b.n	224e <vTraceSetObjectState+0x56>
		"vTraceSetObjectState: Invalid value for id", );

	TRACE_PROPERTY_OBJECT_STATE(objectclass, id) = value;
    2230:	1c08      	adds	r0, r1, #0
    2232:	1c29      	adds	r1, r5, #0
    2234:	4b0c      	ldr	r3, [pc, #48]	; (2268 <vTraceSetObjectState+0x70>)
    2236:	58e3      	ldr	r3, [r4, r3]
    2238:	4798      	blx	r3
    223a:	4b09      	ldr	r3, [pc, #36]	; (2260 <vTraceSetObjectState+0x68>)
    223c:	58e2      	ldr	r2, [r4, r3]
    223e:	6813      	ldr	r3, [r2, #0]
    2240:	195d      	adds	r5, r3, r5
    2242:	3568      	adds	r5, #104	; 0x68
    2244:	792a      	ldrb	r2, [r5, #4]
    2246:	181b      	adds	r3, r3, r0
    2248:	189b      	adds	r3, r3, r2
    224a:	3388      	adds	r3, #136	; 0x88
    224c:	711e      	strb	r6, [r3, #4]
}
    224e:	b002      	add	sp, #8
    2250:	bd70      	pop	{r4, r5, r6, pc}
    2252:	46c0      	nop			; (mov r8, r8)
    2254:	00004b1e 	.word	0x00004b1e
    2258:	000043be 	.word	0x000043be
    225c:	00000110 	.word	0x00000110
    2260:	00000024 	.word	0x00000024
    2264:	000043e6 	.word	0x000043e6
    2268:	0000023c 	.word	0x0000023c

0000226c <uiTraceGetObjectState>:

uint8_t uiTraceGetObjectState(uint8_t objectclass, objectHandleType id)
{
    226c:	b530      	push	{r4, r5, lr}
    226e:	b083      	sub	sp, #12
    2270:	1c05      	adds	r5, r0, #0
    2272:	4c15      	ldr	r4, [pc, #84]	; (22c8 <uiTraceGetObjectState+0x5c>)
    2274:	447c      	add	r4, pc
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
    2276:	2806      	cmp	r0, #6
    2278:	d906      	bls.n	2288 <uiTraceGetObjectState+0x1c>
    227a:	4814      	ldr	r0, [pc, #80]	; (22cc <uiTraceGetObjectState+0x60>)
    227c:	4478      	add	r0, pc
    227e:	4b14      	ldr	r3, [pc, #80]	; (22d0 <uiTraceGetObjectState+0x64>)
    2280:	58e3      	ldr	r3, [r4, r3]
    2282:	4798      	blx	r3
    2284:	2000      	movs	r0, #0
    2286:	e01d      	b.n	22c4 <uiTraceGetObjectState+0x58>
		"uiTraceGetObjectState: objectclass >= TRACE_NCLASSES", 0);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
    2288:	4b12      	ldr	r3, [pc, #72]	; (22d4 <uiTraceGetObjectState+0x68>)
    228a:	58e3      	ldr	r3, [r4, r3]
    228c:	681b      	ldr	r3, [r3, #0]
    228e:	181b      	adds	r3, r3, r0
    2290:	3360      	adds	r3, #96	; 0x60
    2292:	791b      	ldrb	r3, [r3, #4]
    2294:	428b      	cmp	r3, r1
    2296:	d206      	bcs.n	22a6 <uiTraceGetObjectState+0x3a>
    2298:	480f      	ldr	r0, [pc, #60]	; (22d8 <uiTraceGetObjectState+0x6c>)
    229a:	4478      	add	r0, pc
    229c:	4b0c      	ldr	r3, [pc, #48]	; (22d0 <uiTraceGetObjectState+0x64>)
    229e:	58e3      	ldr	r3, [r4, r3]
    22a0:	4798      	blx	r3
    22a2:	2000      	movs	r0, #0
    22a4:	e00e      	b.n	22c4 <uiTraceGetObjectState+0x58>
		"uiTraceGetObjectState: Invalid value for id", 0);

	return TRACE_PROPERTY_OBJECT_STATE(objectclass, id);
    22a6:	1c08      	adds	r0, r1, #0
    22a8:	1c29      	adds	r1, r5, #0
    22aa:	4b0c      	ldr	r3, [pc, #48]	; (22dc <uiTraceGetObjectState+0x70>)
    22ac:	58e3      	ldr	r3, [r4, r3]
    22ae:	4798      	blx	r3
    22b0:	4b08      	ldr	r3, [pc, #32]	; (22d4 <uiTraceGetObjectState+0x68>)
    22b2:	58e2      	ldr	r2, [r4, r3]
    22b4:	6813      	ldr	r3, [r2, #0]
    22b6:	195d      	adds	r5, r3, r5
    22b8:	3568      	adds	r5, #104	; 0x68
    22ba:	792a      	ldrb	r2, [r5, #4]
    22bc:	181b      	adds	r3, r3, r0
    22be:	189b      	adds	r3, r3, r2
    22c0:	3388      	adds	r3, #136	; 0x88
    22c2:	7918      	ldrb	r0, [r3, #4]
}
    22c4:	b003      	add	sp, #12
    22c6:	bd30      	pop	{r4, r5, pc}
    22c8:	00004aac 	.word	0x00004aac
    22cc:	000043cc 	.word	0x000043cc
    22d0:	00000110 	.word	0x00000110
    22d4:	00000024 	.word	0x00000024
    22d8:	000043f2 	.word	0x000043f2
    22dc:	0000023c 	.word	0x0000023c

000022e0 <vTraceStoreTaskswitch>:
 * vTraceStoreTaskswitch
 * Called by the scheduler from the SWITCHED_OUT hook, and by uiTraceStart.
 * At this point interrupts are assumed to be disabled!
 ******************************************************************************/
void vTraceStoreTaskswitch(objectHandleType task_handle)
{
    22e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    22e2:	b083      	sub	sp, #12
    22e4:	1c05      	adds	r5, r0, #0
    22e6:	4c34      	ldr	r4, [pc, #208]	; (23b8 <vTraceStoreTaskswitch+0xd8>)
    22e8:	447c      	add	r4, pc
	uint8_t hnd8;
	TRACE_SR_ALLOC_CRITICAL_SECTION();

	skipEvent = 0;

	TRACE_ASSERT(task_handle <= NTask,
    22ea:	280f      	cmp	r0, #15
    22ec:	d905      	bls.n	22fa <vTraceStoreTaskswitch+0x1a>
    22ee:	4833      	ldr	r0, [pc, #204]	; (23bc <vTraceStoreTaskswitch+0xdc>)
    22f0:	4478      	add	r0, pc
    22f2:	4b33      	ldr	r3, [pc, #204]	; (23c0 <vTraceStoreTaskswitch+0xe0>)
    22f4:	58e3      	ldr	r3, [r4, r3]
    22f6:	4798      	blx	r3
    22f8:	e05c      	b.n	23b4 <vTraceStoreTaskswitch+0xd4>
	function since critical sections should not be used in the context switch
	event...)
	***************************************************************************/

	/* Skip the event if the task has been excluded, using vTraceExcludeTask */
	if (TRACE_GET_TASK_FLAG_ISEXCLUDED(task_handle))
    22fa:	1c03      	adds	r3, r0, #0
    22fc:	3321      	adds	r3, #33	; 0x21
    22fe:	4a31      	ldr	r2, [pc, #196]	; (23c4 <vTraceStoreTaskswitch+0xe4>)
    2300:	58a2      	ldr	r2, [r4, r2]
    2302:	9201      	str	r2, [sp, #4]
    2304:	10da      	asrs	r2, r3, #3
    2306:	9901      	ldr	r1, [sp, #4]
    2308:	5c8a      	ldrb	r2, [r1, r2]
    230a:	2107      	movs	r1, #7
    230c:	400b      	ands	r3, r1
    230e:	411a      	asrs	r2, r3
    2310:	1c13      	adds	r3, r2, #0
    2312:	07da      	lsls	r2, r3, #31
    2314:	d507      	bpl.n	2326 <vTraceStoreTaskswitch+0x46>
	{
		skipEvent = 1;
		inExcludedTask = 1;
    2316:	4b2c      	ldr	r3, [pc, #176]	; (23c8 <vTraceStoreTaskswitch+0xe8>)
    2318:	58e3      	ldr	r3, [r4, r3]
    231a:	9301      	str	r3, [sp, #4]
    231c:	2301      	movs	r3, #1
    231e:	9901      	ldr	r1, [sp, #4]
    2320:	700b      	strb	r3, [r1, #0]
	***************************************************************************/

	/* Skip the event if the task has been excluded, using vTraceExcludeTask */
	if (TRACE_GET_TASK_FLAG_ISEXCLUDED(task_handle))
	{
		skipEvent = 1;
    2322:	2101      	movs	r1, #1
    2324:	e006      	b.n	2334 <vTraceStoreTaskswitch+0x54>
		inExcludedTask = 1;
	}
	else
	{
		inExcludedTask = 0;
    2326:	4b28      	ldr	r3, [pc, #160]	; (23c8 <vTraceStoreTaskswitch+0xe8>)
    2328:	58e3      	ldr	r3, [r4, r3]
    232a:	9301      	str	r3, [sp, #4]
    232c:	2300      	movs	r3, #0
    232e:	9a01      	ldr	r2, [sp, #4]
    2330:	7013      	strb	r3, [r2, #0]
	TSEvent* ts;
	int8_t skipEvent;
	uint8_t hnd8;
	TRACE_SR_ALLOC_CRITICAL_SECTION();

	skipEvent = 0;
    2332:	2100      	movs	r1, #0
	else
	{
		inExcludedTask = 0;
	}

	trcCRITICAL_SECTION_BEGIN_ON_CORTEX_M_ONLY();
    2334:	4b25      	ldr	r3, [pc, #148]	; (23cc <vTraceStoreTaskswitch+0xec>)
    2336:	58e3      	ldr	r3, [r4, r3]
    2338:	681a      	ldr	r2, [r3, #0]
    233a:	3201      	adds	r2, #1
    233c:	601a      	str	r2, [r3, #0]

	/* Skip the event if the same task is scheduled */
	if (task_handle == handle_of_last_logged_task)
    233e:	4b24      	ldr	r3, [pc, #144]	; (23d0 <vTraceStoreTaskswitch+0xf0>)
    2340:	58e3      	ldr	r3, [r4, r3]
    2342:	9301      	str	r3, [sp, #4]
    2344:	781b      	ldrb	r3, [r3, #0]
    2346:	42ab      	cmp	r3, r5
    2348:	d02f      	beq.n	23aa <vTraceStoreTaskswitch+0xca>
	{
		skipEvent = 1;
	}

	if (!RecorderDataPtr->recorderActive)
    234a:	4b22      	ldr	r3, [pc, #136]	; (23d4 <vTraceStoreTaskswitch+0xf4>)
    234c:	58e3      	ldr	r3, [r4, r3]
    234e:	681b      	ldr	r3, [r3, #0]
    2350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2352:	2b00      	cmp	r3, #0
    2354:	d029      	beq.n	23aa <vTraceStoreTaskswitch+0xca>
	{
		skipEvent = 1;
	}

	/* If this event should be logged, log it! */
	if (skipEvent == 0)
    2356:	2900      	cmp	r1, #0
    2358:	d127      	bne.n	23aa <vTraceStoreTaskswitch+0xca>
	{
		dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
    235a:	481f      	ldr	r0, [pc, #124]	; (23d8 <vTraceStoreTaskswitch+0xf8>)
    235c:	4b1f      	ldr	r3, [pc, #124]	; (23dc <vTraceStoreTaskswitch+0xfc>)
    235e:	58e3      	ldr	r3, [r4, r3]
    2360:	4798      	blx	r3
    2362:	1c07      	adds	r7, r0, #0
		handle_of_last_logged_task = task_handle;
    2364:	4b1a      	ldr	r3, [pc, #104]	; (23d0 <vTraceStoreTaskswitch+0xf0>)
    2366:	58e3      	ldr	r3, [r4, r3]
    2368:	701d      	strb	r5, [r3, #0]
		hnd8 = prvTraceGet8BitHandle(handle_of_last_logged_task);
		ts = (TSEvent*)xTraceNextFreeEventBufferSlot();
    236a:	4b1d      	ldr	r3, [pc, #116]	; (23e0 <vTraceStoreTaskswitch+0x100>)
    236c:	58e3      	ldr	r3, [r4, r3]
    236e:	4798      	blx	r3
    2370:	1e06      	subs	r6, r0, #0

		if (ts != NULL)
    2372:	d01a      	beq.n	23aa <vTraceStoreTaskswitch+0xca>
		{
			if (uiTraceGetObjectState(TRACE_CLASS_TASK,
    2374:	4b16      	ldr	r3, [pc, #88]	; (23d0 <vTraceStoreTaskswitch+0xf0>)
    2376:	58e3      	ldr	r3, [r4, r3]
    2378:	7819      	ldrb	r1, [r3, #0]
    237a:	2003      	movs	r0, #3
    237c:	4b19      	ldr	r3, [pc, #100]	; (23e4 <vTraceStoreTaskswitch+0x104>)
    237e:	58e3      	ldr	r3, [r4, r3]
    2380:	4798      	blx	r3
    2382:	2801      	cmp	r0, #1
    2384:	d102      	bne.n	238c <vTraceStoreTaskswitch+0xac>
				handle_of_last_logged_task) == TASK_STATE_INSTANCE_ACTIVE)
			{
				ts->type = TS_TASK_RESUME;
    2386:	2307      	movs	r3, #7
    2388:	7033      	strb	r3, [r6, #0]
    238a:	e001      	b.n	2390 <vTraceStoreTaskswitch+0xb0>
			}
			else
			{
				ts->type = TS_TASK_BEGIN;
    238c:	2306      	movs	r3, #6
    238e:	7033      	strb	r3, [r6, #0]
			}

			ts->dts = dts3;
    2390:	8077      	strh	r7, [r6, #2]
			ts->objHandle = hnd8;
    2392:	7075      	strb	r5, [r6, #1]

			vTraceSetObjectState(TRACE_CLASS_TASK,
    2394:	4b0e      	ldr	r3, [pc, #56]	; (23d0 <vTraceStoreTaskswitch+0xf0>)
    2396:	58e3      	ldr	r3, [r4, r3]
    2398:	7819      	ldrb	r1, [r3, #0]
    239a:	2003      	movs	r0, #3
    239c:	2201      	movs	r2, #1
    239e:	4b12      	ldr	r3, [pc, #72]	; (23e8 <vTraceStoreTaskswitch+0x108>)
    23a0:	58e3      	ldr	r3, [r4, r3]
    23a2:	4798      	blx	r3
									handle_of_last_logged_task,
									TASK_STATE_INSTANCE_ACTIVE);

			prvTraceUpdateCounters();
    23a4:	4b11      	ldr	r3, [pc, #68]	; (23ec <vTraceStoreTaskswitch+0x10c>)
    23a6:	58e3      	ldr	r3, [r4, r3]
    23a8:	4798      	blx	r3
		}
	}

	trcCRITICAL_SECTION_END_ON_CORTEX_M_ONLY();
    23aa:	4b08      	ldr	r3, [pc, #32]	; (23cc <vTraceStoreTaskswitch+0xec>)
    23ac:	58e3      	ldr	r3, [r4, r3]
    23ae:	681a      	ldr	r2, [r3, #0]
    23b0:	3a01      	subs	r2, #1
    23b2:	601a      	str	r2, [r3, #0]
}
    23b4:	b003      	add	sp, #12
    23b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    23b8:	00004a38 	.word	0x00004a38
    23bc:	000043d8 	.word	0x000043d8
    23c0:	00000110 	.word	0x00000110
    23c4:	00000114 	.word	0x00000114
    23c8:	00000208 	.word	0x00000208
    23cc:	00000290 	.word	0x00000290
    23d0:	00000028 	.word	0x00000028
    23d4:	00000024 	.word	0x00000024
    23d8:	0000ffff 	.word	0x0000ffff
    23dc:	00000168 	.word	0x00000168
    23e0:	000000dc 	.word	0x000000dc
    23e4:	00000144 	.word	0x00000144
    23e8:	00000274 	.word	0x00000274
    23ec:	0000021c 	.word	0x0000021c

000023f0 <vTraceSetTaskInstanceFinished>:

	return TRACE_PROPERTY_OBJECT_STATE(objectclass, id);
}

void vTraceSetTaskInstanceFinished(objectHandleType handle)
{
    23f0:	b510      	push	{r4, lr}
    23f2:	b082      	sub	sp, #8
    23f4:	4c0f      	ldr	r4, [pc, #60]	; (2434 <vTraceSetTaskInstanceFinished+0x44>)
    23f6:	447c      	add	r4, pc
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[TRACE_CLASS_TASK],
    23f8:	4b0f      	ldr	r3, [pc, #60]	; (2438 <vTraceSetTaskInstanceFinished+0x48>)
    23fa:	58e3      	ldr	r3, [r4, r3]
    23fc:	681a      	ldr	r2, [r3, #0]
    23fe:	2367      	movs	r3, #103	; 0x67
    2400:	5cd3      	ldrb	r3, [r2, r3]
    2402:	4283      	cmp	r3, r0
    2404:	d205      	bcs.n	2412 <vTraceSetTaskInstanceFinished+0x22>
    2406:	480d      	ldr	r0, [pc, #52]	; (243c <vTraceSetTaskInstanceFinished+0x4c>)
    2408:	4478      	add	r0, pc
    240a:	4b0d      	ldr	r3, [pc, #52]	; (2440 <vTraceSetTaskInstanceFinished+0x50>)
    240c:	58e3      	ldr	r3, [r4, r3]
    240e:	4798      	blx	r3
    2410:	e00d      	b.n	242e <vTraceSetTaskInstanceFinished+0x3e>
		"vTraceSetTaskInstanceFinished: Invalid value for handle", );

#if (USE_IMPLICIT_IFE_RULES == 1)
	TRACE_PROPERTY_OBJECT_STATE(TRACE_CLASS_TASK, handle) = 0;
    2412:	2103      	movs	r1, #3
    2414:	4b0b      	ldr	r3, [pc, #44]	; (2444 <vTraceSetTaskInstanceFinished+0x54>)
    2416:	58e3      	ldr	r3, [r4, r3]
    2418:	4798      	blx	r3
    241a:	4b07      	ldr	r3, [pc, #28]	; (2438 <vTraceSetTaskInstanceFinished+0x48>)
    241c:	58e2      	ldr	r2, [r4, r3]
    241e:	6813      	ldr	r3, [r2, #0]
    2420:	226f      	movs	r2, #111	; 0x6f
    2422:	5c9a      	ldrb	r2, [r3, r2]
    2424:	181b      	adds	r3, r3, r0
    2426:	189b      	adds	r3, r3, r2
    2428:	3388      	adds	r3, #136	; 0x88
    242a:	2200      	movs	r2, #0
    242c:	711a      	strb	r2, [r3, #4]
#endif
}
    242e:	b002      	add	sp, #8
    2430:	bd10      	pop	{r4, pc}
    2432:	46c0      	nop			; (mov r8, r8)
    2434:	0000492a 	.word	0x0000492a
    2438:	00000024 	.word	0x00000024
    243c:	00004304 	.word	0x00004304
    2440:	00000110 	.word	0x00000110
    2444:	0000023c 	.word	0x0000023c

00002448 <prvTraceGetObjectNumber>:
#else

extern portBASE_TYPE uxQueueGetQueueNumber(void*);

objectHandleType prvTraceGetObjectNumber(void* handle)
{
    2448:	b500      	push	{lr}
    244a:	b083      	sub	sp, #12
    244c:	4b04      	ldr	r3, [pc, #16]	; (2460 <prvTraceGetObjectNumber+0x18>)
    244e:	447b      	add	r3, pc
	return (objectHandleType) uxQueueGetQueueNumber(handle);
    2450:	4a04      	ldr	r2, [pc, #16]	; (2464 <prvTraceGetObjectNumber+0x1c>)
    2452:	589a      	ldr	r2, [r3, r2]
    2454:	9201      	str	r2, [sp, #4]
    2456:	4790      	blx	r2
    2458:	b2c0      	uxtb	r0, r0
}
    245a:	b003      	add	sp, #12
    245c:	bd00      	pop	{pc}
    245e:	46c0      	nop			; (mov r8, r8)
    2460:	000048d2 	.word	0x000048d2
    2464:	0000008c 	.word	0x0000008c

00002468 <prvTraceGetObjectType>:

#endif

unsigned char prvTraceGetObjectType(void* handle)
{
    2468:	b500      	push	{lr}
    246a:	b083      	sub	sp, #12
    246c:	4b03      	ldr	r3, [pc, #12]	; (247c <prvTraceGetObjectType+0x14>)
    246e:	447b      	add	r3, pc
	return ucQueueGetQueueType(handle);
    2470:	4a03      	ldr	r2, [pc, #12]	; (2480 <prvTraceGetObjectType+0x18>)
    2472:	589a      	ldr	r2, [r3, r2]
    2474:	9201      	str	r2, [sp, #4]
    2476:	4790      	blx	r2
}
    2478:	b003      	add	sp, #12
    247a:	bd00      	pop	{pc}
    247c:	000048b2 	.word	0x000048b2
    2480:	000001a4 	.word	0x000001a4

00002484 <prvTraceGetTaskNumber>:

objectHandleType prvTraceGetTaskNumber(void* handle)
{
    2484:	b500      	push	{lr}
    2486:	b083      	sub	sp, #12
    2488:	4b04      	ldr	r3, [pc, #16]	; (249c <prvTraceGetTaskNumber+0x18>)
    248a:	447b      	add	r3, pc
	return (objectHandleType)uxTaskGetTaskNumber(handle);
    248c:	4a04      	ldr	r2, [pc, #16]	; (24a0 <prvTraceGetTaskNumber+0x1c>)
    248e:	589a      	ldr	r2, [r3, r2]
    2490:	9201      	str	r2, [sp, #4]
    2492:	4790      	blx	r2
    2494:	b2c0      	uxtb	r0, r0
}
    2496:	b003      	add	sp, #12
    2498:	bd00      	pop	{pc}
    249a:	46c0      	nop			; (mov r8, r8)
    249c:	00004896 	.word	0x00004896
    24a0:	00000188 	.word	0x00000188

000024a4 <prvTraceGetCurrentTaskHandle>:
{
	return xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED;
}

void* prvTraceGetCurrentTaskHandle()
{
    24a4:	b500      	push	{lr}
    24a6:	b083      	sub	sp, #12
    24a8:	4b03      	ldr	r3, [pc, #12]	; (24b8 <prvTraceGetCurrentTaskHandle+0x14>)
    24aa:	447b      	add	r3, pc
	return xTaskGetCurrentTaskHandle();
    24ac:	4a03      	ldr	r2, [pc, #12]	; (24bc <prvTraceGetCurrentTaskHandle+0x18>)
    24ae:	589a      	ldr	r2, [r3, r2]
    24b0:	9201      	str	r2, [sp, #4]
    24b2:	4790      	blx	r2
}
    24b4:	b003      	add	sp, #12
    24b6:	bd00      	pop	{pc}
    24b8:	00004876 	.word	0x00004876
    24bc:	000001b4 	.word	0x000001b4

000024c0 <vTraceInitObjectPropertyTable>:

/* Initialization of the object property table */
void vTraceInitObjectPropertyTable()
{
    24c0:	b510      	push	{r4, lr}
    24c2:	4b29      	ldr	r3, [pc, #164]	; (2568 <vTraceInitObjectPropertyTable+0xa8>)
    24c4:	447b      	add	r3, pc
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectClasses = TRACE_NCLASSES;
    24c6:	4a29      	ldr	r2, [pc, #164]	; (256c <vTraceInitObjectPropertyTable+0xac>)
    24c8:	589b      	ldr	r3, [r3, r2]
    24ca:	681b      	ldr	r3, [r3, #0]
    24cc:	2207      	movs	r2, #7
    24ce:	65da      	str	r2, [r3, #92]	; 0x5c
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[0] = NQueue;
    24d0:	220a      	movs	r2, #10
    24d2:	2164      	movs	r1, #100	; 0x64
    24d4:	545a      	strb	r2, [r3, r1]
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[1] = NSemaphore;
    24d6:	2165      	movs	r1, #101	; 0x65
    24d8:	545a      	strb	r2, [r3, r1]
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[2] = NMutex;
    24da:	2166      	movs	r1, #102	; 0x66
    24dc:	545a      	strb	r2, [r3, r1]
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[3] = NTask;
    24de:	220f      	movs	r2, #15
    24e0:	2167      	movs	r1, #103	; 0x67
    24e2:	545a      	strb	r2, [r3, r1]
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[4] = NISR;
    24e4:	2005      	movs	r0, #5
    24e6:	2168      	movs	r1, #104	; 0x68
    24e8:	5458      	strb	r0, [r3, r1]
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[5] = NTimer;
    24ea:	2102      	movs	r1, #2
    24ec:	2069      	movs	r0, #105	; 0x69
    24ee:	5419      	strb	r1, [r3, r0]
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[6] = NEventGroup;	
    24f0:	206a      	movs	r0, #106	; 0x6a
    24f2:	5419      	strb	r1, [r3, r0]
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[0] = NameLenQueue;
    24f4:	216c      	movs	r1, #108	; 0x6c
    24f6:	545a      	strb	r2, [r3, r1]
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[1] = NameLenSemaphore;
    24f8:	216d      	movs	r1, #109	; 0x6d
    24fa:	545a      	strb	r2, [r3, r1]
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[2] = NameLenMutex;
    24fc:	216e      	movs	r1, #110	; 0x6e
    24fe:	545a      	strb	r2, [r3, r1]
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[3] = NameLenTask;
    2500:	216f      	movs	r1, #111	; 0x6f
    2502:	545a      	strb	r2, [r3, r1]
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[4] = NameLenISR;
    2504:	2170      	movs	r1, #112	; 0x70
    2506:	545a      	strb	r2, [r3, r1]
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[5] = NameLenTimer;
    2508:	2171      	movs	r1, #113	; 0x71
    250a:	545a      	strb	r2, [r3, r1]
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[6] = NameLenEventGroup;	
    250c:	2172      	movs	r1, #114	; 0x72
    250e:	545a      	strb	r2, [r3, r1]
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[0] = PropertyTableSizeQueue;
    2510:	2210      	movs	r2, #16
    2512:	2174      	movs	r1, #116	; 0x74
    2514:	545a      	strb	r2, [r3, r1]
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[1] = PropertyTableSizeSemaphore;
    2516:	2175      	movs	r1, #117	; 0x75
    2518:	545a      	strb	r2, [r3, r1]
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[2] = PropertyTableSizeMutex;
    251a:	2176      	movs	r1, #118	; 0x76
    251c:	545a      	strb	r2, [r3, r1]
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[3] = PropertyTableSizeTask;
    251e:	2113      	movs	r1, #19
    2520:	2077      	movs	r0, #119	; 0x77
    2522:	5419      	strb	r1, [r3, r0]
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[4] = PropertyTableSizeISR;
    2524:	2411      	movs	r4, #17
    2526:	2078      	movs	r0, #120	; 0x78
    2528:	541c      	strb	r4, [r3, r0]
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[5] = PropertyTableSizeTimer;
    252a:	2079      	movs	r0, #121	; 0x79
    252c:	541a      	strb	r2, [r3, r0]
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[6] = PropertyTableSizeEventGroup;
    252e:	227a      	movs	r2, #122	; 0x7a
    2530:	5499      	strb	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[0] = StartIndexQueue;
    2532:	2100      	movs	r1, #0
    2534:	227c      	movs	r2, #124	; 0x7c
    2536:	5299      	strh	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[1] = StartIndexSemaphore;
    2538:	21a0      	movs	r1, #160	; 0xa0
    253a:	227e      	movs	r2, #126	; 0x7e
    253c:	5299      	strh	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[2] = StartIndexMutex;
    253e:	0049      	lsls	r1, r1, #1
    2540:	2280      	movs	r2, #128	; 0x80
    2542:	5299      	strh	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[3] = StartIndexTask;
    2544:	21f0      	movs	r1, #240	; 0xf0
    2546:	0049      	lsls	r1, r1, #1
    2548:	2282      	movs	r2, #130	; 0x82
    254a:	5299      	strh	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[4] = StartIndexISR;
    254c:	4908      	ldr	r1, [pc, #32]	; (2570 <vTraceInitObjectPropertyTable+0xb0>)
    254e:	2284      	movs	r2, #132	; 0x84
    2550:	5299      	strh	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[5] = StartIndexTimer;
    2552:	4908      	ldr	r1, [pc, #32]	; (2574 <vTraceInitObjectPropertyTable+0xb4>)
    2554:	2286      	movs	r2, #134	; 0x86
    2556:	5299      	strh	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[6] = StartIndexEventGroup;
    2558:	4907      	ldr	r1, [pc, #28]	; (2578 <vTraceInitObjectPropertyTable+0xb8>)
    255a:	2288      	movs	r2, #136	; 0x88
    255c:	5299      	strh	r1, [r3, r2]
	RecorderDataPtr->ObjectPropertyTable.ObjectPropertyTableSizeInBytes = TRACE_OBJECT_TABLE_SIZE;
    255e:	22e6      	movs	r2, #230	; 0xe6
    2560:	0092      	lsls	r2, r2, #2
    2562:	661a      	str	r2, [r3, #96]	; 0x60
}
    2564:	bd10      	pop	{r4, pc}
    2566:	46c0      	nop			; (mov r8, r8)
    2568:	0000485c 	.word	0x0000485c
    256c:	00000024 	.word	0x00000024
    2570:	000002fd 	.word	0x000002fd
    2574:	00000352 	.word	0x00000352
    2578:	00000372 	.word	0x00000372

0000257c <vTraceInitObjectHandleStack>:

/* Initialization of the handle mechanism, see e.g, xTraceGetObjectHandle */
void vTraceInitObjectHandleStack()
{
    257c:	4b13      	ldr	r3, [pc, #76]	; (25cc <vTraceInitObjectHandleStack+0x50>)
    257e:	447b      	add	r3, pc
	objectHandleStacks.indexOfNextAvailableHandle[0] = objectHandleStacks.lowestIndexOfClass[0] = 0;
    2580:	4a13      	ldr	r2, [pc, #76]	; (25d0 <vTraceInitObjectHandleStack+0x54>)
    2582:	589b      	ldr	r3, [r3, r2]
    2584:	2200      	movs	r2, #0
    2586:	81da      	strh	r2, [r3, #14]
    2588:	801a      	strh	r2, [r3, #0]
	objectHandleStacks.indexOfNextAvailableHandle[1] = objectHandleStacks.lowestIndexOfClass[1] = NQueue;
    258a:	220a      	movs	r2, #10
    258c:	821a      	strh	r2, [r3, #16]
    258e:	805a      	strh	r2, [r3, #2]
	objectHandleStacks.indexOfNextAvailableHandle[2] = objectHandleStacks.lowestIndexOfClass[2] = NQueue + NSemaphore;
    2590:	2214      	movs	r2, #20
    2592:	825a      	strh	r2, [r3, #18]
    2594:	809a      	strh	r2, [r3, #4]
	objectHandleStacks.indexOfNextAvailableHandle[3] = objectHandleStacks.lowestIndexOfClass[3] = NQueue + NSemaphore + NMutex;
    2596:	221e      	movs	r2, #30
    2598:	829a      	strh	r2, [r3, #20]
    259a:	80da      	strh	r2, [r3, #6]
	objectHandleStacks.indexOfNextAvailableHandle[4] = objectHandleStacks.lowestIndexOfClass[4] = NQueue + NSemaphore + NMutex + NTask;
    259c:	222d      	movs	r2, #45	; 0x2d
    259e:	82da      	strh	r2, [r3, #22]
    25a0:	811a      	strh	r2, [r3, #8]
	objectHandleStacks.indexOfNextAvailableHandle[5] = objectHandleStacks.lowestIndexOfClass[5] = NQueue + NSemaphore + NMutex + NTask + NISR;
    25a2:	2232      	movs	r2, #50	; 0x32
    25a4:	831a      	strh	r2, [r3, #24]
    25a6:	815a      	strh	r2, [r3, #10]
	objectHandleStacks.indexOfNextAvailableHandle[6] = objectHandleStacks.lowestIndexOfClass[6] = NQueue + NSemaphore + NMutex + NTask + NISR + NTimer;
    25a8:	2234      	movs	r2, #52	; 0x34
    25aa:	835a      	strh	r2, [r3, #26]
    25ac:	819a      	strh	r2, [r3, #12]

	objectHandleStacks.highestIndexOfClass[0] = NQueue - 1;
    25ae:	2209      	movs	r2, #9
    25b0:	839a      	strh	r2, [r3, #28]
	objectHandleStacks.highestIndexOfClass[1] = NQueue + NSemaphore - 1;
    25b2:	2213      	movs	r2, #19
    25b4:	83da      	strh	r2, [r3, #30]
	objectHandleStacks.highestIndexOfClass[2] = NQueue + NSemaphore + NMutex - 1;
    25b6:	221d      	movs	r2, #29
    25b8:	841a      	strh	r2, [r3, #32]
	objectHandleStacks.highestIndexOfClass[3] = NQueue + NSemaphore + NMutex + NTask - 1;
    25ba:	222c      	movs	r2, #44	; 0x2c
    25bc:	845a      	strh	r2, [r3, #34]	; 0x22
	objectHandleStacks.highestIndexOfClass[4] = NQueue + NSemaphore + NMutex + NTask + NISR - 1;
    25be:	2231      	movs	r2, #49	; 0x31
    25c0:	849a      	strh	r2, [r3, #36]	; 0x24
	objectHandleStacks.highestIndexOfClass[5] = NQueue + NSemaphore + NMutex + NTask + NISR + NTimer - 1;
    25c2:	2233      	movs	r2, #51	; 0x33
    25c4:	84da      	strh	r2, [r3, #38]	; 0x26
	objectHandleStacks.highestIndexOfClass[6] = NQueue + NSemaphore + NMutex + NTask + NISR + NTimer + NEventGroup - 1;
    25c6:	2235      	movs	r2, #53	; 0x35
    25c8:	851a      	strh	r2, [r3, #40]	; 0x28
}
    25ca:	4770      	bx	lr
    25cc:	000047a2 	.word	0x000047a2
    25d0:	00000288 	.word	0x00000288

000025d4 <pszTraceGetErrorNotEnoughHandles>:
	
/* Returns the "Not enough handles" error message for this object class */
const char* pszTraceGetErrorNotEnoughHandles(traceObjectClass objectclass)
{
    25d4:	b500      	push	{lr}
	switch(objectclass)
    25d6:	2806      	cmp	r0, #6
    25d8:	d817      	bhi.n	260a <pszTraceGetErrorNotEnoughHandles+0x36>
    25da:	f003 f955 	bl	5888 <__gnu_thumb1_case_uqi>
    25de:	070d      	.short	0x070d
    25e0:	1019040a 	.word	0x1019040a
    25e4:	13          	.byte	0x13
    25e5:	00          	.byte	0x00
	{
	case TRACE_CLASS_TASK:
		return "Not enough TASK handles - increase NTask in trcConfig.h";
    25e6:	480c      	ldr	r0, [pc, #48]	; (2618 <pszTraceGetErrorNotEnoughHandles+0x44>)
    25e8:	4478      	add	r0, pc
    25ea:	e013      	b.n	2614 <pszTraceGetErrorNotEnoughHandles+0x40>
	case TRACE_CLASS_ISR:
		return "Not enough ISR handles - increase NISR in trcConfig.h";
	case TRACE_CLASS_SEMAPHORE:
		return "Not enough SEMAPHORE handles - increase NSemaphore in trcConfig.h";
    25ec:	480b      	ldr	r0, [pc, #44]	; (261c <pszTraceGetErrorNotEnoughHandles+0x48>)
    25ee:	4478      	add	r0, pc
    25f0:	e010      	b.n	2614 <pszTraceGetErrorNotEnoughHandles+0x40>
	case TRACE_CLASS_MUTEX:
		return "Not enough MUTEX handles - increase NMutex in trcConfig.h";
    25f2:	480b      	ldr	r0, [pc, #44]	; (2620 <pszTraceGetErrorNotEnoughHandles+0x4c>)
    25f4:	4478      	add	r0, pc
    25f6:	e00d      	b.n	2614 <pszTraceGetErrorNotEnoughHandles+0x40>
	case TRACE_CLASS_QUEUE:
		return "Not enough QUEUE handles - increase NQueue in trcConfig.h";
    25f8:	480a      	ldr	r0, [pc, #40]	; (2624 <pszTraceGetErrorNotEnoughHandles+0x50>)
    25fa:	4478      	add	r0, pc
    25fc:	e00a      	b.n	2614 <pszTraceGetErrorNotEnoughHandles+0x40>
	case TRACE_CLASS_TIMER:
		return "Not enough TIMER handles - increase NTimer in trcConfig.h";
    25fe:	480a      	ldr	r0, [pc, #40]	; (2628 <pszTraceGetErrorNotEnoughHandles+0x54>)
    2600:	4478      	add	r0, pc
    2602:	e007      	b.n	2614 <pszTraceGetErrorNotEnoughHandles+0x40>
	case TRACE_CLASS_EVENTGROUP:
		return "Not enough EVENTGROUP handles - increase NEventGroup in trcConfig.h";		
    2604:	4809      	ldr	r0, [pc, #36]	; (262c <pszTraceGetErrorNotEnoughHandles+0x58>)
    2606:	4478      	add	r0, pc
    2608:	e004      	b.n	2614 <pszTraceGetErrorNotEnoughHandles+0x40>
	default:
		return "pszTraceGetErrorHandles: Invalid objectclass!";
    260a:	4809      	ldr	r0, [pc, #36]	; (2630 <pszTraceGetErrorNotEnoughHandles+0x5c>)
    260c:	4478      	add	r0, pc
    260e:	e001      	b.n	2614 <pszTraceGetErrorNotEnoughHandles+0x40>
	switch(objectclass)
	{
	case TRACE_CLASS_TASK:
		return "Not enough TASK handles - increase NTask in trcConfig.h";
	case TRACE_CLASS_ISR:
		return "Not enough ISR handles - increase NISR in trcConfig.h";
    2610:	4808      	ldr	r0, [pc, #32]	; (2634 <pszTraceGetErrorNotEnoughHandles+0x60>)
    2612:	4478      	add	r0, pc
	case TRACE_CLASS_EVENTGROUP:
		return "Not enough EVENTGROUP handles - increase NEventGroup in trcConfig.h";		
	default:
		return "pszTraceGetErrorHandles: Invalid objectclass!";
	}
}
    2614:	bd00      	pop	{pc}
    2616:	46c0      	nop			; (mov r8, r8)
    2618:	0000416c 	.word	0x0000416c
    261c:	000041d6 	.word	0x000041d6
    2620:	00004214 	.word	0x00004214
    2624:	0000424a 	.word	0x0000424a
    2628:	00004280 	.word	0x00004280
    262c:	000042b6 	.word	0x000042b6
    2630:	000042f4 	.word	0x000042f4
    2634:	0000417a 	.word	0x0000417a

00002638 <vTraceInitTraceData>:
 *
 * Allocates, if necessary, and initializes the recorder data structure, based
 * on the constants in trcConfig.h.
 ******************************************************************************/
void vTraceInitTraceData(void)
{
    2638:	b500      	push	{lr}
    263a:	b083      	sub	sp, #12
    263c:	4b03      	ldr	r3, [pc, #12]	; (264c <vTraceInitTraceData+0x14>)
    263e:	447b      	add	r3, pc
	prvTraceInitTraceData();
    2640:	4a03      	ldr	r2, [pc, #12]	; (2650 <vTraceInitTraceData+0x18>)
    2642:	589a      	ldr	r2, [r3, r2]
    2644:	9201      	str	r2, [sp, #4]
    2646:	4790      	blx	r2
}
    2648:	b003      	add	sp, #12
    264a:	bd00      	pop	{pc}
    264c:	000046e2 	.word	0x000046e2
    2650:	0000010c 	.word	0x0000010c

00002654 <uiTraceStart>:
 * error. In that case, check vTraceGetLastError to get the error message.
 * Any error message is also presented when opening a trace file.
 ******************************************************************************/

uint32_t uiTraceStart(void)
{
    2654:	b5f0      	push	{r4, r5, r6, r7, lr}
    2656:	b083      	sub	sp, #12
    2658:	4c27      	ldr	r4, [pc, #156]	; (26f8 <uiTraceStart+0xa4>)
    265a:	447c      	add	r4, pc
	objectHandleType handle;
	TRACE_SR_ALLOC_CRITICAL_SECTION();

	handle = 0;

	if (RecorderDataPtr == NULL)
    265c:	4b27      	ldr	r3, [pc, #156]	; (26fc <uiTraceStart+0xa8>)
    265e:	58e3      	ldr	r3, [r4, r3]
    2660:	681b      	ldr	r3, [r3, #0]
    2662:	2b00      	cmp	r3, #0
    2664:	d106      	bne.n	2674 <uiTraceStart+0x20>
	{
		vTraceError("RecorderDataPtr is NULL. Call vTraceInitTraceData() before starting trace.");
    2666:	4826      	ldr	r0, [pc, #152]	; (2700 <uiTraceStart+0xac>)
    2668:	4478      	add	r0, pc
    266a:	4b26      	ldr	r3, [pc, #152]	; (2704 <uiTraceStart+0xb0>)
    266c:	58e3      	ldr	r3, [r4, r3]
    266e:	4798      	blx	r3
		return 0;
    2670:	2000      	movs	r0, #0
    2672:	e03e      	b.n	26f2 <uiTraceStart+0x9e>
	}

	if (traceErrorMessage == NULL)
    2674:	4b24      	ldr	r3, [pc, #144]	; (2708 <uiTraceStart+0xb4>)
    2676:	58e3      	ldr	r3, [r4, r3]
    2678:	681b      	ldr	r3, [r3, #0]
    267a:	2b00      	cmp	r3, #0
    267c:	d135      	bne.n	26ea <uiTraceStart+0x96>
	{
		trcCRITICAL_SECTION_BEGIN();
    267e:	4b23      	ldr	r3, [pc, #140]	; (270c <uiTraceStart+0xb8>)
    2680:	58e3      	ldr	r3, [r4, r3]
    2682:	4798      	blx	r3
    2684:	1c06      	adds	r6, r0, #0
    2686:	4b22      	ldr	r3, [pc, #136]	; (2710 <uiTraceStart+0xbc>)
    2688:	58e3      	ldr	r3, [r4, r3]
    268a:	681a      	ldr	r2, [r3, #0]
    268c:	3201      	adds	r2, #1
    268e:	601a      	str	r2, [r3, #0]
		RecorderDataPtr->recorderActive = 1;
    2690:	4b1a      	ldr	r3, [pc, #104]	; (26fc <uiTraceStart+0xa8>)
    2692:	58e3      	ldr	r3, [r4, r3]
    2694:	681b      	ldr	r3, [r3, #0]
    2696:	2201      	movs	r2, #1
    2698:	631a      	str	r2, [r3, #48]	; 0x30

		handle = TRACE_GET_TASK_NUMBER(TRACE_GET_CURRENT_TASK());
    269a:	4b1e      	ldr	r3, [pc, #120]	; (2714 <uiTraceStart+0xc0>)
    269c:	58e3      	ldr	r3, [r4, r3]
    269e:	4798      	blx	r3
    26a0:	4b1d      	ldr	r3, [pc, #116]	; (2718 <uiTraceStart+0xc4>)
    26a2:	58e3      	ldr	r3, [r4, r3]
    26a4:	4798      	blx	r3
    26a6:	1e05      	subs	r5, r0, #0
		if (handle == 0)
    26a8:	d112      	bne.n	26d0 <uiTraceStart+0x7c>
		{
			/* This occurs if the scheduler is not yet started.
			This creates a dummy "(startup)" task entry internally in the
			recorder */
			handle = xTraceGetObjectHandle(TRACE_CLASS_TASK);
    26aa:	2003      	movs	r0, #3
    26ac:	4b1b      	ldr	r3, [pc, #108]	; (271c <uiTraceStart+0xc8>)
    26ae:	58e3      	ldr	r3, [r4, r3]
    26b0:	4798      	blx	r3
    26b2:	1c07      	adds	r7, r0, #0
    26b4:	1c05      	adds	r5, r0, #0
			vTraceSetObjectName(TRACE_CLASS_TASK, handle, "(startup)");
    26b6:	2003      	movs	r0, #3
    26b8:	1c39      	adds	r1, r7, #0
    26ba:	4a19      	ldr	r2, [pc, #100]	; (2720 <uiTraceStart+0xcc>)
    26bc:	447a      	add	r2, pc
    26be:	4b19      	ldr	r3, [pc, #100]	; (2724 <uiTraceStart+0xd0>)
    26c0:	58e3      	ldr	r3, [r4, r3]
    26c2:	4798      	blx	r3

			vTraceSetPriorityProperty(TRACE_CLASS_TASK, handle, 0);
    26c4:	2003      	movs	r0, #3
    26c6:	1c39      	adds	r1, r7, #0
    26c8:	2200      	movs	r2, #0
    26ca:	4b17      	ldr	r3, [pc, #92]	; (2728 <uiTraceStart+0xd4>)
    26cc:	58e3      	ldr	r3, [r4, r3]
    26ce:	4798      	blx	r3
		}

		vTraceStoreTaskswitch(handle); /* Register the currently running task */
    26d0:	1c28      	adds	r0, r5, #0
    26d2:	4b16      	ldr	r3, [pc, #88]	; (272c <uiTraceStart+0xd8>)
    26d4:	58e3      	ldr	r3, [r4, r3]
    26d6:	4798      	blx	r3
		trcCRITICAL_SECTION_END();
    26d8:	4b0d      	ldr	r3, [pc, #52]	; (2710 <uiTraceStart+0xbc>)
    26da:	58e3      	ldr	r3, [r4, r3]
    26dc:	681a      	ldr	r2, [r3, #0]
    26de:	3a01      	subs	r2, #1
    26e0:	601a      	str	r2, [r3, #0]
    26e2:	1c30      	adds	r0, r6, #0
    26e4:	4b12      	ldr	r3, [pc, #72]	; (2730 <uiTraceStart+0xdc>)
    26e6:	58e3      	ldr	r3, [r4, r3]
    26e8:	4798      	blx	r3
	}

	return RecorderDataPtr->recorderActive;
    26ea:	4b04      	ldr	r3, [pc, #16]	; (26fc <uiTraceStart+0xa8>)
    26ec:	58e3      	ldr	r3, [r4, r3]
    26ee:	681b      	ldr	r3, [r3, #0]
    26f0:	6b18      	ldr	r0, [r3, #48]	; 0x30
}
    26f2:	b003      	add	sp, #12
    26f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    26f6:	46c0      	nop			; (mov r8, r8)
    26f8:	000046c6 	.word	0x000046c6
    26fc:	00000024 	.word	0x00000024
    2700:	000043dc 	.word	0x000043dc
    2704:	00000110 	.word	0x00000110
    2708:	00000254 	.word	0x00000254
    270c:	00000248 	.word	0x00000248
    2710:	00000290 	.word	0x00000290
    2714:	00000004 	.word	0x00000004
    2718:	00000078 	.word	0x00000078
    271c:	0000028c 	.word	0x0000028c
    2720:	000043d4 	.word	0x000043d4
    2724:	00000134 	.word	0x00000134
    2728:	00000244 	.word	0x00000244
    272c:	00000044 	.word	0x00000044
    2730:	00000124 	.word	0x00000124

00002734 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    2734:	1c03      	adds	r3, r0, #0
    2736:	3308      	adds	r3, #8
    2738:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    273a:	2201      	movs	r2, #1
    273c:	4252      	negs	r2, r2
    273e:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    2740:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    2742:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    2744:	2300      	movs	r3, #0
    2746:	6003      	str	r3, [r0, #0]
}
    2748:	4770      	bx	lr
    274a:	46c0      	nop			; (mov r8, r8)

0000274c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    274c:	2300      	movs	r3, #0
    274e:	6103      	str	r3, [r0, #16]
}
    2750:	4770      	bx	lr
    2752:	46c0      	nop			; (mov r8, r8)

00002754 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
    2754:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    2756:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    2758:	689a      	ldr	r2, [r3, #8]
    275a:	608a      	str	r2, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    275c:	689a      	ldr	r2, [r3, #8]
    275e:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
    2760:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    2762:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
    2764:	6803      	ldr	r3, [r0, #0]
    2766:	3301      	adds	r3, #1
    2768:	6003      	str	r3, [r0, #0]
}
    276a:	4770      	bx	lr

0000276c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    276c:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    276e:	680c      	ldr	r4, [r1, #0]
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips, and ensure
		configASSERT() is defined!  http://www.freertos.org/a00110.html#configASSERT
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    2770:	1c02      	adds	r2, r0, #0
    2772:	3208      	adds	r2, #8
	are stored in ready lists (all of which have the same xItemValue value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    2774:	1c63      	adds	r3, r4, #1
    2776:	d101      	bne.n	277c <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    2778:	6902      	ldr	r2, [r0, #16]
    277a:	e005      	b.n	2788 <vListInsert+0x1c>
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips, and ensure
		configASSERT() is defined!  http://www.freertos.org/a00110.html#configASSERT
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    277c:	6853      	ldr	r3, [r2, #4]
    277e:	681d      	ldr	r5, [r3, #0]
    2780:	42ac      	cmp	r4, r5
    2782:	d301      	bcc.n	2788 <vListInsert+0x1c>
    2784:	1c1a      	adds	r2, r3, #0
    2786:	e7f9      	b.n	277c <vListInsert+0x10>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    2788:	6853      	ldr	r3, [r2, #4]
    278a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    278c:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    278e:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
    2790:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    2792:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
    2794:	6803      	ldr	r3, [r0, #0]
    2796:	3301      	adds	r3, #1
    2798:	6003      	str	r3, [r0, #0]
}
    279a:	bd30      	pop	{r4, r5, pc}

0000279c <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    279c:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    279e:	6842      	ldr	r2, [r0, #4]
    27a0:	6881      	ldr	r1, [r0, #8]
    27a2:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    27a4:	6882      	ldr	r2, [r0, #8]
    27a6:	6841      	ldr	r1, [r0, #4]
    27a8:	6051      	str	r1, [r2, #4]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    27aa:	685a      	ldr	r2, [r3, #4]
    27ac:	4282      	cmp	r2, r0
    27ae:	d101      	bne.n	27b4 <uxListRemove+0x18>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    27b0:	6892      	ldr	r2, [r2, #8]
    27b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    27b4:	2200      	movs	r2, #0
    27b6:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
    27b8:	6818      	ldr	r0, [r3, #0]
    27ba:	3801      	subs	r0, #1
    27bc:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
    27be:	4770      	bx	lr

000027c0 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
    27c0:	4b04      	ldr	r3, [pc, #16]	; (27d4 <prvTaskExitError+0x14>)
    27c2:	447b      	add	r3, pc
    27c4:	681b      	ldr	r3, [r3, #0]
    27c6:	3301      	adds	r3, #1
    27c8:	d001      	beq.n	27ce <prvTaskExitError+0xe>
    27ca:	b672      	cpsid	i
    27cc:	e7fe      	b.n	27cc <prvTaskExitError+0xc>
	portDISABLE_INTERRUPTS();
    27ce:	b672      	cpsid	i
    27d0:	e7fe      	b.n	27d0 <prvTaskExitError+0x10>
    27d2:	46c0      	nop			; (mov r8, r8)
    27d4:	1fffd846 	.word	0x1fffd846

000027d8 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
    27d8:	4a06      	ldr	r2, [pc, #24]	; (27f4 <pxCurrentTCBConst2>)
    27da:	6813      	ldr	r3, [r2, #0]
    27dc:	6818      	ldr	r0, [r3, #0]
    27de:	3020      	adds	r0, #32
    27e0:	f380 8809 	msr	PSP, r0
    27e4:	2002      	movs	r0, #2
    27e6:	f380 8814 	msr	CONTROL, r0
    27ea:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
    27ec:	46ae      	mov	lr, r5
    27ee:	b662      	cpsie	i
    27f0:	bd00      	pop	{pc}
    27f2:	46c0      	nop			; (mov r8, r8)

000027f4 <pxCurrentTCBConst2>:
    27f4:	2000121c 	.word	0x2000121c

000027f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
    27f8:	b510      	push	{r4, lr}
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
    27fa:	1f03      	subs	r3, r0, #4
    27fc:	2480      	movs	r4, #128	; 0x80
    27fe:	0464      	lsls	r4, r4, #17
    2800:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
    2802:	3b04      	subs	r3, #4
    2804:	6019      	str	r1, [r3, #0]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
    2806:	3b04      	subs	r3, #4
    2808:	4903      	ldr	r1, [pc, #12]	; (2818 <pxPortInitialiseStack+0x20>)
    280a:	4479      	add	r1, pc
    280c:	6019      	str	r1, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
    280e:	3b14      	subs	r3, #20
    2810:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */

	return pxTopOfStack;
    2812:	3840      	subs	r0, #64	; 0x40
}
    2814:	bd10      	pop	{r4, pc}
    2816:	46c0      	nop			; (mov r8, r8)
    2818:	ffffffb3 	.word	0xffffffb3

0000281c <SVC_Handler>:

void vPortSVCHandler( void )
{
	/* This function is no longer used, but retained for backward
	compatibility. */
}
    281c:	4770      	bx	lr
    281e:	46c0      	nop			; (mov r8, r8)

00002820 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
    2820:	2280      	movs	r2, #128	; 0x80
    2822:	0552      	lsls	r2, r2, #21
    2824:	4b03      	ldr	r3, [pc, #12]	; (2834 <vPortYield+0x14>)
    2826:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
    2828:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
    282c:	f3bf 8f6f 	isb	sy
}
    2830:	4770      	bx	lr
    2832:	46c0      	nop			; (mov r8, r8)
    2834:	e000ed04 	.word	0xe000ed04

00002838 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
    2838:	b672      	cpsid	i
    uxCriticalNesting++;
    283a:	4b05      	ldr	r3, [pc, #20]	; (2850 <vPortEnterCritical+0x18>)
    283c:	447b      	add	r3, pc
    283e:	681a      	ldr	r2, [r3, #0]
    2840:	3201      	adds	r2, #1
    2842:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
    2844:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
    2848:	f3bf 8f6f 	isb	sy
}
    284c:	4770      	bx	lr
    284e:	46c0      	nop			; (mov r8, r8)
    2850:	1fffd7cc 	.word	0x1fffd7cc

00002854 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
    2854:	4b07      	ldr	r3, [pc, #28]	; (2874 <vPortExitCritical+0x20>)
    2856:	447b      	add	r3, pc
    2858:	681b      	ldr	r3, [r3, #0]
    285a:	2b00      	cmp	r3, #0
    285c:	d101      	bne.n	2862 <vPortExitCritical+0xe>
    285e:	b672      	cpsid	i
    2860:	e7fe      	b.n	2860 <vPortExitCritical+0xc>
    uxCriticalNesting--;
    2862:	3b01      	subs	r3, #1
    2864:	4a04      	ldr	r2, [pc, #16]	; (2878 <vPortExitCritical+0x24>)
    2866:	447a      	add	r2, pc
    2868:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
    286a:	2b00      	cmp	r3, #0
    286c:	d100      	bne.n	2870 <vPortExitCritical+0x1c>
    {
        portENABLE_INTERRUPTS();
    286e:	b662      	cpsie	i
    }
}
    2870:	4770      	bx	lr
    2872:	46c0      	nop			; (mov r8, r8)
    2874:	1fffd7b2 	.word	0x1fffd7b2
    2878:	1fffd7a2 	.word	0x1fffd7a2

0000287c <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
    287c:	f3ef 8010 	mrs	r0, PRIMASK
    2880:	b672      	cpsid	i
    2882:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
    2884:	2000      	movs	r0, #0
    2886:	46c0      	nop			; (mov r8, r8)

00002888 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
    2888:	f380 8810 	msr	PRIMASK, r0
    288c:	4770      	bx	lr
    288e:	46c0      	nop			; (mov r8, r8)

00002890 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
    2890:	f3ef 8009 	mrs	r0, PSP
    2894:	4b0e      	ldr	r3, [pc, #56]	; (28d0 <pxCurrentTCBConst>)
    2896:	681a      	ldr	r2, [r3, #0]
    2898:	3820      	subs	r0, #32
    289a:	6010      	str	r0, [r2, #0]
    289c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    289e:	4644      	mov	r4, r8
    28a0:	464d      	mov	r5, r9
    28a2:	4656      	mov	r6, sl
    28a4:	465f      	mov	r7, fp
    28a6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    28a8:	b508      	push	{r3, lr}
    28aa:	b672      	cpsid	i
    28ac:	f001 fc20 	bl	40f0 <vTaskSwitchContext>
    28b0:	b662      	cpsie	i
    28b2:	bc0c      	pop	{r2, r3}
    28b4:	6811      	ldr	r1, [r2, #0]
    28b6:	6808      	ldr	r0, [r1, #0]
    28b8:	3010      	adds	r0, #16
    28ba:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    28bc:	46a0      	mov	r8, r4
    28be:	46a9      	mov	r9, r5
    28c0:	46b2      	mov	sl, r6
    28c2:	46bb      	mov	fp, r7
    28c4:	f380 8809 	msr	PSP, r0
    28c8:	3820      	subs	r0, #32
    28ca:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    28cc:	4718      	bx	r3
    28ce:	46c0      	nop			; (mov r8, r8)

000028d0 <pxCurrentTCBConst>:
    28d0:	2000121c 	.word	0x2000121c

000028d4 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
    28d4:	b530      	push	{r4, r5, lr}
    28d6:	b083      	sub	sp, #12
    28d8:	4c0a      	ldr	r4, [pc, #40]	; (2904 <SysTick_Handler+0x30>)
    28da:	447c      	add	r4, pc
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
    28dc:	4b0a      	ldr	r3, [pc, #40]	; (2908 <SysTick_Handler+0x34>)
    28de:	58e3      	ldr	r3, [r4, r3]
    28e0:	4798      	blx	r3
    28e2:	1c05      	adds	r5, r0, #0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
    28e4:	4b09      	ldr	r3, [pc, #36]	; (290c <SysTick_Handler+0x38>)
    28e6:	58e3      	ldr	r3, [r4, r3]
    28e8:	4798      	blx	r3
    28ea:	2800      	cmp	r0, #0
    28ec:	d003      	beq.n	28f6 <SysTick_Handler+0x22>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
    28ee:	2280      	movs	r2, #128	; 0x80
    28f0:	0552      	lsls	r2, r2, #21
    28f2:	4b07      	ldr	r3, [pc, #28]	; (2910 <SysTick_Handler+0x3c>)
    28f4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
    28f6:	1c28      	adds	r0, r5, #0
    28f8:	4b06      	ldr	r3, [pc, #24]	; (2914 <SysTick_Handler+0x40>)
    28fa:	58e3      	ldr	r3, [r4, r3]
    28fc:	4798      	blx	r3
}
    28fe:	b003      	add	sp, #12
    2900:	bd30      	pop	{r4, r5, pc}
    2902:	46c0      	nop			; (mov r8, r8)
    2904:	00004446 	.word	0x00004446
    2908:	00000248 	.word	0x00000248
    290c:	00000220 	.word	0x00000220
    2910:	e000ed04 	.word	0xe000ed04
    2914:	00000124 	.word	0x00000124

00002918 <vPortSetupTimerInterrupt>:
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_VAL)  = 0; /* Load the SysTick Counter Value */
    2918:	2200      	movs	r2, #0
    291a:	4b04      	ldr	r3, [pc, #16]	; (292c <vPortSetupTimerInterrupt+0x14>)
    291c:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
    291e:	4a04      	ldr	r2, [pc, #16]	; (2930 <vPortSetupTimerInterrupt+0x18>)
    2920:	4b04      	ldr	r3, [pc, #16]	; (2934 <vPortSetupTimerInterrupt+0x1c>)
    2922:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
    2924:	2207      	movs	r2, #7
    2926:	4b04      	ldr	r3, [pc, #16]	; (2938 <vPortSetupTimerInterrupt+0x20>)
    2928:	601a      	str	r2, [r3, #0]
}
    292a:	4770      	bx	lr
    292c:	e000e018 	.word	0xe000e018
    2930:	0000bb7f 	.word	0x0000bb7f
    2934:	e000e014 	.word	0xe000e014
    2938:	e000e010 	.word	0xe000e010

0000293c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
    293c:	b500      	push	{lr}
    293e:	b083      	sub	sp, #12
    2940:	4a0c      	ldr	r2, [pc, #48]	; (2974 <xPortStartScheduler+0x38>)
    2942:	447a      	add	r2, pc
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
    2944:	4b0c      	ldr	r3, [pc, #48]	; (2978 <xPortStartScheduler+0x3c>)
    2946:	6818      	ldr	r0, [r3, #0]
    2948:	21ff      	movs	r1, #255	; 0xff
    294a:	0409      	lsls	r1, r1, #16
    294c:	4301      	orrs	r1, r0
    294e:	6019      	str	r1, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
    2950:	6818      	ldr	r0, [r3, #0]
    2952:	21ff      	movs	r1, #255	; 0xff
    2954:	0609      	lsls	r1, r1, #24
    2956:	4301      	orrs	r1, r0
    2958:	6019      	str	r1, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
    295a:	4b08      	ldr	r3, [pc, #32]	; (297c <xPortStartScheduler+0x40>)
    295c:	58d3      	ldr	r3, [r2, r3]
    295e:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
    2960:	2200      	movs	r2, #0
    2962:	4b07      	ldr	r3, [pc, #28]	; (2980 <xPortStartScheduler+0x44>)
    2964:	447b      	add	r3, pc
    2966:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
    2968:	4b06      	ldr	r3, [pc, #24]	; (2984 <xPortStartScheduler+0x48>)
    296a:	447b      	add	r3, pc
    296c:	4798      	blx	r3

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
    296e:	4b06      	ldr	r3, [pc, #24]	; (2988 <xPortStartScheduler+0x4c>)
    2970:	447b      	add	r3, pc
    2972:	4798      	blx	r3
    2974:	000043de 	.word	0x000043de
    2978:	e000ed20 	.word	0xe000ed20
    297c:	00000070 	.word	0x00000070
    2980:	1fffd6a4 	.word	0x1fffd6a4
    2984:	fffffe6b 	.word	0xfffffe6b
    2988:	fffffe4d 	.word	0xfffffe4d

0000298c <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
    298c:	b570      	push	{r4, r5, r6, lr}
    298e:	b082      	sub	sp, #8
    2990:	1c05      	adds	r5, r0, #0
    2992:	4c18      	ldr	r4, [pc, #96]	; (29f4 <pvPortMalloc+0x68>)
    2994:	447c      	add	r4, pc
void *pvReturn = NULL;
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    2996:	0743      	lsls	r3, r0, #29
    2998:	d002      	beq.n	29a0 <pvPortMalloc+0x14>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    299a:	2307      	movs	r3, #7
    299c:	439d      	bics	r5, r3
    299e:	3508      	adds	r5, #8
		}
	#endif

	vTaskSuspendAll();
    29a0:	4b15      	ldr	r3, [pc, #84]	; (29f8 <pvPortMalloc+0x6c>)
    29a2:	58e3      	ldr	r3, [r4, r3]
    29a4:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
    29a6:	4b15      	ldr	r3, [pc, #84]	; (29fc <pvPortMalloc+0x70>)
    29a8:	447b      	add	r3, pc
    29aa:	681b      	ldr	r3, [r3, #0]
    29ac:	2b00      	cmp	r3, #0
    29ae:	d106      	bne.n	29be <pvPortMalloc+0x32>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK ) );
    29b0:	4b13      	ldr	r3, [pc, #76]	; (2a00 <pvPortMalloc+0x74>)
    29b2:	447b      	add	r3, pc
    29b4:	1c1a      	adds	r2, r3, #0
    29b6:	320c      	adds	r2, #12
    29b8:	2107      	movs	r1, #7
    29ba:	438a      	bics	r2, r1
    29bc:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
    29be:	4b11      	ldr	r3, [pc, #68]	; (2a04 <pvPortMalloc+0x78>)
    29c0:	447b      	add	r3, pc
    29c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    29c4:	18ed      	adds	r5, r5, r3
    29c6:	4a10      	ldr	r2, [pc, #64]	; (2a08 <pvPortMalloc+0x7c>)
    29c8:	4295      	cmp	r5, r2
    29ca:	d809      	bhi.n	29e0 <pvPortMalloc+0x54>
    29cc:	42ab      	cmp	r3, r5
    29ce:	d209      	bcs.n	29e4 <pvPortMalloc+0x58>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
    29d0:	4a0e      	ldr	r2, [pc, #56]	; (2a0c <pvPortMalloc+0x80>)
    29d2:	447a      	add	r2, pc
    29d4:	6816      	ldr	r6, [r2, #0]
    29d6:	18f6      	adds	r6, r6, r3
			xNextFreeByte += xWantedSize;
    29d8:	4b0d      	ldr	r3, [pc, #52]	; (2a10 <pvPortMalloc+0x84>)
    29da:	447b      	add	r3, pc
    29dc:	63dd      	str	r5, [r3, #60]	; 0x3c
    29de:	e002      	b.n	29e6 <pvPortMalloc+0x5a>

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
void *pvReturn = NULL;
    29e0:	2600      	movs	r6, #0
    29e2:	e000      	b.n	29e6 <pvPortMalloc+0x5a>
    29e4:	2600      	movs	r6, #0
			xNextFreeByte += xWantedSize;
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
    29e6:	4b0b      	ldr	r3, [pc, #44]	; (2a14 <pvPortMalloc+0x88>)
    29e8:	58e3      	ldr	r3, [r4, r3]
    29ea:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
    29ec:	1c30      	adds	r0, r6, #0
    29ee:	b002      	add	sp, #8
    29f0:	bd70      	pop	{r4, r5, r6, pc}
    29f2:	46c0      	nop			; (mov r8, r8)
    29f4:	0000438c 	.word	0x0000438c
    29f8:	00000128 	.word	0x00000128
    29fc:	1fffdbb8 	.word	0x1fffdbb8
    2a00:	1fffdbae 	.word	0x1fffdbae
    2a04:	1fffe720 	.word	0x1fffe720
    2a08:	00000baf 	.word	0x00000baf
    2a0c:	1fffdb8e 	.word	0x1fffdb8e
    2a10:	1fffe706 	.word	0x1fffe706
    2a14:	000001d8 	.word	0x000001d8

00002a18 <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
    2a18:	2800      	cmp	r0, #0
    2a1a:	d001      	beq.n	2a20 <vPortFree+0x8>
    2a1c:	b672      	cpsid	i
    2a1e:	e7fe      	b.n	2a1e <vPortFree+0x6>
}
    2a20:	4770      	bx	lr
    2a22:	46c0      	nop			; (mov r8, r8)

00002a24 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2a24:	b570      	push	{r4, r5, r6, lr}
    2a26:	b082      	sub	sp, #8
    2a28:	1c04      	adds	r4, r0, #0
    2a2a:	1c16      	adds	r6, r2, #0
    2a2c:	4b1e      	ldr	r3, [pc, #120]	; (2aa8 <prvCopyDataToQueue+0x84>)
    2a2e:	447b      	add	r3, pc
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    2a30:	6c02      	ldr	r2, [r0, #64]	; 0x40
    2a32:	2a00      	cmp	r2, #0
    2a34:	d109      	bne.n	2a4a <prvCopyDataToQueue+0x26>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    2a36:	6800      	ldr	r0, [r0, #0]
    2a38:	2800      	cmp	r0, #0
    2a3a:	d12f      	bne.n	2a9c <prvCopyDataToQueue+0x78>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    2a3c:	6860      	ldr	r0, [r4, #4]
    2a3e:	4a1b      	ldr	r2, [pc, #108]	; (2aac <prvCopyDataToQueue+0x88>)
    2a40:	589a      	ldr	r2, [r3, r2]
    2a42:	4790      	blx	r2
				pxQueue->pxMutexHolder = NULL;
    2a44:	2300      	movs	r3, #0
    2a46:	6063      	str	r3, [r4, #4]
    2a48:	e028      	b.n	2a9c <prvCopyDataToQueue+0x78>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    2a4a:	2e00      	cmp	r6, #0
    2a4c:	d10e      	bne.n	2a6c <prvCopyDataToQueue+0x48>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    2a4e:	6880      	ldr	r0, [r0, #8]
    2a50:	4d17      	ldr	r5, [pc, #92]	; (2ab0 <prvCopyDataToQueue+0x8c>)
    2a52:	595d      	ldr	r5, [r3, r5]
    2a54:	9501      	str	r5, [sp, #4]
    2a56:	47a8      	blx	r5
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2a58:	68a1      	ldr	r1, [r4, #8]
    2a5a:	6c22      	ldr	r2, [r4, #64]	; 0x40
    2a5c:	188b      	adds	r3, r1, r2
    2a5e:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2a60:	6860      	ldr	r0, [r4, #4]
    2a62:	4283      	cmp	r3, r0
    2a64:	d31a      	bcc.n	2a9c <prvCopyDataToQueue+0x78>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2a66:	6821      	ldr	r1, [r4, #0]
    2a68:	60a1      	str	r1, [r4, #8]
    2a6a:	e017      	b.n	2a9c <prvCopyDataToQueue+0x78>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2a6c:	68c0      	ldr	r0, [r0, #12]
    2a6e:	4d10      	ldr	r5, [pc, #64]	; (2ab0 <prvCopyDataToQueue+0x8c>)
    2a70:	595d      	ldr	r5, [r3, r5]
    2a72:	9501      	str	r5, [sp, #4]
    2a74:	47a8      	blx	r5
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    2a76:	6c23      	ldr	r3, [r4, #64]	; 0x40
    2a78:	425a      	negs	r2, r3
    2a7a:	68e0      	ldr	r0, [r4, #12]
    2a7c:	1883      	adds	r3, r0, r2
    2a7e:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2a80:	6821      	ldr	r1, [r4, #0]
    2a82:	428b      	cmp	r3, r1
    2a84:	d202      	bcs.n	2a8c <prvCopyDataToQueue+0x68>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    2a86:	6863      	ldr	r3, [r4, #4]
    2a88:	189a      	adds	r2, r3, r2
    2a8a:	60e2      	str	r2, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    2a8c:	2e02      	cmp	r6, #2
    2a8e:	d105      	bne.n	2a9c <prvCopyDataToQueue+0x78>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2a90:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    2a92:	2b00      	cmp	r3, #0
    2a94:	d002      	beq.n	2a9c <prvCopyDataToQueue+0x78>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    2a96:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    2a98:	3b01      	subs	r3, #1
    2a9a:	63a3      	str	r3, [r4, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    2a9c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    2a9e:	3301      	adds	r3, #1
    2aa0:	63a3      	str	r3, [r4, #56]	; 0x38
}
    2aa2:	b002      	add	sp, #8
    2aa4:	bd70      	pop	{r4, r5, r6, pc}
    2aa6:	46c0      	nop			; (mov r8, r8)
    2aa8:	000042f2 	.word	0x000042f2
    2aac:	00000138 	.word	0x00000138
    2ab0:	0000005c 	.word	0x0000005c

00002ab4 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
    2ab4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ab6:	465f      	mov	r7, fp
    2ab8:	4656      	mov	r6, sl
    2aba:	464d      	mov	r5, r9
    2abc:	b4e0      	push	{r5, r6, r7}
    2abe:	b084      	sub	sp, #16
    2ac0:	9003      	str	r0, [sp, #12]
    2ac2:	4689      	mov	r9, r1
    2ac4:	4d2d      	ldr	r5, [pc, #180]	; (2b7c <prvNotifyQueueSetContainer+0xc8>)
    2ac6:	447d      	add	r5, pc
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
    2ac8:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
    2aca:	2c00      	cmp	r4, #0
    2acc:	d101      	bne.n	2ad2 <prvNotifyQueueSetContainer+0x1e>
    2ace:	b672      	cpsid	i
    2ad0:	e7fe      	b.n	2ad0 <prvNotifyQueueSetContainer+0x1c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
    2ad2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    2ad4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    2ad6:	429a      	cmp	r2, r3
    2ad8:	d301      	bcc.n	2ade <prvNotifyQueueSetContainer+0x2a>
    2ada:	b672      	cpsid	i
    2adc:	e7fe      	b.n	2adc <prvNotifyQueueSetContainer+0x28>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
    2ade:	6ba2      	ldr	r2, [r4, #56]	; 0x38
#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
	BaseType_t xReturn = pdFALSE;
    2ae0:	2000      	movs	r0, #0
		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
    2ae2:	4293      	cmp	r3, r2
    2ae4:	d943      	bls.n	2b6e <prvNotifyQueueSetContainer+0xba>
		{
			traceQUEUE_SEND( pxQueueSetContainer );
    2ae6:	1c20      	adds	r0, r4, #0
    2ae8:	4b25      	ldr	r3, [pc, #148]	; (2b80 <prvNotifyQueueSetContainer+0xcc>)
    2aea:	58ee      	ldr	r6, [r5, r3]
    2aec:	47b0      	blx	r6
    2aee:	4b25      	ldr	r3, [pc, #148]	; (2b84 <prvNotifyQueueSetContainer+0xd0>)
    2af0:	58eb      	ldr	r3, [r5, r3]
    2af2:	9300      	str	r3, [sp, #0]
    2af4:	5c1b      	ldrb	r3, [r3, r0]
    2af6:	3320      	adds	r3, #32
    2af8:	b2db      	uxtb	r3, r3
    2afa:	469b      	mov	fp, r3
    2afc:	1c20      	adds	r0, r4, #0
    2afe:	47b0      	blx	r6
    2b00:	9a00      	ldr	r2, [sp, #0]
    2b02:	5c17      	ldrb	r7, [r2, r0]
    2b04:	1c20      	adds	r0, r4, #0
    2b06:	4b20      	ldr	r3, [pc, #128]	; (2b88 <prvNotifyQueueSetContainer+0xd4>)
    2b08:	58eb      	ldr	r3, [r5, r3]
    2b0a:	9301      	str	r3, [sp, #4]
    2b0c:	4798      	blx	r3
    2b0e:	1c02      	adds	r2, r0, #0
    2b10:	4658      	mov	r0, fp
    2b12:	1c39      	adds	r1, r7, #0
    2b14:	4b1d      	ldr	r3, [pc, #116]	; (2b8c <prvNotifyQueueSetContainer+0xd8>)
    2b16:	58eb      	ldr	r3, [r5, r3]
    2b18:	4798      	blx	r3
    2b1a:	1c20      	adds	r0, r4, #0
    2b1c:	47b0      	blx	r6
    2b1e:	9b00      	ldr	r3, [sp, #0]
    2b20:	5c18      	ldrb	r0, [r3, r0]
    2b22:	4682      	mov	sl, r0
    2b24:	1c20      	adds	r0, r4, #0
    2b26:	9a01      	ldr	r2, [sp, #4]
    2b28:	4790      	blx	r2
    2b2a:	1c07      	adds	r7, r0, #0
    2b2c:	1c20      	adds	r0, r4, #0
    2b2e:	47b0      	blx	r6
    2b30:	9a00      	ldr	r2, [sp, #0]
    2b32:	5c13      	ldrb	r3, [r2, r0]
    2b34:	2b02      	cmp	r3, #2
    2b36:	d003      	beq.n	2b40 <prvNotifyQueueSetContainer+0x8c>
    2b38:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    2b3a:	3301      	adds	r3, #1
    2b3c:	b2da      	uxtb	r2, r3
    2b3e:	e000      	b.n	2b42 <prvNotifyQueueSetContainer+0x8e>
    2b40:	2200      	movs	r2, #0
    2b42:	4650      	mov	r0, sl
    2b44:	1c39      	adds	r1, r7, #0
    2b46:	4b12      	ldr	r3, [pc, #72]	; (2b90 <prvNotifyQueueSetContainer+0xdc>)
    2b48:	58eb      	ldr	r3, [r5, r3]
    2b4a:	4798      	blx	r3
			/* The data copies is the handle of the queue that contains data. */
			prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
    2b4c:	1c20      	adds	r0, r4, #0
    2b4e:	a903      	add	r1, sp, #12
    2b50:	464a      	mov	r2, r9
    2b52:	4b10      	ldr	r3, [pc, #64]	; (2b94 <prvNotifyQueueSetContainer+0xe0>)
    2b54:	447b      	add	r3, pc
    2b56:	4798      	blx	r3
#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
	BaseType_t xReturn = pdFALSE;
    2b58:	2000      	movs	r0, #0
		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
		{
			traceQUEUE_SEND( pxQueueSetContainer );
			/* The data copies is the handle of the queue that contains data. */
			prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
			if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
    2b5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
    2b5c:	2b00      	cmp	r3, #0
    2b5e:	d006      	beq.n	2b6e <prvNotifyQueueSetContainer+0xba>
			{
				if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
    2b60:	1c20      	adds	r0, r4, #0
    2b62:	3024      	adds	r0, #36	; 0x24
    2b64:	4b0c      	ldr	r3, [pc, #48]	; (2b98 <prvNotifyQueueSetContainer+0xe4>)
    2b66:	58eb      	ldr	r3, [r5, r3]
    2b68:	4798      	blx	r3
#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
	BaseType_t xReturn = pdFALSE;
    2b6a:	1e43      	subs	r3, r0, #1
    2b6c:	4198      	sbcs	r0, r3
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
    2b6e:	b004      	add	sp, #16
    2b70:	bc1c      	pop	{r2, r3, r4}
    2b72:	4691      	mov	r9, r2
    2b74:	469a      	mov	sl, r3
    2b76:	46a3      	mov	fp, r4
    2b78:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b7a:	46c0      	nop			; (mov r8, r8)
    2b7c:	0000425a 	.word	0x0000425a
    2b80:	00000180 	.word	0x00000180
    2b84:	00000278 	.word	0x00000278
    2b88:	00000064 	.word	0x00000064
    2b8c:	00000228 	.word	0x00000228
    2b90:	00000274 	.word	0x00000274
    2b94:	fffffecd 	.word	0xfffffecd
    2b98:	00000104 	.word	0x00000104

00002b9c <prvCopyDataFromQueue>:
	++( pxQueue->uxMessagesWaiting );
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2b9c:	b570      	push	{r4, r5, r6, lr}
    2b9e:	b082      	sub	sp, #8
    2ba0:	4b0a      	ldr	r3, [pc, #40]	; (2bcc <prvCopyDataFromQueue+0x30>)
    2ba2:	447b      	add	r3, pc
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
    2ba4:	6805      	ldr	r5, [r0, #0]
    2ba6:	2d00      	cmp	r5, #0
    2ba8:	d00d      	beq.n	2bc6 <prvCopyDataFromQueue+0x2a>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    2baa:	6c02      	ldr	r2, [r0, #64]	; 0x40
    2bac:	68c6      	ldr	r6, [r0, #12]
    2bae:	18b4      	adds	r4, r6, r2
    2bb0:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2bb2:	6846      	ldr	r6, [r0, #4]
    2bb4:	42b4      	cmp	r4, r6
    2bb6:	d300      	bcc.n	2bba <prvCopyDataFromQueue+0x1e>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    2bb8:	60c5      	str	r5, [r0, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2bba:	68c4      	ldr	r4, [r0, #12]
    2bbc:	1c08      	adds	r0, r1, #0
    2bbe:	1c21      	adds	r1, r4, #0
    2bc0:	4c03      	ldr	r4, [pc, #12]	; (2bd0 <prvCopyDataFromQueue+0x34>)
    2bc2:	591c      	ldr	r4, [r3, r4]
    2bc4:	47a0      	blx	r4
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
    2bc6:	b002      	add	sp, #8
    2bc8:	bd70      	pop	{r4, r5, r6, pc}
    2bca:	46c0      	nop			; (mov r8, r8)
    2bcc:	0000417e 	.word	0x0000417e
    2bd0:	0000005c 	.word	0x0000005c

00002bd4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    2bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2bd6:	b083      	sub	sp, #12
    2bd8:	1c04      	adds	r4, r0, #0
    2bda:	4d2b      	ldr	r5, [pc, #172]	; (2c88 <prvUnlockQueue+0xb4>)
    2bdc:	447d      	add	r5, pc

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    2bde:	4b2b      	ldr	r3, [pc, #172]	; (2c8c <prvUnlockQueue+0xb8>)
    2be0:	58eb      	ldr	r3, [r5, r3]
    2be2:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2be4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    2be6:	2b00      	cmp	r3, #0
    2be8:	dd21      	ble.n	2c2e <prvUnlockQueue+0x5a>
				{
					/* Tasks that are removed from the event list will get added to
					the pending ready list as the scheduler is still suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    2bea:	1c27      	adds	r7, r4, #0
    2bec:	3724      	adds	r7, #36	; 0x24
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
    2bee:	4e28      	ldr	r6, [pc, #160]	; (2c90 <prvUnlockQueue+0xbc>)
    2bf0:	447e      	add	r6, pc
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
    2bf2:	6d63      	ldr	r3, [r4, #84]	; 0x54
    2bf4:	2b00      	cmp	r3, #0
    2bf6:	d008      	beq.n	2c0a <prvUnlockQueue+0x36>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
    2bf8:	1c20      	adds	r0, r4, #0
    2bfa:	2100      	movs	r1, #0
    2bfc:	47b0      	blx	r6
    2bfe:	2801      	cmp	r0, #1
    2c00:	d10f      	bne.n	2c22 <prvUnlockQueue+0x4e>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
    2c02:	4b24      	ldr	r3, [pc, #144]	; (2c94 <prvUnlockQueue+0xc0>)
    2c04:	58eb      	ldr	r3, [r5, r3]
    2c06:	4798      	blx	r3
    2c08:	e00b      	b.n	2c22 <prvUnlockQueue+0x4e>
				}
				else
				{
					/* Tasks that are removed from the event list will get added to
					the pending ready list as the scheduler is still suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    2c0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
    2c0c:	2b00      	cmp	r3, #0
    2c0e:	d00e      	beq.n	2c2e <prvUnlockQueue+0x5a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    2c10:	1c38      	adds	r0, r7, #0
    2c12:	4b21      	ldr	r3, [pc, #132]	; (2c98 <prvUnlockQueue+0xc4>)
    2c14:	58eb      	ldr	r3, [r5, r3]
    2c16:	4798      	blx	r3
    2c18:	2800      	cmp	r0, #0
    2c1a:	d002      	beq.n	2c22 <prvUnlockQueue+0x4e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
    2c1c:	4b1d      	ldr	r3, [pc, #116]	; (2c94 <prvUnlockQueue+0xc0>)
    2c1e:	58eb      	ldr	r3, [r5, r3]
    2c20:	4798      	blx	r3
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    2c22:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    2c24:	3b01      	subs	r3, #1
    2c26:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2c28:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    2c2a:	2b00      	cmp	r3, #0
    2c2c:	dce1      	bgt.n	2bf2 <prvUnlockQueue+0x1e>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2c2e:	2301      	movs	r3, #1
    2c30:	425b      	negs	r3, r3
    2c32:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
    2c34:	4b19      	ldr	r3, [pc, #100]	; (2c9c <prvUnlockQueue+0xc8>)
    2c36:	58eb      	ldr	r3, [r5, r3]
    2c38:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2c3a:	4b14      	ldr	r3, [pc, #80]	; (2c8c <prvUnlockQueue+0xb8>)
    2c3c:	58eb      	ldr	r3, [r5, r3]
    2c3e:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2c40:	6c63      	ldr	r3, [r4, #68]	; 0x44
    2c42:	2b00      	cmp	r3, #0
    2c44:	dd17      	ble.n	2c76 <prvUnlockQueue+0xa2>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    2c46:	6923      	ldr	r3, [r4, #16]
    2c48:	2b00      	cmp	r3, #0
    2c4a:	d014      	beq.n	2c76 <prvUnlockQueue+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2c4c:	1c27      	adds	r7, r4, #0
    2c4e:	3710      	adds	r7, #16
    2c50:	4b11      	ldr	r3, [pc, #68]	; (2c98 <prvUnlockQueue+0xc4>)
    2c52:	58ee      	ldr	r6, [r5, r3]
    2c54:	e002      	b.n	2c5c <prvUnlockQueue+0x88>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    2c56:	6923      	ldr	r3, [r4, #16]
    2c58:	2b00      	cmp	r3, #0
    2c5a:	d00c      	beq.n	2c76 <prvUnlockQueue+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2c5c:	1c38      	adds	r0, r7, #0
    2c5e:	47b0      	blx	r6
    2c60:	2800      	cmp	r0, #0
    2c62:	d002      	beq.n	2c6a <prvUnlockQueue+0x96>
				{
					vTaskMissedYield();
    2c64:	4b0b      	ldr	r3, [pc, #44]	; (2c94 <prvUnlockQueue+0xc0>)
    2c66:	58eb      	ldr	r3, [r5, r3]
    2c68:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2c6a:	6c63      	ldr	r3, [r4, #68]	; 0x44
    2c6c:	3b01      	subs	r3, #1
    2c6e:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2c70:	6c63      	ldr	r3, [r4, #68]	; 0x44
    2c72:	2b00      	cmp	r3, #0
    2c74:	dcef      	bgt.n	2c56 <prvUnlockQueue+0x82>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2c76:	2301      	movs	r3, #1
    2c78:	425b      	negs	r3, r3
    2c7a:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
    2c7c:	4b07      	ldr	r3, [pc, #28]	; (2c9c <prvUnlockQueue+0xc8>)
    2c7e:	58eb      	ldr	r3, [r5, r3]
    2c80:	4798      	blx	r3
}
    2c82:	b003      	add	sp, #12
    2c84:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2c86:	46c0      	nop			; (mov r8, r8)
    2c88:	00004144 	.word	0x00004144
    2c8c:	00000284 	.word	0x00000284
    2c90:	fffffec1 	.word	0xfffffec1
    2c94:	00000214 	.word	0x00000214
    2c98:	00000104 	.word	0x00000104
    2c9c:	00000010 	.word	0x00000010

00002ca0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    2ca0:	b570      	push	{r4, r5, r6, lr}
    2ca2:	b082      	sub	sp, #8
    2ca4:	1c04      	adds	r4, r0, #0
    2ca6:	1c0e      	adds	r6, r1, #0
    2ca8:	4d1b      	ldr	r5, [pc, #108]	; (2d18 <xQueueGenericReset+0x78>)
    2caa:	447d      	add	r5, pc
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
    2cac:	2800      	cmp	r0, #0
    2cae:	d101      	bne.n	2cb4 <xQueueGenericReset+0x14>
    2cb0:	b672      	cpsid	i
    2cb2:	e7fe      	b.n	2cb2 <xQueueGenericReset+0x12>

	taskENTER_CRITICAL();
    2cb4:	4b19      	ldr	r3, [pc, #100]	; (2d1c <xQueueGenericReset+0x7c>)
    2cb6:	58eb      	ldr	r3, [r5, r3]
    2cb8:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    2cba:	6823      	ldr	r3, [r4, #0]
    2cbc:	6c22      	ldr	r2, [r4, #64]	; 0x40
    2cbe:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    2cc0:	4350      	muls	r0, r2
    2cc2:	1819      	adds	r1, r3, r0
    2cc4:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    2cc6:	2100      	movs	r1, #0
    2cc8:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    2cca:	60a3      	str	r3, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    2ccc:	1a82      	subs	r2, r0, r2
    2cce:	189b      	adds	r3, r3, r2
    2cd0:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
    2cd2:	2301      	movs	r3, #1
    2cd4:	425b      	negs	r3, r3
    2cd6:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
    2cd8:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
    2cda:	2e00      	cmp	r6, #0
    2cdc:	d10d      	bne.n	2cfa <xQueueGenericReset+0x5a>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    2cde:	6921      	ldr	r1, [r4, #16]
    2ce0:	2900      	cmp	r1, #0
    2ce2:	d012      	beq.n	2d0a <xQueueGenericReset+0x6a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    2ce4:	1c20      	adds	r0, r4, #0
    2ce6:	3010      	adds	r0, #16
    2ce8:	4b0d      	ldr	r3, [pc, #52]	; (2d20 <xQueueGenericReset+0x80>)
    2cea:	58eb      	ldr	r3, [r5, r3]
    2cec:	4798      	blx	r3
    2cee:	2801      	cmp	r0, #1
    2cf0:	d10b      	bne.n	2d0a <xQueueGenericReset+0x6a>
				{
					queueYIELD_IF_USING_PREEMPTION();
    2cf2:	4b0c      	ldr	r3, [pc, #48]	; (2d24 <xQueueGenericReset+0x84>)
    2cf4:	58eb      	ldr	r3, [r5, r3]
    2cf6:	4798      	blx	r3
    2cf8:	e007      	b.n	2d0a <xQueueGenericReset+0x6a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    2cfa:	1c20      	adds	r0, r4, #0
    2cfc:	3010      	adds	r0, #16
    2cfe:	4b0a      	ldr	r3, [pc, #40]	; (2d28 <xQueueGenericReset+0x88>)
    2d00:	58ee      	ldr	r6, [r5, r3]
    2d02:	47b0      	blx	r6
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    2d04:	1c20      	adds	r0, r4, #0
    2d06:	3024      	adds	r0, #36	; 0x24
    2d08:	47b0      	blx	r6
		}
	}
	taskEXIT_CRITICAL();
    2d0a:	4b08      	ldr	r3, [pc, #32]	; (2d2c <xQueueGenericReset+0x8c>)
    2d0c:	58eb      	ldr	r3, [r5, r3]
    2d0e:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
    2d10:	2001      	movs	r0, #1
    2d12:	b002      	add	sp, #8
    2d14:	bd70      	pop	{r4, r5, r6, pc}
    2d16:	46c0      	nop			; (mov r8, r8)
    2d18:	00004076 	.word	0x00004076
    2d1c:	00000284 	.word	0x00000284
    2d20:	00000104 	.word	0x00000104
    2d24:	00000178 	.word	0x00000178
    2d28:	000000e8 	.word	0x000000e8
    2d2c:	00000010 	.word	0x00000010

00002d30 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    2d30:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d32:	4657      	mov	r7, sl
    2d34:	464e      	mov	r6, r9
    2d36:	4645      	mov	r5, r8
    2d38:	b4e0      	push	{r5, r6, r7}
    2d3a:	b082      	sub	sp, #8
    2d3c:	1c05      	adds	r5, r0, #0
    2d3e:	4688      	mov	r8, r1
    2d40:	1c16      	adds	r6, r2, #0
    2d42:	4f32      	ldr	r7, [pc, #200]	; (2e0c <xQueueGenericCreate+0xdc>)
    2d44:	447f      	add	r7, pc
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( UBaseType_t ) 0 )
    2d46:	2800      	cmp	r0, #0
    2d48:	d01e      	beq.n	2d88 <xQueueGenericCreate+0x58>
	{
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    2d4a:	2058      	movs	r0, #88	; 0x58
    2d4c:	4b30      	ldr	r3, [pc, #192]	; (2e10 <xQueueGenericCreate+0xe0>)
    2d4e:	58fb      	ldr	r3, [r7, r3]
    2d50:	4798      	blx	r3
    2d52:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
    2d54:	d018      	beq.n	2d88 <xQueueGenericCreate+0x58>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2d56:	4640      	mov	r0, r8
    2d58:	4368      	muls	r0, r5
    2d5a:	3001      	adds	r0, #1

			pxNewQueue->pcHead = ( int8_t * ) pvPortMalloc( xQueueSizeInBytes );
    2d5c:	4b2c      	ldr	r3, [pc, #176]	; (2e10 <xQueueGenericCreate+0xe0>)
    2d5e:	58fb      	ldr	r3, [r7, r3]
    2d60:	4798      	blx	r3
    2d62:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
    2d64:	2800      	cmp	r0, #0
    2d66:	d111      	bne.n	2d8c <xQueueGenericCreate+0x5c>
				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
    2d68:	4b2a      	ldr	r3, [pc, #168]	; (2e14 <xQueueGenericCreate+0xe4>)
    2d6a:	58fb      	ldr	r3, [r7, r3]
    2d6c:	5d99      	ldrb	r1, [r3, r6]
    2d6e:	1c08      	adds	r0, r1, #0
    2d70:	3040      	adds	r0, #64	; 0x40
    2d72:	b2c0      	uxtb	r0, r0
    2d74:	2200      	movs	r2, #0
    2d76:	4b28      	ldr	r3, [pc, #160]	; (2e18 <xQueueGenericCreate+0xe8>)
    2d78:	58fb      	ldr	r3, [r7, r3]
    2d7a:	4798      	blx	r3
				vPortFree( pxNewQueue );
    2d7c:	1c20      	adds	r0, r4, #0
    2d7e:	4b27      	ldr	r3, [pc, #156]	; (2e1c <xQueueGenericCreate+0xec>)
    2d80:	58fb      	ldr	r3, [r7, r3]
    2d82:	4798      	blx	r3
    2d84:	e000      	b.n	2d88 <xQueueGenericCreate+0x58>
    2d86:	e7fe      	b.n	2d86 <xQueueGenericCreate+0x56>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
    2d88:	b672      	cpsid	i
    2d8a:	e7fc      	b.n	2d86 <xQueueGenericCreate+0x56>
			pxNewQueue->pcHead = ( int8_t * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
    2d8c:	63e5      	str	r5, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
    2d8e:	4643      	mov	r3, r8
    2d90:	6423      	str	r3, [r4, #64]	; 0x40
				( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    2d92:	1c20      	adds	r0, r4, #0
    2d94:	2101      	movs	r1, #1
    2d96:	4b22      	ldr	r3, [pc, #136]	; (2e20 <xQueueGenericCreate+0xf0>)
    2d98:	58fb      	ldr	r3, [r7, r3]
    2d9a:	4798      	blx	r3

				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
    2d9c:	2350      	movs	r3, #80	; 0x50
    2d9e:	54e6      	strb	r6, [r4, r3]
				}
				#endif /* configUSE_TRACE_FACILITY */

				#if( configUSE_QUEUE_SETS == 1 )
				{
					pxNewQueue->pxQueueSetContainer = NULL;
    2da0:	2300      	movs	r3, #0
    2da2:	6563      	str	r3, [r4, #84]	; 0x54
				}
				#endif /* configUSE_QUEUE_SETS */

				traceQUEUE_CREATE( pxNewQueue );
    2da4:	1c20      	adds	r0, r4, #0
    2da6:	4b1f      	ldr	r3, [pc, #124]	; (2e24 <xQueueGenericCreate+0xf4>)
    2da8:	58fe      	ldr	r6, [r7, r3]
    2daa:	47b0      	blx	r6
    2dac:	4b19      	ldr	r3, [pc, #100]	; (2e14 <xQueueGenericCreate+0xe4>)
    2dae:	58fd      	ldr	r5, [r7, r3]
    2db0:	5c28      	ldrb	r0, [r5, r0]
    2db2:	4b1d      	ldr	r3, [pc, #116]	; (2e28 <xQueueGenericCreate+0xf8>)
    2db4:	58fb      	ldr	r3, [r7, r3]
    2db6:	4798      	blx	r3
    2db8:	64e0      	str	r0, [r4, #76]	; 0x4c
    2dba:	1c20      	adds	r0, r4, #0
    2dbc:	47b0      	blx	r6
    2dbe:	5c2b      	ldrb	r3, [r5, r0]
    2dc0:	3318      	adds	r3, #24
    2dc2:	b2db      	uxtb	r3, r3
    2dc4:	469a      	mov	sl, r3
    2dc6:	1c20      	adds	r0, r4, #0
    2dc8:	47b0      	blx	r6
    2dca:	5c28      	ldrb	r0, [r5, r0]
    2dcc:	4681      	mov	r9, r0
    2dce:	1c20      	adds	r0, r4, #0
    2dd0:	4b16      	ldr	r3, [pc, #88]	; (2e2c <xQueueGenericCreate+0xfc>)
    2dd2:	58fb      	ldr	r3, [r7, r3]
    2dd4:	9300      	str	r3, [sp, #0]
    2dd6:	4798      	blx	r3
    2dd8:	1c02      	adds	r2, r0, #0
    2dda:	4650      	mov	r0, sl
    2ddc:	4649      	mov	r1, r9
    2dde:	4b0e      	ldr	r3, [pc, #56]	; (2e18 <xQueueGenericCreate+0xe8>)
    2de0:	58fb      	ldr	r3, [r7, r3]
    2de2:	4798      	blx	r3
    2de4:	1c20      	adds	r0, r4, #0
    2de6:	47b0      	blx	r6
    2de8:	5c2d      	ldrb	r5, [r5, r0]
    2dea:	1c20      	adds	r0, r4, #0
    2dec:	9b00      	ldr	r3, [sp, #0]
    2dee:	4798      	blx	r3
    2df0:	1c01      	adds	r1, r0, #0
    2df2:	1c28      	adds	r0, r5, #0
    2df4:	2200      	movs	r2, #0
    2df6:	4b0e      	ldr	r3, [pc, #56]	; (2e30 <xQueueGenericCreate+0x100>)
    2df8:	58fb      	ldr	r3, [r7, r3]
    2dfa:	4798      	blx	r3
	}

	configASSERT( xReturn );

	return xReturn;
}
    2dfc:	1c20      	adds	r0, r4, #0
    2dfe:	b002      	add	sp, #8
    2e00:	bc1c      	pop	{r2, r3, r4}
    2e02:	4690      	mov	r8, r2
    2e04:	4699      	mov	r9, r3
    2e06:	46a2      	mov	sl, r4
    2e08:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e0a:	46c0      	nop			; (mov r8, r8)
    2e0c:	00003fdc 	.word	0x00003fdc
    2e10:	000000d4 	.word	0x000000d4
    2e14:	00000278 	.word	0x00000278
    2e18:	00000228 	.word	0x00000228
    2e1c:	00000080 	.word	0x00000080
    2e20:	00000234 	.word	0x00000234
    2e24:	00000180 	.word	0x00000180
    2e28:	0000028c 	.word	0x0000028c
    2e2c:	00000064 	.word	0x00000064
    2e30:	00000274 	.word	0x00000274

00002e34 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    2e34:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e36:	465f      	mov	r7, fp
    2e38:	4656      	mov	r6, sl
    2e3a:	464d      	mov	r5, r9
    2e3c:	4644      	mov	r4, r8
    2e3e:	b4f0      	push	{r4, r5, r6, r7}
    2e40:	b089      	sub	sp, #36	; 0x24
    2e42:	1c05      	adds	r5, r0, #0
    2e44:	4688      	mov	r8, r1
    2e46:	9205      	str	r2, [sp, #20]
    2e48:	1c1e      	adds	r6, r3, #0
    2e4a:	4c9c      	ldr	r4, [pc, #624]	; (30bc <xQueueGenericSend+0x288>)
    2e4c:	447c      	add	r4, pc
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
    2e4e:	2800      	cmp	r0, #0
    2e50:	d101      	bne.n	2e56 <xQueueGenericSend+0x22>
    2e52:	b672      	cpsid	i
    2e54:	e7fe      	b.n	2e54 <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    2e56:	2900      	cmp	r1, #0
    2e58:	d104      	bne.n	2e64 <xQueueGenericSend+0x30>
    2e5a:	6c03      	ldr	r3, [r0, #64]	; 0x40
    2e5c:	2b00      	cmp	r3, #0
    2e5e:	d001      	beq.n	2e64 <xQueueGenericSend+0x30>
    2e60:	b672      	cpsid	i
    2e62:	e7fe      	b.n	2e62 <xQueueGenericSend+0x2e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    2e64:	2e02      	cmp	r6, #2
    2e66:	d104      	bne.n	2e72 <xQueueGenericSend+0x3e>
    2e68:	6bea      	ldr	r2, [r5, #60]	; 0x3c
    2e6a:	2a01      	cmp	r2, #1
    2e6c:	d001      	beq.n	2e72 <xQueueGenericSend+0x3e>
    2e6e:	b672      	cpsid	i
    2e70:	e7fe      	b.n	2e70 <xQueueGenericSend+0x3c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    2e72:	4b93      	ldr	r3, [pc, #588]	; (30c0 <xQueueGenericSend+0x28c>)
    2e74:	58e3      	ldr	r3, [r4, r3]
    2e76:	4798      	blx	r3
    2e78:	2800      	cmp	r0, #0
    2e7a:	d102      	bne.n	2e82 <xQueueGenericSend+0x4e>
    2e7c:	9b05      	ldr	r3, [sp, #20]
    2e7e:	2b00      	cmp	r3, #0
    2e80:	d107      	bne.n	2e92 <xQueueGenericSend+0x5e>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    2e82:	2200      	movs	r2, #0
    2e84:	4692      	mov	sl, r2
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    2e86:	4b8f      	ldr	r3, [pc, #572]	; (30c4 <xQueueGenericSend+0x290>)
    2e88:	58e3      	ldr	r3, [r4, r3]
    2e8a:	9302      	str	r3, [sp, #8]
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    2e8c:	ab06      	add	r3, sp, #24
    2e8e:	4699      	mov	r9, r3
    2e90:	e001      	b.n	2e96 <xQueueGenericSend+0x62>
	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    2e92:	b672      	cpsid	i
    2e94:	e7fe      	b.n	2e94 <xQueueGenericSend+0x60>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    2e96:	9a02      	ldr	r2, [sp, #8]
    2e98:	4790      	blx	r2
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    2e9a:	6bab      	ldr	r3, [r5, #56]	; 0x38
    2e9c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
    2e9e:	4293      	cmp	r3, r2
    2ea0:	d301      	bcc.n	2ea6 <xQueueGenericSend+0x72>
    2ea2:	2e02      	cmp	r6, #2
    2ea4:	d15c      	bne.n	2f60 <xQueueGenericSend+0x12c>
			{
				traceQUEUE_SEND( pxQueue );
    2ea6:	1c28      	adds	r0, r5, #0
    2ea8:	4b87      	ldr	r3, [pc, #540]	; (30c8 <xQueueGenericSend+0x294>)
    2eaa:	58e3      	ldr	r3, [r4, r3]
    2eac:	9301      	str	r3, [sp, #4]
    2eae:	4798      	blx	r3
    2eb0:	4b86      	ldr	r3, [pc, #536]	; (30cc <xQueueGenericSend+0x298>)
    2eb2:	58e3      	ldr	r3, [r4, r3]
    2eb4:	9302      	str	r3, [sp, #8]
    2eb6:	5c1b      	ldrb	r3, [r3, r0]
    2eb8:	3320      	adds	r3, #32
    2eba:	b2db      	uxtb	r3, r3
    2ebc:	469a      	mov	sl, r3
    2ebe:	1c28      	adds	r0, r5, #0
    2ec0:	9b01      	ldr	r3, [sp, #4]
    2ec2:	4798      	blx	r3
    2ec4:	9a02      	ldr	r2, [sp, #8]
    2ec6:	5c17      	ldrb	r7, [r2, r0]
    2ec8:	1c28      	adds	r0, r5, #0
    2eca:	4b81      	ldr	r3, [pc, #516]	; (30d0 <xQueueGenericSend+0x29c>)
    2ecc:	58e3      	ldr	r3, [r4, r3]
    2ece:	9303      	str	r3, [sp, #12]
    2ed0:	4798      	blx	r3
    2ed2:	1c02      	adds	r2, r0, #0
    2ed4:	4650      	mov	r0, sl
    2ed6:	1c39      	adds	r1, r7, #0
    2ed8:	4b7e      	ldr	r3, [pc, #504]	; (30d4 <xQueueGenericSend+0x2a0>)
    2eda:	58e3      	ldr	r3, [r4, r3]
    2edc:	4798      	blx	r3
    2ede:	1c28      	adds	r0, r5, #0
    2ee0:	9b01      	ldr	r3, [sp, #4]
    2ee2:	4798      	blx	r3
    2ee4:	9a02      	ldr	r2, [sp, #8]
    2ee6:	5c10      	ldrb	r0, [r2, r0]
    2ee8:	4681      	mov	r9, r0
    2eea:	1c28      	adds	r0, r5, #0
    2eec:	9b03      	ldr	r3, [sp, #12]
    2eee:	4798      	blx	r3
    2ef0:	1c07      	adds	r7, r0, #0
    2ef2:	1c28      	adds	r0, r5, #0
    2ef4:	9a01      	ldr	r2, [sp, #4]
    2ef6:	4790      	blx	r2
    2ef8:	9a02      	ldr	r2, [sp, #8]
    2efa:	5c13      	ldrb	r3, [r2, r0]
    2efc:	2b02      	cmp	r3, #2
    2efe:	d003      	beq.n	2f08 <xQueueGenericSend+0xd4>
    2f00:	6baa      	ldr	r2, [r5, #56]	; 0x38
    2f02:	3201      	adds	r2, #1
    2f04:	b2d2      	uxtb	r2, r2
    2f06:	e000      	b.n	2f0a <xQueueGenericSend+0xd6>
    2f08:	2200      	movs	r2, #0
    2f0a:	4648      	mov	r0, r9
    2f0c:	1c39      	adds	r1, r7, #0
    2f0e:	4b72      	ldr	r3, [pc, #456]	; (30d8 <xQueueGenericSend+0x2a4>)
    2f10:	58e3      	ldr	r3, [r4, r3]
    2f12:	4798      	blx	r3
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    2f14:	1c28      	adds	r0, r5, #0
    2f16:	4641      	mov	r1, r8
    2f18:	1c32      	adds	r2, r6, #0
    2f1a:	4b70      	ldr	r3, [pc, #448]	; (30dc <xQueueGenericSend+0x2a8>)
    2f1c:	447b      	add	r3, pc
    2f1e:	4798      	blx	r3

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
    2f20:	6d6b      	ldr	r3, [r5, #84]	; 0x54
    2f22:	2b00      	cmp	r3, #0
    2f24:	d00a      	beq.n	2f3c <xQueueGenericSend+0x108>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
    2f26:	1c28      	adds	r0, r5, #0
    2f28:	1c31      	adds	r1, r6, #0
    2f2a:	4b6d      	ldr	r3, [pc, #436]	; (30e0 <xQueueGenericSend+0x2ac>)
    2f2c:	447b      	add	r3, pc
    2f2e:	4798      	blx	r3
    2f30:	2801      	cmp	r0, #1
    2f32:	d110      	bne.n	2f56 <xQueueGenericSend+0x122>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
    2f34:	4b6b      	ldr	r3, [pc, #428]	; (30e4 <xQueueGenericSend+0x2b0>)
    2f36:	58e3      	ldr	r3, [r4, r3]
    2f38:	4798      	blx	r3
    2f3a:	e00c      	b.n	2f56 <xQueueGenericSend+0x122>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    2f3c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    2f3e:	2a00      	cmp	r2, #0
    2f40:	d009      	beq.n	2f56 <xQueueGenericSend+0x122>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    2f42:	1c28      	adds	r0, r5, #0
    2f44:	3024      	adds	r0, #36	; 0x24
    2f46:	4b68      	ldr	r3, [pc, #416]	; (30e8 <xQueueGenericSend+0x2b4>)
    2f48:	58e3      	ldr	r3, [r4, r3]
    2f4a:	4798      	blx	r3
    2f4c:	2801      	cmp	r0, #1
    2f4e:	d102      	bne.n	2f56 <xQueueGenericSend+0x122>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
    2f50:	4b64      	ldr	r3, [pc, #400]	; (30e4 <xQueueGenericSend+0x2b0>)
    2f52:	58e3      	ldr	r3, [r4, r3]
    2f54:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    2f56:	4b65      	ldr	r3, [pc, #404]	; (30ec <xQueueGenericSend+0x2b8>)
    2f58:	58e3      	ldr	r3, [r4, r3]
    2f5a:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
    2f5c:	2001      	movs	r0, #1
    2f5e:	e0a5      	b.n	30ac <xQueueGenericSend+0x278>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2f60:	9b05      	ldr	r3, [sp, #20]
    2f62:	2b00      	cmp	r3, #0
    2f64:	d11c      	bne.n	2fa0 <xQueueGenericSend+0x16c>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2f66:	4b61      	ldr	r3, [pc, #388]	; (30ec <xQueueGenericSend+0x2b8>)
    2f68:	58e3      	ldr	r3, [r4, r3]
    2f6a:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
    2f6c:	1c28      	adds	r0, r5, #0
    2f6e:	4b56      	ldr	r3, [pc, #344]	; (30c8 <xQueueGenericSend+0x294>)
    2f70:	58e3      	ldr	r3, [r4, r3]
    2f72:	9301      	str	r3, [sp, #4]
    2f74:	4798      	blx	r3
    2f76:	4b55      	ldr	r3, [pc, #340]	; (30cc <xQueueGenericSend+0x298>)
    2f78:	58e6      	ldr	r6, [r4, r3]
    2f7a:	5c33      	ldrb	r3, [r6, r0]
    2f7c:	3348      	adds	r3, #72	; 0x48
    2f7e:	b2df      	uxtb	r7, r3
    2f80:	1c28      	adds	r0, r5, #0
    2f82:	9a01      	ldr	r2, [sp, #4]
    2f84:	4790      	blx	r2
    2f86:	5c36      	ldrb	r6, [r6, r0]
    2f88:	1c28      	adds	r0, r5, #0
    2f8a:	4b51      	ldr	r3, [pc, #324]	; (30d0 <xQueueGenericSend+0x29c>)
    2f8c:	58e3      	ldr	r3, [r4, r3]
    2f8e:	4798      	blx	r3
    2f90:	1c02      	adds	r2, r0, #0
    2f92:	1c38      	adds	r0, r7, #0
    2f94:	1c31      	adds	r1, r6, #0
    2f96:	4b4f      	ldr	r3, [pc, #316]	; (30d4 <xQueueGenericSend+0x2a0>)
    2f98:	58e3      	ldr	r3, [r4, r3]
    2f9a:	4798      	blx	r3
					return errQUEUE_FULL;
    2f9c:	2000      	movs	r0, #0
    2f9e:	e085      	b.n	30ac <xQueueGenericSend+0x278>
				}
				else if( xEntryTimeSet == pdFALSE )
    2fa0:	4653      	mov	r3, sl
    2fa2:	2b00      	cmp	r3, #0
    2fa4:	d105      	bne.n	2fb2 <xQueueGenericSend+0x17e>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    2fa6:	4648      	mov	r0, r9
    2fa8:	4b51      	ldr	r3, [pc, #324]	; (30f0 <xQueueGenericSend+0x2bc>)
    2faa:	58e3      	ldr	r3, [r4, r3]
    2fac:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
    2fae:	2201      	movs	r2, #1
    2fb0:	4692      	mov	sl, r2
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    2fb2:	4b4e      	ldr	r3, [pc, #312]	; (30ec <xQueueGenericSend+0x2b8>)
    2fb4:	58e3      	ldr	r3, [r4, r3]
    2fb6:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    2fb8:	4b4e      	ldr	r3, [pc, #312]	; (30f4 <xQueueGenericSend+0x2c0>)
    2fba:	58e3      	ldr	r3, [r4, r3]
    2fbc:	4798      	blx	r3
		prvLockQueue( pxQueue );
    2fbe:	4b41      	ldr	r3, [pc, #260]	; (30c4 <xQueueGenericSend+0x290>)
    2fc0:	58e3      	ldr	r3, [r4, r3]
    2fc2:	4798      	blx	r3
    2fc4:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    2fc6:	3301      	adds	r3, #1
    2fc8:	d101      	bne.n	2fce <xQueueGenericSend+0x19a>
    2fca:	2300      	movs	r3, #0
    2fcc:	646b      	str	r3, [r5, #68]	; 0x44
    2fce:	6cab      	ldr	r3, [r5, #72]	; 0x48
    2fd0:	3301      	adds	r3, #1
    2fd2:	d101      	bne.n	2fd8 <xQueueGenericSend+0x1a4>
    2fd4:	2300      	movs	r3, #0
    2fd6:	64ab      	str	r3, [r5, #72]	; 0x48
    2fd8:	4b44      	ldr	r3, [pc, #272]	; (30ec <xQueueGenericSend+0x2b8>)
    2fda:	58e3      	ldr	r3, [r4, r3]
    2fdc:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2fde:	4648      	mov	r0, r9
    2fe0:	a905      	add	r1, sp, #20
    2fe2:	4b45      	ldr	r3, [pc, #276]	; (30f8 <xQueueGenericSend+0x2c4>)
    2fe4:	58e3      	ldr	r3, [r4, r3]
    2fe6:	4798      	blx	r3
    2fe8:	2800      	cmp	r0, #0
    2fea:	d13f      	bne.n	306c <xQueueGenericSend+0x238>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2fec:	4b35      	ldr	r3, [pc, #212]	; (30c4 <xQueueGenericSend+0x290>)
    2fee:	58e3      	ldr	r3, [r4, r3]
    2ff0:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2ff2:	6bab      	ldr	r3, [r5, #56]	; 0x38
    2ff4:	469b      	mov	fp, r3
    2ff6:	6bef      	ldr	r7, [r5, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
    2ff8:	4b3c      	ldr	r3, [pc, #240]	; (30ec <xQueueGenericSend+0x2b8>)
    2ffa:	58e3      	ldr	r3, [r4, r3]
    2ffc:	4798      	blx	r3
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    2ffe:	45bb      	cmp	fp, r7
    3000:	d12c      	bne.n	305c <xQueueGenericSend+0x228>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
    3002:	1c28      	adds	r0, r5, #0
    3004:	4b30      	ldr	r3, [pc, #192]	; (30c8 <xQueueGenericSend+0x294>)
    3006:	58e3      	ldr	r3, [r4, r3]
    3008:	9301      	str	r3, [sp, #4]
    300a:	4798      	blx	r3
    300c:	4b2f      	ldr	r3, [pc, #188]	; (30cc <xQueueGenericSend+0x298>)
    300e:	58e7      	ldr	r7, [r4, r3]
    3010:	5c3b      	ldrb	r3, [r7, r0]
    3012:	3370      	adds	r3, #112	; 0x70
    3014:	b2db      	uxtb	r3, r3
    3016:	469b      	mov	fp, r3
    3018:	1c28      	adds	r0, r5, #0
    301a:	9a01      	ldr	r2, [sp, #4]
    301c:	4790      	blx	r2
    301e:	5c3f      	ldrb	r7, [r7, r0]
    3020:	1c28      	adds	r0, r5, #0
    3022:	4b2b      	ldr	r3, [pc, #172]	; (30d0 <xQueueGenericSend+0x29c>)
    3024:	58e3      	ldr	r3, [r4, r3]
    3026:	4798      	blx	r3
    3028:	1c02      	adds	r2, r0, #0
    302a:	4658      	mov	r0, fp
    302c:	1c39      	adds	r1, r7, #0
    302e:	4b29      	ldr	r3, [pc, #164]	; (30d4 <xQueueGenericSend+0x2a0>)
    3030:	58e3      	ldr	r3, [r4, r3]
    3032:	4798      	blx	r3
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    3034:	1c28      	adds	r0, r5, #0
    3036:	3010      	adds	r0, #16
    3038:	9905      	ldr	r1, [sp, #20]
    303a:	4b30      	ldr	r3, [pc, #192]	; (30fc <xQueueGenericSend+0x2c8>)
    303c:	58e3      	ldr	r3, [r4, r3]
    303e:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    3040:	1c28      	adds	r0, r5, #0
    3042:	4b2f      	ldr	r3, [pc, #188]	; (3100 <xQueueGenericSend+0x2cc>)
    3044:	447b      	add	r3, pc
    3046:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    3048:	4b2e      	ldr	r3, [pc, #184]	; (3104 <xQueueGenericSend+0x2d0>)
    304a:	58e3      	ldr	r3, [r4, r3]
    304c:	4798      	blx	r3
    304e:	2800      	cmp	r0, #0
    3050:	d000      	beq.n	3054 <xQueueGenericSend+0x220>
    3052:	e720      	b.n	2e96 <xQueueGenericSend+0x62>
				{
					portYIELD_WITHIN_API();
    3054:	4b23      	ldr	r3, [pc, #140]	; (30e4 <xQueueGenericSend+0x2b0>)
    3056:	58e3      	ldr	r3, [r4, r3]
    3058:	4798      	blx	r3
    305a:	e71c      	b.n	2e96 <xQueueGenericSend+0x62>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    305c:	1c28      	adds	r0, r5, #0
    305e:	4b2a      	ldr	r3, [pc, #168]	; (3108 <xQueueGenericSend+0x2d4>)
    3060:	447b      	add	r3, pc
    3062:	4798      	blx	r3
				( void ) xTaskResumeAll();
    3064:	4b27      	ldr	r3, [pc, #156]	; (3104 <xQueueGenericSend+0x2d0>)
    3066:	58e3      	ldr	r3, [r4, r3]
    3068:	4798      	blx	r3
    306a:	e714      	b.n	2e96 <xQueueGenericSend+0x62>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    306c:	1c28      	adds	r0, r5, #0
    306e:	4b27      	ldr	r3, [pc, #156]	; (310c <xQueueGenericSend+0x2d8>)
    3070:	447b      	add	r3, pc
    3072:	4798      	blx	r3
			( void ) xTaskResumeAll();
    3074:	4b23      	ldr	r3, [pc, #140]	; (3104 <xQueueGenericSend+0x2d0>)
    3076:	58e3      	ldr	r3, [r4, r3]
    3078:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
    307a:	1c28      	adds	r0, r5, #0
    307c:	4b12      	ldr	r3, [pc, #72]	; (30c8 <xQueueGenericSend+0x294>)
    307e:	58e3      	ldr	r3, [r4, r3]
    3080:	9301      	str	r3, [sp, #4]
    3082:	4798      	blx	r3
    3084:	4b11      	ldr	r3, [pc, #68]	; (30cc <xQueueGenericSend+0x298>)
    3086:	58e6      	ldr	r6, [r4, r3]
    3088:	5c33      	ldrb	r3, [r6, r0]
    308a:	3348      	adds	r3, #72	; 0x48
    308c:	b2df      	uxtb	r7, r3
    308e:	1c28      	adds	r0, r5, #0
    3090:	9b01      	ldr	r3, [sp, #4]
    3092:	4798      	blx	r3
    3094:	5c36      	ldrb	r6, [r6, r0]
    3096:	1c28      	adds	r0, r5, #0
    3098:	4b0d      	ldr	r3, [pc, #52]	; (30d0 <xQueueGenericSend+0x29c>)
    309a:	58e3      	ldr	r3, [r4, r3]
    309c:	4798      	blx	r3
    309e:	1c02      	adds	r2, r0, #0
    30a0:	1c38      	adds	r0, r7, #0
    30a2:	1c31      	adds	r1, r6, #0
    30a4:	4b0b      	ldr	r3, [pc, #44]	; (30d4 <xQueueGenericSend+0x2a0>)
    30a6:	58e3      	ldr	r3, [r4, r3]
    30a8:	4798      	blx	r3
			return errQUEUE_FULL;
    30aa:	2000      	movs	r0, #0
		}
	}
}
    30ac:	b009      	add	sp, #36	; 0x24
    30ae:	bc3c      	pop	{r2, r3, r4, r5}
    30b0:	4690      	mov	r8, r2
    30b2:	4699      	mov	r9, r3
    30b4:	46a2      	mov	sl, r4
    30b6:	46ab      	mov	fp, r5
    30b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    30ba:	46c0      	nop			; (mov r8, r8)
    30bc:	00003ed4 	.word	0x00003ed4
    30c0:	00000250 	.word	0x00000250
    30c4:	00000284 	.word	0x00000284
    30c8:	00000180 	.word	0x00000180
    30cc:	00000278 	.word	0x00000278
    30d0:	00000064 	.word	0x00000064
    30d4:	00000228 	.word	0x00000228
    30d8:	00000274 	.word	0x00000274
    30dc:	fffffb05 	.word	0xfffffb05
    30e0:	fffffb85 	.word	0xfffffb85
    30e4:	00000178 	.word	0x00000178
    30e8:	00000104 	.word	0x00000104
    30ec:	00000010 	.word	0x00000010
    30f0:	00000280 	.word	0x00000280
    30f4:	00000128 	.word	0x00000128
    30f8:	00000120 	.word	0x00000120
    30fc:	00000060 	.word	0x00000060
    3100:	fffffb8d 	.word	0xfffffb8d
    3104:	000001d8 	.word	0x000001d8
    3108:	fffffb71 	.word	0xfffffb71
    310c:	fffffb61 	.word	0xfffffb61

00003110 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    3110:	b5f0      	push	{r4, r5, r6, r7, lr}
    3112:	465f      	mov	r7, fp
    3114:	4656      	mov	r6, sl
    3116:	464d      	mov	r5, r9
    3118:	4644      	mov	r4, r8
    311a:	b4f0      	push	{r4, r5, r6, r7}
    311c:	b085      	sub	sp, #20
    311e:	1c04      	adds	r4, r0, #0
    3120:	1c0f      	adds	r7, r1, #0
    3122:	1c16      	adds	r6, r2, #0
    3124:	4698      	mov	r8, r3
    3126:	4d56      	ldr	r5, [pc, #344]	; (3280 <xQueueGenericSendFromISR+0x170>)
    3128:	447d      	add	r5, pc
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
    312a:	2800      	cmp	r0, #0
    312c:	d101      	bne.n	3132 <xQueueGenericSendFromISR+0x22>
    312e:	b672      	cpsid	i
    3130:	e7fe      	b.n	3130 <xQueueGenericSendFromISR+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    3132:	2900      	cmp	r1, #0
    3134:	d104      	bne.n	3140 <xQueueGenericSendFromISR+0x30>
    3136:	6c02      	ldr	r2, [r0, #64]	; 0x40
    3138:	2a00      	cmp	r2, #0
    313a:	d001      	beq.n	3140 <xQueueGenericSendFromISR+0x30>
    313c:	b672      	cpsid	i
    313e:	e7fe      	b.n	313e <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    3140:	4643      	mov	r3, r8
    3142:	2b02      	cmp	r3, #2
    3144:	d000      	beq.n	3148 <xQueueGenericSendFromISR+0x38>
    3146:	e07f      	b.n	3248 <xQueueGenericSendFromISR+0x138>
    3148:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    314a:	2a01      	cmp	r2, #1
    314c:	d100      	bne.n	3150 <xQueueGenericSendFromISR+0x40>
    314e:	e084      	b.n	325a <xQueueGenericSendFromISR+0x14a>
    3150:	b672      	cpsid	i
    3152:	e7fe      	b.n	3152 <xQueueGenericSendFromISR+0x42>
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );
    3154:	1c20      	adds	r0, r4, #0
    3156:	4b4b      	ldr	r3, [pc, #300]	; (3284 <xQueueGenericSendFromISR+0x174>)
    3158:	58eb      	ldr	r3, [r5, r3]
    315a:	9300      	str	r3, [sp, #0]
    315c:	4798      	blx	r3
    315e:	4b4a      	ldr	r3, [pc, #296]	; (3288 <xQueueGenericSendFromISR+0x178>)
    3160:	58eb      	ldr	r3, [r5, r3]
    3162:	9301      	str	r3, [sp, #4]
    3164:	5c1b      	ldrb	r3, [r3, r0]
    3166:	3330      	adds	r3, #48	; 0x30
    3168:	b2db      	uxtb	r3, r3
    316a:	469b      	mov	fp, r3
    316c:	1c20      	adds	r0, r4, #0
    316e:	9b00      	ldr	r3, [sp, #0]
    3170:	4798      	blx	r3
    3172:	9a01      	ldr	r2, [sp, #4]
    3174:	5c10      	ldrb	r0, [r2, r0]
    3176:	4682      	mov	sl, r0
    3178:	1c20      	adds	r0, r4, #0
    317a:	4b44      	ldr	r3, [pc, #272]	; (328c <xQueueGenericSendFromISR+0x17c>)
    317c:	58eb      	ldr	r3, [r5, r3]
    317e:	9302      	str	r3, [sp, #8]
    3180:	4798      	blx	r3
    3182:	1c02      	adds	r2, r0, #0
    3184:	4658      	mov	r0, fp
    3186:	4651      	mov	r1, sl
    3188:	4b41      	ldr	r3, [pc, #260]	; (3290 <xQueueGenericSendFromISR+0x180>)
    318a:	58eb      	ldr	r3, [r5, r3]
    318c:	4798      	blx	r3
    318e:	1c20      	adds	r0, r4, #0
    3190:	9b00      	ldr	r3, [sp, #0]
    3192:	4798      	blx	r3
    3194:	9a01      	ldr	r2, [sp, #4]
    3196:	5c10      	ldrb	r0, [r2, r0]
    3198:	4683      	mov	fp, r0
    319a:	1c20      	adds	r0, r4, #0
    319c:	9b02      	ldr	r3, [sp, #8]
    319e:	4798      	blx	r3
    31a0:	1c01      	adds	r1, r0, #0
    31a2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    31a4:	3201      	adds	r2, #1
    31a6:	b2d2      	uxtb	r2, r2
    31a8:	4658      	mov	r0, fp
    31aa:	4b3a      	ldr	r3, [pc, #232]	; (3294 <xQueueGenericSendFromISR+0x184>)
    31ac:	58eb      	ldr	r3, [r5, r3]
    31ae:	4798      	blx	r3

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    31b0:	1c20      	adds	r0, r4, #0
    31b2:	1c39      	adds	r1, r7, #0
    31b4:	4642      	mov	r2, r8
    31b6:	4b38      	ldr	r3, [pc, #224]	; (3298 <xQueueGenericSendFromISR+0x188>)
    31b8:	447b      	add	r3, pc
    31ba:	4798      	blx	r3

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    31bc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    31be:	3301      	adds	r3, #1
    31c0:	d11f      	bne.n	3202 <xQueueGenericSendFromISR+0xf2>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
    31c2:	6d62      	ldr	r2, [r4, #84]	; 0x54
    31c4:	2a00      	cmp	r2, #0
    31c6:	d00c      	beq.n	31e2 <xQueueGenericSendFromISR+0xd2>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
    31c8:	1c20      	adds	r0, r4, #0
    31ca:	4641      	mov	r1, r8
    31cc:	4b33      	ldr	r3, [pc, #204]	; (329c <xQueueGenericSendFromISR+0x18c>)
    31ce:	447b      	add	r3, pc
    31d0:	4798      	blx	r3
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
    31d2:	2701      	movs	r7, #1
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
    31d4:	2801      	cmp	r0, #1
    31d6:	d146      	bne.n	3266 <xQueueGenericSendFromISR+0x156>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    31d8:	2e00      	cmp	r6, #0
    31da:	d031      	beq.n	3240 <xQueueGenericSendFromISR+0x130>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    31dc:	2301      	movs	r3, #1
    31de:	6033      	str	r3, [r6, #0]
    31e0:	e041      	b.n	3266 <xQueueGenericSendFromISR+0x156>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
    31e2:	2701      	movs	r7, #1
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    31e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    31e6:	2b00      	cmp	r3, #0
    31e8:	d03d      	beq.n	3266 <xQueueGenericSendFromISR+0x156>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    31ea:	1c20      	adds	r0, r4, #0
    31ec:	3024      	adds	r0, #36	; 0x24
    31ee:	4b2c      	ldr	r3, [pc, #176]	; (32a0 <xQueueGenericSendFromISR+0x190>)
    31f0:	58eb      	ldr	r3, [r5, r3]
    31f2:	4798      	blx	r3
    31f4:	2800      	cmp	r0, #0
    31f6:	d036      	beq.n	3266 <xQueueGenericSendFromISR+0x156>
							{
								/* The task waiting has a higher priority so record that a
								context	switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
    31f8:	2e00      	cmp	r6, #0
    31fa:	d023      	beq.n	3244 <xQueueGenericSendFromISR+0x134>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
    31fc:	2301      	movs	r3, #1
    31fe:	6033      	str	r3, [r6, #0]
    3200:	e031      	b.n	3266 <xQueueGenericSendFromISR+0x156>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    3202:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    3204:	3301      	adds	r3, #1
    3206:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
    3208:	2701      	movs	r7, #1
    320a:	e02c      	b.n	3266 <xQueueGenericSendFromISR+0x156>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
    320c:	1c20      	adds	r0, r4, #0
    320e:	4b1d      	ldr	r3, [pc, #116]	; (3284 <xQueueGenericSendFromISR+0x174>)
    3210:	58eb      	ldr	r3, [r5, r3]
    3212:	9300      	str	r3, [sp, #0]
    3214:	4798      	blx	r3
    3216:	4b1c      	ldr	r3, [pc, #112]	; (3288 <xQueueGenericSendFromISR+0x178>)
    3218:	58ee      	ldr	r6, [r5, r3]
    321a:	5c33      	ldrb	r3, [r6, r0]
    321c:	3358      	adds	r3, #88	; 0x58
    321e:	b2df      	uxtb	r7, r3
    3220:	1c20      	adds	r0, r4, #0
    3222:	9a00      	ldr	r2, [sp, #0]
    3224:	4790      	blx	r2
    3226:	5c36      	ldrb	r6, [r6, r0]
    3228:	1c20      	adds	r0, r4, #0
    322a:	4b18      	ldr	r3, [pc, #96]	; (328c <xQueueGenericSendFromISR+0x17c>)
    322c:	58eb      	ldr	r3, [r5, r3]
    322e:	4798      	blx	r3
    3230:	1c02      	adds	r2, r0, #0
    3232:	1c38      	adds	r0, r7, #0
    3234:	1c31      	adds	r1, r6, #0
    3236:	4b16      	ldr	r3, [pc, #88]	; (3290 <xQueueGenericSendFromISR+0x180>)
    3238:	58eb      	ldr	r3, [r5, r3]
    323a:	4798      	blx	r3
			xReturn = errQUEUE_FULL;
    323c:	2700      	movs	r7, #0
    323e:	e012      	b.n	3266 <xQueueGenericSendFromISR+0x156>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
    3240:	2701      	movs	r7, #1
    3242:	e010      	b.n	3266 <xQueueGenericSendFromISR+0x156>
    3244:	2701      	movs	r7, #1
    3246:	e00e      	b.n	3266 <xQueueGenericSendFromISR+0x156>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    3248:	4b16      	ldr	r3, [pc, #88]	; (32a4 <xQueueGenericSendFromISR+0x194>)
    324a:	58eb      	ldr	r3, [r5, r3]
    324c:	4798      	blx	r3
    324e:	4681      	mov	r9, r0
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    3250:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3252:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    3254:	4293      	cmp	r3, r2
    3256:	d2d9      	bcs.n	320c <xQueueGenericSendFromISR+0xfc>
    3258:	e77c      	b.n	3154 <xQueueGenericSendFromISR+0x44>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    325a:	4b12      	ldr	r3, [pc, #72]	; (32a4 <xQueueGenericSendFromISR+0x194>)
    325c:	58eb      	ldr	r3, [r5, r3]
    325e:	4798      	blx	r3
    3260:	4681      	mov	r9, r0
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    3262:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3264:	e776      	b.n	3154 <xQueueGenericSendFromISR+0x44>
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    3266:	4648      	mov	r0, r9
    3268:	4b0f      	ldr	r3, [pc, #60]	; (32a8 <xQueueGenericSendFromISR+0x198>)
    326a:	58eb      	ldr	r3, [r5, r3]
    326c:	4798      	blx	r3

	return xReturn;
}
    326e:	1c38      	adds	r0, r7, #0
    3270:	b005      	add	sp, #20
    3272:	bc3c      	pop	{r2, r3, r4, r5}
    3274:	4690      	mov	r8, r2
    3276:	4699      	mov	r9, r3
    3278:	46a2      	mov	sl, r4
    327a:	46ab      	mov	fp, r5
    327c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    327e:	46c0      	nop			; (mov r8, r8)
    3280:	00003bf8 	.word	0x00003bf8
    3284:	00000180 	.word	0x00000180
    3288:	00000278 	.word	0x00000278
    328c:	00000064 	.word	0x00000064
    3290:	00000228 	.word	0x00000228
    3294:	00000274 	.word	0x00000274
    3298:	fffff869 	.word	0xfffff869
    329c:	fffff8e3 	.word	0xfffff8e3
    32a0:	00000104 	.word	0x00000104
    32a4:	00000248 	.word	0x00000248
    32a8:	00000124 	.word	0x00000124

000032ac <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    32ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    32ae:	465f      	mov	r7, fp
    32b0:	4656      	mov	r6, sl
    32b2:	464d      	mov	r5, r9
    32b4:	4644      	mov	r4, r8
    32b6:	b4f0      	push	{r4, r5, r6, r7}
    32b8:	b089      	sub	sp, #36	; 0x24
    32ba:	1c05      	adds	r5, r0, #0
    32bc:	1c0f      	adds	r7, r1, #0
    32be:	9205      	str	r2, [sp, #20]
    32c0:	9303      	str	r3, [sp, #12]
    32c2:	4cba      	ldr	r4, [pc, #744]	; (35ac <xQueueGenericReceive+0x300>)
    32c4:	447c      	add	r4, pc
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
    32c6:	2800      	cmp	r0, #0
    32c8:	d101      	bne.n	32ce <xQueueGenericReceive+0x22>
    32ca:	b672      	cpsid	i
    32cc:	e7fe      	b.n	32cc <xQueueGenericReceive+0x20>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    32ce:	2900      	cmp	r1, #0
    32d0:	d104      	bne.n	32dc <xQueueGenericReceive+0x30>
    32d2:	6c02      	ldr	r2, [r0, #64]	; 0x40
    32d4:	2a00      	cmp	r2, #0
    32d6:	d001      	beq.n	32dc <xQueueGenericReceive+0x30>
    32d8:	b672      	cpsid	i
    32da:	e7fe      	b.n	32da <xQueueGenericReceive+0x2e>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    32dc:	4bb4      	ldr	r3, [pc, #720]	; (35b0 <xQueueGenericReceive+0x304>)
    32de:	58e3      	ldr	r3, [r4, r3]
    32e0:	4798      	blx	r3
    32e2:	2800      	cmp	r0, #0
    32e4:	d102      	bne.n	32ec <xQueueGenericReceive+0x40>
    32e6:	9b05      	ldr	r3, [sp, #20]
    32e8:	2b00      	cmp	r3, #0
    32ea:	d107      	bne.n	32fc <xQueueGenericReceive+0x50>
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    32ec:	2200      	movs	r2, #0
    32ee:	4691      	mov	r9, r2
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    32f0:	4bb0      	ldr	r3, [pc, #704]	; (35b4 <xQueueGenericReceive+0x308>)
    32f2:	58e3      	ldr	r3, [r4, r3]
    32f4:	9304      	str	r3, [sp, #16]
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    32f6:	ab06      	add	r3, sp, #24
    32f8:	4698      	mov	r8, r3
    32fa:	e001      	b.n	3300 <xQueueGenericReceive+0x54>

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    32fc:	b672      	cpsid	i
    32fe:	e7fe      	b.n	32fe <xQueueGenericReceive+0x52>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    3300:	9a04      	ldr	r2, [sp, #16]
    3302:	4790      	blx	r2
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    3304:	6bab      	ldr	r3, [r5, #56]	; 0x38
    3306:	2b00      	cmp	r3, #0
    3308:	d100      	bne.n	330c <xQueueGenericReceive+0x60>
    330a:	e086      	b.n	341a <xQueueGenericReceive+0x16e>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    330c:	68eb      	ldr	r3, [r5, #12]
    330e:	4698      	mov	r8, r3

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    3310:	1c28      	adds	r0, r5, #0
    3312:	1c39      	adds	r1, r7, #0
    3314:	4ba8      	ldr	r3, [pc, #672]	; (35b8 <xQueueGenericReceive+0x30c>)
    3316:	447b      	add	r3, pc
    3318:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
    331a:	9a03      	ldr	r2, [sp, #12]
    331c:	2a00      	cmp	r2, #0
    331e:	d150      	bne.n	33c2 <xQueueGenericReceive+0x116>
				{
					traceQUEUE_RECEIVE( pxQueue );
    3320:	1c28      	adds	r0, r5, #0
    3322:	4ba6      	ldr	r3, [pc, #664]	; (35bc <xQueueGenericReceive+0x310>)
    3324:	58e6      	ldr	r6, [r4, r3]
    3326:	47b0      	blx	r6
    3328:	4ba5      	ldr	r3, [pc, #660]	; (35c0 <xQueueGenericReceive+0x314>)
    332a:	58e3      	ldr	r3, [r4, r3]
    332c:	9301      	str	r3, [sp, #4]
    332e:	5c1b      	ldrb	r3, [r3, r0]
    3330:	3328      	adds	r3, #40	; 0x28
    3332:	b2db      	uxtb	r3, r3
    3334:	4699      	mov	r9, r3
    3336:	1c28      	adds	r0, r5, #0
    3338:	47b0      	blx	r6
    333a:	9b01      	ldr	r3, [sp, #4]
    333c:	5c1f      	ldrb	r7, [r3, r0]
    333e:	1c28      	adds	r0, r5, #0
    3340:	4ba0      	ldr	r3, [pc, #640]	; (35c4 <xQueueGenericReceive+0x318>)
    3342:	58e3      	ldr	r3, [r4, r3]
    3344:	9303      	str	r3, [sp, #12]
    3346:	4798      	blx	r3
    3348:	1c02      	adds	r2, r0, #0
    334a:	4648      	mov	r0, r9
    334c:	1c39      	adds	r1, r7, #0
    334e:	4b9e      	ldr	r3, [pc, #632]	; (35c8 <xQueueGenericReceive+0x31c>)
    3350:	58e3      	ldr	r3, [r4, r3]
    3352:	4798      	blx	r3
    3354:	1c28      	adds	r0, r5, #0
    3356:	47b0      	blx	r6
    3358:	9a01      	ldr	r2, [sp, #4]
    335a:	5c10      	ldrb	r0, [r2, r0]
    335c:	4680      	mov	r8, r0
    335e:	1c28      	adds	r0, r5, #0
    3360:	9b03      	ldr	r3, [sp, #12]
    3362:	4798      	blx	r3
    3364:	1c07      	adds	r7, r0, #0
    3366:	1c28      	adds	r0, r5, #0
    3368:	47b0      	blx	r6
    336a:	9a01      	ldr	r2, [sp, #4]
    336c:	5c13      	ldrb	r3, [r2, r0]
    336e:	2b02      	cmp	r3, #2
    3370:	d107      	bne.n	3382 <xQueueGenericReceive+0xd6>
    3372:	4b96      	ldr	r3, [pc, #600]	; (35cc <xQueueGenericReceive+0x320>)
    3374:	58e3      	ldr	r3, [r4, r3]
    3376:	4798      	blx	r3
    3378:	4b95      	ldr	r3, [pc, #596]	; (35d0 <xQueueGenericReceive+0x324>)
    337a:	58e3      	ldr	r3, [r4, r3]
    337c:	4798      	blx	r3
    337e:	1c02      	adds	r2, r0, #0
    3380:	e002      	b.n	3388 <xQueueGenericReceive+0xdc>
    3382:	6baa      	ldr	r2, [r5, #56]	; 0x38
    3384:	3a01      	subs	r2, #1
    3386:	b2d2      	uxtb	r2, r2
    3388:	4640      	mov	r0, r8
    338a:	1c39      	adds	r1, r7, #0
    338c:	4b91      	ldr	r3, [pc, #580]	; (35d4 <xQueueGenericReceive+0x328>)
    338e:	58e3      	ldr	r3, [r4, r3]
    3390:	4798      	blx	r3

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    3392:	6bab      	ldr	r3, [r5, #56]	; 0x38
    3394:	3b01      	subs	r3, #1
    3396:	63ab      	str	r3, [r5, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    3398:	682b      	ldr	r3, [r5, #0]
    339a:	2b00      	cmp	r3, #0
    339c:	d103      	bne.n	33a6 <xQueueGenericReceive+0xfa>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) xTaskGetCurrentTaskHandle(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    339e:	4b8e      	ldr	r3, [pc, #568]	; (35d8 <xQueueGenericReceive+0x32c>)
    33a0:	58e3      	ldr	r3, [r4, r3]
    33a2:	4798      	blx	r3
    33a4:	6068      	str	r0, [r5, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    33a6:	692a      	ldr	r2, [r5, #16]
    33a8:	2a00      	cmp	r2, #0
    33aa:	d031      	beq.n	3410 <xQueueGenericReceive+0x164>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    33ac:	1c28      	adds	r0, r5, #0
    33ae:	3010      	adds	r0, #16
    33b0:	4b8a      	ldr	r3, [pc, #552]	; (35dc <xQueueGenericReceive+0x330>)
    33b2:	58e3      	ldr	r3, [r4, r3]
    33b4:	4798      	blx	r3
    33b6:	2801      	cmp	r0, #1
    33b8:	d12a      	bne.n	3410 <xQueueGenericReceive+0x164>
						{
							queueYIELD_IF_USING_PREEMPTION();
    33ba:	4b89      	ldr	r3, [pc, #548]	; (35e0 <xQueueGenericReceive+0x334>)
    33bc:	58e3      	ldr	r3, [r4, r3]
    33be:	4798      	blx	r3
    33c0:	e026      	b.n	3410 <xQueueGenericReceive+0x164>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					traceQUEUE_PEEK( pxQueue );
    33c2:	1c28      	adds	r0, r5, #0
    33c4:	4b7d      	ldr	r3, [pc, #500]	; (35bc <xQueueGenericReceive+0x310>)
    33c6:	58e3      	ldr	r3, [r4, r3]
    33c8:	9301      	str	r3, [sp, #4]
    33ca:	4798      	blx	r3
    33cc:	4b7c      	ldr	r3, [pc, #496]	; (35c0 <xQueueGenericReceive+0x314>)
    33ce:	58e6      	ldr	r6, [r4, r3]
    33d0:	5c33      	ldrb	r3, [r6, r0]
    33d2:	3378      	adds	r3, #120	; 0x78
    33d4:	b2df      	uxtb	r7, r3
    33d6:	1c28      	adds	r0, r5, #0
    33d8:	9b01      	ldr	r3, [sp, #4]
    33da:	4798      	blx	r3
    33dc:	5c36      	ldrb	r6, [r6, r0]
    33de:	1c28      	adds	r0, r5, #0
    33e0:	4b78      	ldr	r3, [pc, #480]	; (35c4 <xQueueGenericReceive+0x318>)
    33e2:	58e3      	ldr	r3, [r4, r3]
    33e4:	4798      	blx	r3
    33e6:	1c02      	adds	r2, r0, #0
    33e8:	1c38      	adds	r0, r7, #0
    33ea:	1c31      	adds	r1, r6, #0
    33ec:	4b76      	ldr	r3, [pc, #472]	; (35c8 <xQueueGenericReceive+0x31c>)
    33ee:	58e3      	ldr	r3, [r4, r3]
    33f0:	4798      	blx	r3

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    33f2:	4642      	mov	r2, r8
    33f4:	60ea      	str	r2, [r5, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    33f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    33f8:	2b00      	cmp	r3, #0
    33fa:	d009      	beq.n	3410 <xQueueGenericReceive+0x164>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    33fc:	1c28      	adds	r0, r5, #0
    33fe:	3024      	adds	r0, #36	; 0x24
    3400:	4b76      	ldr	r3, [pc, #472]	; (35dc <xQueueGenericReceive+0x330>)
    3402:	58e3      	ldr	r3, [r4, r3]
    3404:	4798      	blx	r3
    3406:	2800      	cmp	r0, #0
    3408:	d002      	beq.n	3410 <xQueueGenericReceive+0x164>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    340a:	4b75      	ldr	r3, [pc, #468]	; (35e0 <xQueueGenericReceive+0x334>)
    340c:	58e3      	ldr	r3, [r4, r3]
    340e:	4798      	blx	r3
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    3410:	4b74      	ldr	r3, [pc, #464]	; (35e4 <xQueueGenericReceive+0x338>)
    3412:	58e3      	ldr	r3, [r4, r3]
    3414:	4798      	blx	r3
				return pdPASS;
    3416:	2001      	movs	r0, #1
    3418:	e0c0      	b.n	359c <xQueueGenericReceive+0x2f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    341a:	9a05      	ldr	r2, [sp, #20]
    341c:	2a00      	cmp	r2, #0
    341e:	d11c      	bne.n	345a <xQueueGenericReceive+0x1ae>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    3420:	4b70      	ldr	r3, [pc, #448]	; (35e4 <xQueueGenericReceive+0x338>)
    3422:	58e3      	ldr	r3, [r4, r3]
    3424:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
    3426:	1c28      	adds	r0, r5, #0
    3428:	4b64      	ldr	r3, [pc, #400]	; (35bc <xQueueGenericReceive+0x310>)
    342a:	58e3      	ldr	r3, [r4, r3]
    342c:	9301      	str	r3, [sp, #4]
    342e:	4798      	blx	r3
    3430:	4b63      	ldr	r3, [pc, #396]	; (35c0 <xQueueGenericReceive+0x314>)
    3432:	58e6      	ldr	r6, [r4, r3]
    3434:	5c33      	ldrb	r3, [r6, r0]
    3436:	3350      	adds	r3, #80	; 0x50
    3438:	b2df      	uxtb	r7, r3
    343a:	1c28      	adds	r0, r5, #0
    343c:	9b01      	ldr	r3, [sp, #4]
    343e:	4798      	blx	r3
    3440:	5c36      	ldrb	r6, [r6, r0]
    3442:	1c28      	adds	r0, r5, #0
    3444:	4b5f      	ldr	r3, [pc, #380]	; (35c4 <xQueueGenericReceive+0x318>)
    3446:	58e3      	ldr	r3, [r4, r3]
    3448:	4798      	blx	r3
    344a:	1c02      	adds	r2, r0, #0
    344c:	1c38      	adds	r0, r7, #0
    344e:	1c31      	adds	r1, r6, #0
    3450:	4b5d      	ldr	r3, [pc, #372]	; (35c8 <xQueueGenericReceive+0x31c>)
    3452:	58e3      	ldr	r3, [r4, r3]
    3454:	4798      	blx	r3
					return errQUEUE_EMPTY;
    3456:	2000      	movs	r0, #0
    3458:	e0a0      	b.n	359c <xQueueGenericReceive+0x2f0>
				}
				else if( xEntryTimeSet == pdFALSE )
    345a:	464a      	mov	r2, r9
    345c:	2a00      	cmp	r2, #0
    345e:	d105      	bne.n	346c <xQueueGenericReceive+0x1c0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    3460:	4640      	mov	r0, r8
    3462:	4b61      	ldr	r3, [pc, #388]	; (35e8 <xQueueGenericReceive+0x33c>)
    3464:	58e3      	ldr	r3, [r4, r3]
    3466:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
    3468:	2301      	movs	r3, #1
    346a:	4699      	mov	r9, r3
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    346c:	4b5d      	ldr	r3, [pc, #372]	; (35e4 <xQueueGenericReceive+0x338>)
    346e:	58e3      	ldr	r3, [r4, r3]
    3470:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    3472:	4b5e      	ldr	r3, [pc, #376]	; (35ec <xQueueGenericReceive+0x340>)
    3474:	58e3      	ldr	r3, [r4, r3]
    3476:	4798      	blx	r3
		prvLockQueue( pxQueue );
    3478:	4b4e      	ldr	r3, [pc, #312]	; (35b4 <xQueueGenericReceive+0x308>)
    347a:	58e3      	ldr	r3, [r4, r3]
    347c:	4798      	blx	r3
    347e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    3480:	3301      	adds	r3, #1
    3482:	d101      	bne.n	3488 <xQueueGenericReceive+0x1dc>
    3484:	2300      	movs	r3, #0
    3486:	646b      	str	r3, [r5, #68]	; 0x44
    3488:	6cab      	ldr	r3, [r5, #72]	; 0x48
    348a:	3301      	adds	r3, #1
    348c:	d101      	bne.n	3492 <xQueueGenericReceive+0x1e6>
    348e:	2300      	movs	r3, #0
    3490:	64ab      	str	r3, [r5, #72]	; 0x48
    3492:	4b54      	ldr	r3, [pc, #336]	; (35e4 <xQueueGenericReceive+0x338>)
    3494:	58e3      	ldr	r3, [r4, r3]
    3496:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    3498:	4640      	mov	r0, r8
    349a:	a905      	add	r1, sp, #20
    349c:	4b54      	ldr	r3, [pc, #336]	; (35f0 <xQueueGenericReceive+0x344>)
    349e:	58e3      	ldr	r3, [r4, r3]
    34a0:	4798      	blx	r3
    34a2:	2800      	cmp	r0, #0
    34a4:	d15a      	bne.n	355c <xQueueGenericReceive+0x2b0>

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
    34a6:	4b43      	ldr	r3, [pc, #268]	; (35b4 <xQueueGenericReceive+0x308>)
    34a8:	58e3      	ldr	r3, [r4, r3]
    34aa:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    34ac:	6bae      	ldr	r6, [r5, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
    34ae:	4b4d      	ldr	r3, [pc, #308]	; (35e4 <xQueueGenericReceive+0x338>)
    34b0:	58e3      	ldr	r3, [r4, r3]
    34b2:	4798      	blx	r3
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    34b4:	2e00      	cmp	r6, #0
    34b6:	d149      	bne.n	354c <xQueueGenericReceive+0x2a0>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
    34b8:	1c28      	adds	r0, r5, #0
    34ba:	4b40      	ldr	r3, [pc, #256]	; (35bc <xQueueGenericReceive+0x310>)
    34bc:	58e3      	ldr	r3, [r4, r3]
    34be:	9301      	str	r3, [sp, #4]
    34c0:	4798      	blx	r3
    34c2:	4b3f      	ldr	r3, [pc, #252]	; (35c0 <xQueueGenericReceive+0x314>)
    34c4:	58e6      	ldr	r6, [r4, r3]
    34c6:	5c33      	ldrb	r3, [r6, r0]
    34c8:	3368      	adds	r3, #104	; 0x68
    34ca:	b2db      	uxtb	r3, r3
    34cc:	469b      	mov	fp, r3
    34ce:	1c28      	adds	r0, r5, #0
    34d0:	9a01      	ldr	r2, [sp, #4]
    34d2:	4790      	blx	r2
    34d4:	5c30      	ldrb	r0, [r6, r0]
    34d6:	4682      	mov	sl, r0
    34d8:	1c28      	adds	r0, r5, #0
    34da:	4b3a      	ldr	r3, [pc, #232]	; (35c4 <xQueueGenericReceive+0x318>)
    34dc:	58e3      	ldr	r3, [r4, r3]
    34de:	4798      	blx	r3
    34e0:	1c02      	adds	r2, r0, #0
    34e2:	4658      	mov	r0, fp
    34e4:	4651      	mov	r1, sl
    34e6:	4b38      	ldr	r3, [pc, #224]	; (35c8 <xQueueGenericReceive+0x31c>)
    34e8:	58e3      	ldr	r3, [r4, r3]
    34ea:	4798      	blx	r3
    34ec:	1c28      	adds	r0, r5, #0
    34ee:	9b01      	ldr	r3, [sp, #4]
    34f0:	4798      	blx	r3
    34f2:	5c33      	ldrb	r3, [r6, r0]
    34f4:	2b02      	cmp	r3, #2
    34f6:	d008      	beq.n	350a <xQueueGenericReceive+0x25e>
    34f8:	4b34      	ldr	r3, [pc, #208]	; (35cc <xQueueGenericReceive+0x320>)
    34fa:	58e3      	ldr	r3, [r4, r3]
    34fc:	4798      	blx	r3
    34fe:	4b34      	ldr	r3, [pc, #208]	; (35d0 <xQueueGenericReceive+0x324>)
    3500:	58e3      	ldr	r3, [r4, r3]
    3502:	4798      	blx	r3
    3504:	4b3b      	ldr	r3, [pc, #236]	; (35f4 <xQueueGenericReceive+0x348>)
    3506:	58e3      	ldr	r3, [r4, r3]
    3508:	4798      	blx	r3

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    350a:	682a      	ldr	r2, [r5, #0]
    350c:	2a00      	cmp	r2, #0
    350e:	d109      	bne.n	3524 <xQueueGenericReceive+0x278>
					{
						taskENTER_CRITICAL();
    3510:	4b28      	ldr	r3, [pc, #160]	; (35b4 <xQueueGenericReceive+0x308>)
    3512:	58e3      	ldr	r3, [r4, r3]
    3514:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    3516:	6868      	ldr	r0, [r5, #4]
    3518:	4b37      	ldr	r3, [pc, #220]	; (35f8 <xQueueGenericReceive+0x34c>)
    351a:	58e3      	ldr	r3, [r4, r3]
    351c:	4798      	blx	r3
						}
						taskEXIT_CRITICAL();
    351e:	4b31      	ldr	r3, [pc, #196]	; (35e4 <xQueueGenericReceive+0x338>)
    3520:	58e3      	ldr	r3, [r4, r3]
    3522:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    3524:	1c28      	adds	r0, r5, #0
    3526:	3024      	adds	r0, #36	; 0x24
    3528:	9905      	ldr	r1, [sp, #20]
    352a:	4b34      	ldr	r3, [pc, #208]	; (35fc <xQueueGenericReceive+0x350>)
    352c:	58e3      	ldr	r3, [r4, r3]
    352e:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
    3530:	1c28      	adds	r0, r5, #0
    3532:	4b33      	ldr	r3, [pc, #204]	; (3600 <xQueueGenericReceive+0x354>)
    3534:	447b      	add	r3, pc
    3536:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    3538:	4b32      	ldr	r3, [pc, #200]	; (3604 <xQueueGenericReceive+0x358>)
    353a:	58e3      	ldr	r3, [r4, r3]
    353c:	4798      	blx	r3
    353e:	2800      	cmp	r0, #0
    3540:	d000      	beq.n	3544 <xQueueGenericReceive+0x298>
    3542:	e6dd      	b.n	3300 <xQueueGenericReceive+0x54>
				{
					portYIELD_WITHIN_API();
    3544:	4b26      	ldr	r3, [pc, #152]	; (35e0 <xQueueGenericReceive+0x334>)
    3546:	58e3      	ldr	r3, [r4, r3]
    3548:	4798      	blx	r3
    354a:	e6d9      	b.n	3300 <xQueueGenericReceive+0x54>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    354c:	1c28      	adds	r0, r5, #0
    354e:	4b2e      	ldr	r3, [pc, #184]	; (3608 <xQueueGenericReceive+0x35c>)
    3550:	447b      	add	r3, pc
    3552:	4798      	blx	r3
				( void ) xTaskResumeAll();
    3554:	4b2b      	ldr	r3, [pc, #172]	; (3604 <xQueueGenericReceive+0x358>)
    3556:	58e3      	ldr	r3, [r4, r3]
    3558:	4798      	blx	r3
    355a:	e6d1      	b.n	3300 <xQueueGenericReceive+0x54>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    355c:	1c28      	adds	r0, r5, #0
    355e:	4b2b      	ldr	r3, [pc, #172]	; (360c <xQueueGenericReceive+0x360>)
    3560:	447b      	add	r3, pc
    3562:	4798      	blx	r3
			( void ) xTaskResumeAll();
    3564:	4b27      	ldr	r3, [pc, #156]	; (3604 <xQueueGenericReceive+0x358>)
    3566:	58e3      	ldr	r3, [r4, r3]
    3568:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
    356a:	1c28      	adds	r0, r5, #0
    356c:	4b13      	ldr	r3, [pc, #76]	; (35bc <xQueueGenericReceive+0x310>)
    356e:	58e3      	ldr	r3, [r4, r3]
    3570:	9301      	str	r3, [sp, #4]
    3572:	4798      	blx	r3
    3574:	4b12      	ldr	r3, [pc, #72]	; (35c0 <xQueueGenericReceive+0x314>)
    3576:	58e6      	ldr	r6, [r4, r3]
    3578:	5c33      	ldrb	r3, [r6, r0]
    357a:	3350      	adds	r3, #80	; 0x50
    357c:	b2df      	uxtb	r7, r3
    357e:	1c28      	adds	r0, r5, #0
    3580:	9b01      	ldr	r3, [sp, #4]
    3582:	4798      	blx	r3
    3584:	5c36      	ldrb	r6, [r6, r0]
    3586:	1c28      	adds	r0, r5, #0
    3588:	4b0e      	ldr	r3, [pc, #56]	; (35c4 <xQueueGenericReceive+0x318>)
    358a:	58e3      	ldr	r3, [r4, r3]
    358c:	4798      	blx	r3
    358e:	1c02      	adds	r2, r0, #0
    3590:	1c38      	adds	r0, r7, #0
    3592:	1c31      	adds	r1, r6, #0
    3594:	4b0c      	ldr	r3, [pc, #48]	; (35c8 <xQueueGenericReceive+0x31c>)
    3596:	58e3      	ldr	r3, [r4, r3]
    3598:	4798      	blx	r3
			return errQUEUE_EMPTY;
    359a:	2000      	movs	r0, #0
		}
	}
}
    359c:	b009      	add	sp, #36	; 0x24
    359e:	bc3c      	pop	{r2, r3, r4, r5}
    35a0:	4690      	mov	r8, r2
    35a2:	4699      	mov	r9, r3
    35a4:	46a2      	mov	sl, r4
    35a6:	46ab      	mov	fp, r5
    35a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    35aa:	46c0      	nop			; (mov r8, r8)
    35ac:	00003a5c 	.word	0x00003a5c
    35b0:	00000250 	.word	0x00000250
    35b4:	00000284 	.word	0x00000284
    35b8:	fffff883 	.word	0xfffff883
    35bc:	00000180 	.word	0x00000180
    35c0:	00000278 	.word	0x00000278
    35c4:	00000064 	.word	0x00000064
    35c8:	00000228 	.word	0x00000228
    35cc:	00000004 	.word	0x00000004
    35d0:	00000078 	.word	0x00000078
    35d4:	00000274 	.word	0x00000274
    35d8:	000001b4 	.word	0x000001b4
    35dc:	00000104 	.word	0x00000104
    35e0:	00000178 	.word	0x00000178
    35e4:	00000010 	.word	0x00000010
    35e8:	00000280 	.word	0x00000280
    35ec:	00000128 	.word	0x00000128
    35f0:	00000120 	.word	0x00000120
    35f4:	00000204 	.word	0x00000204
    35f8:	00000148 	.word	0x00000148
    35fc:	00000060 	.word	0x00000060
    3600:	fffff69d 	.word	0xfffff69d
    3604:	000001d8 	.word	0x000001d8
    3608:	fffff681 	.word	0xfffff681
    360c:	fffff671 	.word	0xfffff671

00003610 <uxQueueGetQueueNumber>:

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxQueueGetQueueNumber( QueueHandle_t xQueue )
	{
		return ( ( Queue_t * ) xQueue )->uxQueueNumber;
    3610:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
	}
    3612:	4770      	bx	lr

00003614 <ucQueueGetQueueType>:

#if ( configUSE_TRACE_FACILITY == 1 )

	uint8_t ucQueueGetQueueType( QueueHandle_t xQueue )
	{
		return ( ( Queue_t * ) xQueue )->ucQueueType;
    3614:	2350      	movs	r3, #80	; 0x50
    3616:	5cc0      	ldrb	r0, [r0, r3]
	}
    3618:	4770      	bx	lr
    361a:	46c0      	nop			; (mov r8, r8)

0000361c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    361c:	b570      	push	{r4, r5, r6, lr}
    361e:	b082      	sub	sp, #8
    3620:	1c04      	adds	r4, r0, #0
    3622:	1c0e      	adds	r6, r1, #0
    3624:	4d10      	ldr	r5, [pc, #64]	; (3668 <vQueueWaitForMessageRestricted+0x4c>)
    3626:	447d      	add	r5, pc
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    3628:	4b10      	ldr	r3, [pc, #64]	; (366c <vQueueWaitForMessageRestricted+0x50>)
    362a:	58eb      	ldr	r3, [r5, r3]
    362c:	4798      	blx	r3
    362e:	6c63      	ldr	r3, [r4, #68]	; 0x44
    3630:	3301      	adds	r3, #1
    3632:	d101      	bne.n	3638 <vQueueWaitForMessageRestricted+0x1c>
    3634:	2300      	movs	r3, #0
    3636:	6463      	str	r3, [r4, #68]	; 0x44
    3638:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    363a:	3301      	adds	r3, #1
    363c:	d101      	bne.n	3642 <vQueueWaitForMessageRestricted+0x26>
    363e:	2300      	movs	r3, #0
    3640:	64a3      	str	r3, [r4, #72]	; 0x48
    3642:	4b0b      	ldr	r3, [pc, #44]	; (3670 <vQueueWaitForMessageRestricted+0x54>)
    3644:	58eb      	ldr	r3, [r5, r3]
    3646:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    3648:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    364a:	2b00      	cmp	r3, #0
    364c:	d105      	bne.n	365a <vQueueWaitForMessageRestricted+0x3e>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    364e:	1c20      	adds	r0, r4, #0
    3650:	3024      	adds	r0, #36	; 0x24
    3652:	1c31      	adds	r1, r6, #0
    3654:	4b07      	ldr	r3, [pc, #28]	; (3674 <vQueueWaitForMessageRestricted+0x58>)
    3656:	58eb      	ldr	r3, [r5, r3]
    3658:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    365a:	1c20      	adds	r0, r4, #0
    365c:	4b06      	ldr	r3, [pc, #24]	; (3678 <vQueueWaitForMessageRestricted+0x5c>)
    365e:	447b      	add	r3, pc
    3660:	4798      	blx	r3
	}
    3662:	b002      	add	sp, #8
    3664:	bd70      	pop	{r4, r5, r6, pc}
    3666:	46c0      	nop			; (mov r8, r8)
    3668:	000036fa 	.word	0x000036fa
    366c:	00000284 	.word	0x00000284
    3670:	00000010 	.word	0x00000010
    3674:	00000158 	.word	0x00000158
    3678:	fffff573 	.word	0xfffff573

0000367c <prvTaskIsTaskSuspended>:

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
    367c:	2800      	cmp	r0, #0
    367e:	d101      	bne.n	3684 <prvTaskIsTaskSuspended+0x8>
    3680:	b672      	cpsid	i
    3682:	e7fe      	b.n	3682 <prvTaskIsTaskSuspended+0x6>

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
	BaseType_t xReturn = pdFALSE;
    3684:	2300      	movs	r3, #0

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3686:	4a08      	ldr	r2, [pc, #32]	; (36a8 <prvTaskIsTaskSuspended+0x2c>)
    3688:	447a      	add	r2, pc
    368a:	6941      	ldr	r1, [r0, #20]
    368c:	4291      	cmp	r1, r2
    368e:	d109      	bne.n	36a4 <prvTaskIsTaskSuspended+0x28>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
    3690:	6a83      	ldr	r3, [r0, #40]	; 0x28
    3692:	4a06      	ldr	r2, [pc, #24]	; (36ac <prvTaskIsTaskSuspended+0x30>)
    3694:	447a      	add	r2, pc
    3696:	3214      	adds	r2, #20
    3698:	4293      	cmp	r3, r2
    369a:	d002      	beq.n	36a2 <prvTaskIsTaskSuspended+0x26>

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
	BaseType_t xReturn = pdFALSE;
    369c:	425a      	negs	r2, r3
    369e:	4153      	adcs	r3, r2
    36a0:	e000      	b.n	36a4 <prvTaskIsTaskSuspended+0x28>
    36a2:	2300      	movs	r3, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
    36a4:	1c18      	adds	r0, r3, #0
    36a6:	4770      	bx	lr
    36a8:	1fffda98 	.word	0x1fffda98
    36ac:	1fffda8c 	.word	0x1fffda8c

000036b0 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    36b0:	4b0a      	ldr	r3, [pc, #40]	; (36dc <prvResetNextTaskUnblockTime+0x2c>)
    36b2:	447b      	add	r3, pc
    36b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    36b6:	681b      	ldr	r3, [r3, #0]
    36b8:	2b00      	cmp	r3, #0
    36ba:	d105      	bne.n	36c8 <prvResetNextTaskUnblockTime+0x18>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    36bc:	2201      	movs	r2, #1
    36be:	4252      	negs	r2, r2
    36c0:	4b07      	ldr	r3, [pc, #28]	; (36e0 <prvResetNextTaskUnblockTime+0x30>)
    36c2:	447b      	add	r3, pc
    36c4:	601a      	str	r2, [r3, #0]
    36c6:	e008      	b.n	36da <prvResetNextTaskUnblockTime+0x2a>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    36c8:	4b06      	ldr	r3, [pc, #24]	; (36e4 <prvResetNextTaskUnblockTime+0x34>)
    36ca:	447b      	add	r3, pc
    36cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    36ce:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    36d0:	68db      	ldr	r3, [r3, #12]
    36d2:	685a      	ldr	r2, [r3, #4]
    36d4:	4b04      	ldr	r3, [pc, #16]	; (36e8 <prvResetNextTaskUnblockTime+0x38>)
    36d6:	447b      	add	r3, pc
    36d8:	601a      	str	r2, [r3, #0]
	}
}
    36da:	4770      	bx	lr
    36dc:	1fffda6e 	.word	0x1fffda6e
    36e0:	1fffc94a 	.word	0x1fffc94a
    36e4:	1fffda56 	.word	0x1fffda56
    36e8:	1fffc936 	.word	0x1fffc936

000036ec <prvAddCurrentTaskToDelayedList>:
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    36ec:	b510      	push	{r4, lr}
    36ee:	b082      	sub	sp, #8
    36f0:	1c04      	adds	r4, r0, #0
    36f2:	4b16      	ldr	r3, [pc, #88]	; (374c <prvAddCurrentTaskToDelayedList+0x60>)
    36f4:	447b      	add	r3, pc
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    36f6:	4a16      	ldr	r2, [pc, #88]	; (3750 <prvAddCurrentTaskToDelayedList+0x64>)
    36f8:	589a      	ldr	r2, [r3, r2]
    36fa:	6812      	ldr	r2, [r2, #0]
    36fc:	6050      	str	r0, [r2, #4]

	if( xTimeToWake < xTickCount )
    36fe:	4a15      	ldr	r2, [pc, #84]	; (3754 <prvAddCurrentTaskToDelayedList+0x68>)
    3700:	447a      	add	r2, pc
    3702:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    3704:	4290      	cmp	r0, r2
    3706:	d20b      	bcs.n	3720 <prvAddCurrentTaskToDelayedList+0x34>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3708:	4a13      	ldr	r2, [pc, #76]	; (3758 <prvAddCurrentTaskToDelayedList+0x6c>)
    370a:	447a      	add	r2, pc
    370c:	6b10      	ldr	r0, [r2, #48]	; 0x30
    370e:	4a10      	ldr	r2, [pc, #64]	; (3750 <prvAddCurrentTaskToDelayedList+0x64>)
    3710:	589a      	ldr	r2, [r3, r2]
    3712:	6811      	ldr	r1, [r2, #0]
    3714:	3104      	adds	r1, #4
    3716:	4a11      	ldr	r2, [pc, #68]	; (375c <prvAddCurrentTaskToDelayedList+0x70>)
    3718:	589a      	ldr	r2, [r3, r2]
    371a:	9201      	str	r2, [sp, #4]
    371c:	4790      	blx	r2
    371e:	e012      	b.n	3746 <prvAddCurrentTaskToDelayedList+0x5a>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3720:	4a0f      	ldr	r2, [pc, #60]	; (3760 <prvAddCurrentTaskToDelayedList+0x74>)
    3722:	447a      	add	r2, pc
    3724:	6a90      	ldr	r0, [r2, #40]	; 0x28
    3726:	4a0a      	ldr	r2, [pc, #40]	; (3750 <prvAddCurrentTaskToDelayedList+0x64>)
    3728:	589a      	ldr	r2, [r3, r2]
    372a:	6811      	ldr	r1, [r2, #0]
    372c:	3104      	adds	r1, #4
    372e:	4a0b      	ldr	r2, [pc, #44]	; (375c <prvAddCurrentTaskToDelayedList+0x70>)
    3730:	589a      	ldr	r2, [r3, r2]
    3732:	9201      	str	r2, [sp, #4]
    3734:	4790      	blx	r2

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3736:	4b0b      	ldr	r3, [pc, #44]	; (3764 <prvAddCurrentTaskToDelayedList+0x78>)
    3738:	447b      	add	r3, pc
    373a:	681b      	ldr	r3, [r3, #0]
    373c:	429c      	cmp	r4, r3
    373e:	d202      	bcs.n	3746 <prvAddCurrentTaskToDelayedList+0x5a>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3740:	4b09      	ldr	r3, [pc, #36]	; (3768 <prvAddCurrentTaskToDelayedList+0x7c>)
    3742:	447b      	add	r3, pc
    3744:	601c      	str	r4, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3746:	b002      	add	sp, #8
    3748:	bd10      	pop	{r4, pc}
    374a:	46c0      	nop			; (mov r8, r8)
    374c:	0000362c 	.word	0x0000362c
    3750:	00000048 	.word	0x00000048
    3754:	1fffda20 	.word	0x1fffda20
    3758:	1fffda16 	.word	0x1fffda16
    375c:	00000198 	.word	0x00000198
    3760:	1fffd9fe 	.word	0x1fffd9fe
    3764:	1fffc8d4 	.word	0x1fffc8d4
    3768:	1fffc8ca 	.word	0x1fffc8ca

0000376c <xTaskGenericCreate>:
static void prvResetNextTaskUnblockTime( void );

/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    376c:	b5f0      	push	{r4, r5, r6, r7, lr}
    376e:	465f      	mov	r7, fp
    3770:	4656      	mov	r6, sl
    3772:	464d      	mov	r5, r9
    3774:	4644      	mov	r4, r8
    3776:	b4f0      	push	{r4, r5, r6, r7}
    3778:	b085      	sub	sp, #20
    377a:	4681      	mov	r9, r0
    377c:	1c0f      	adds	r7, r1, #0
    377e:	1c16      	adds	r6, r2, #0
    3780:	469a      	mov	sl, r3
    3782:	4d8e      	ldr	r5, [pc, #568]	; (39bc <xTaskGenericCreate+0x250>)
    3784:	447d      	add	r5, pc
BaseType_t xReturn;
TCB_t * pxNewTCB;

	configASSERT( pxTaskCode );
    3786:	2800      	cmp	r0, #0
    3788:	d101      	bne.n	378e <xTaskGenericCreate+0x22>
    378a:	b672      	cpsid	i
    378c:	e7fe      	b.n	378c <xTaskGenericCreate+0x20>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
    378e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3790:	2a04      	cmp	r2, #4
    3792:	d901      	bls.n	3798 <xTaskGenericCreate+0x2c>
    3794:	b672      	cpsid	i
    3796:	e7fe      	b.n	3796 <xTaskGenericCreate+0x2a>
{
TCB_t *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3798:	2048      	movs	r0, #72	; 0x48
    379a:	4b89      	ldr	r3, [pc, #548]	; (39c0 <xTaskGenericCreate+0x254>)
    379c:	58eb      	ldr	r3, [r5, r3]
    379e:	4798      	blx	r3
    37a0:	1e04      	subs	r4, r0, #0

	if( pxNewTCB != NULL )
    37a2:	d100      	bne.n	37a6 <xTaskGenericCreate+0x3a>
    37a4:	e0c8      	b.n	3938 <xTaskGenericCreate+0x1cc>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    37a6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    37a8:	2b00      	cmp	r3, #0
    37aa:	d000      	beq.n	37ae <xTaskGenericCreate+0x42>
    37ac:	e0c0      	b.n	3930 <xTaskGenericCreate+0x1c4>
    37ae:	00b0      	lsls	r0, r6, #2
    37b0:	4b83      	ldr	r3, [pc, #524]	; (39c0 <xTaskGenericCreate+0x254>)
    37b2:	58eb      	ldr	r3, [r5, r3]
    37b4:	4798      	blx	r3
    37b6:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
    37b8:	2800      	cmp	r0, #0
    37ba:	d104      	bne.n	37c6 <xTaskGenericCreate+0x5a>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
    37bc:	1c20      	adds	r0, r4, #0
    37be:	4b81      	ldr	r3, [pc, #516]	; (39c4 <xTaskGenericCreate+0x258>)
    37c0:	58eb      	ldr	r3, [r5, r3]
    37c2:	4798      	blx	r3
    37c4:	e0b8      	b.n	3938 <xTaskGenericCreate+0x1cc>
		{
			/* Avoid dependency on memset() if it is not required. */
			#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
			{
				/* Just to help debugging. */
				( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    37c6:	00b2      	lsls	r2, r6, #2
    37c8:	21a5      	movs	r1, #165	; 0xa5
    37ca:	4b7f      	ldr	r3, [pc, #508]	; (39c8 <xTaskGenericCreate+0x25c>)
    37cc:	58eb      	ldr	r3, [r5, r3]
    37ce:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    37d0:	4a7e      	ldr	r2, [pc, #504]	; (39cc <xTaskGenericCreate+0x260>)
    37d2:	18b3      	adds	r3, r6, r2
    37d4:	009b      	lsls	r3, r3, #2
    37d6:	6b22      	ldr	r2, [r4, #48]	; 0x30
    37d8:	18d3      	adds	r3, r2, r3
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    37da:	2207      	movs	r2, #7
    37dc:	4393      	bics	r3, r2
    37de:	469b      	mov	fp, r3
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    37e0:	783a      	ldrb	r2, [r7, #0]
    37e2:	2334      	movs	r3, #52	; 0x34
    37e4:	54e2      	strb	r2, [r4, r3]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    37e6:	783b      	ldrb	r3, [r7, #0]
    37e8:	2b00      	cmp	r3, #0
    37ea:	d00a      	beq.n	3802 <xTaskGenericCreate+0x96>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    37ec:	2301      	movs	r3, #1
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    37ee:	5cf9      	ldrb	r1, [r7, r3]
    37f0:	18e2      	adds	r2, r4, r3
    37f2:	3234      	adds	r2, #52	; 0x34
    37f4:	7011      	strb	r1, [r2, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    37f6:	5cfa      	ldrb	r2, [r7, r3]
    37f8:	2a00      	cmp	r2, #0
    37fa:	d002      	beq.n	3802 <xTaskGenericCreate+0x96>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    37fc:	3301      	adds	r3, #1
    37fe:	2b05      	cmp	r3, #5
    3800:	d1f5      	bne.n	37ee <xTaskGenericCreate+0x82>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3802:	2200      	movs	r2, #0
    3804:	2338      	movs	r3, #56	; 0x38
    3806:	54e2      	strb	r2, [r4, r3]
    3808:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    380a:	2e04      	cmp	r6, #4
    380c:	d900      	bls.n	3810 <xTaskGenericCreate+0xa4>
    380e:	2604      	movs	r6, #4
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3810:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    3812:	6466      	str	r6, [r4, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3814:	1d23      	adds	r3, r4, #4
    3816:	4698      	mov	r8, r3
    3818:	1c18      	adds	r0, r3, #0
    381a:	4b6d      	ldr	r3, [pc, #436]	; (39d0 <xTaskGenericCreate+0x264>)
    381c:	58ef      	ldr	r7, [r5, r3]
    381e:	47b8      	blx	r7
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3820:	1c20      	adds	r0, r4, #0
    3822:	3018      	adds	r0, #24
    3824:	47b8      	blx	r7

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    3826:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3828:	2305      	movs	r3, #5
    382a:	1b9e      	subs	r6, r3, r6
    382c:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    382e:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    3830:	4658      	mov	r0, fp
    3832:	4649      	mov	r1, r9
    3834:	4652      	mov	r2, sl
    3836:	4b67      	ldr	r3, [pc, #412]	; (39d4 <xTaskGenericCreate+0x268>)
    3838:	58eb      	ldr	r3, [r5, r3]
    383a:	4798      	blx	r3
    383c:	6020      	str	r0, [r4, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    383e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    3840:	2a00      	cmp	r2, #0
    3842:	d000      	beq.n	3846 <xTaskGenericCreate+0xda>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    3844:	6014      	str	r4, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    3846:	4b64      	ldr	r3, [pc, #400]	; (39d8 <xTaskGenericCreate+0x26c>)
    3848:	58eb      	ldr	r3, [r5, r3]
    384a:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
    384c:	4b63      	ldr	r3, [pc, #396]	; (39dc <xTaskGenericCreate+0x270>)
    384e:	447b      	add	r3, pc
    3850:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    3852:	3201      	adds	r2, #1
    3854:	635a      	str	r2, [r3, #52]	; 0x34
			if( pxCurrentTCB == NULL )
    3856:	4b62      	ldr	r3, [pc, #392]	; (39e0 <xTaskGenericCreate+0x274>)
    3858:	58eb      	ldr	r3, [r5, r3]
    385a:	681b      	ldr	r3, [r3, #0]
    385c:	2b00      	cmp	r3, #0
    385e:	d134      	bne.n	38ca <xTaskGenericCreate+0x15e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    3860:	4b5f      	ldr	r3, [pc, #380]	; (39e0 <xTaskGenericCreate+0x274>)
    3862:	58eb      	ldr	r3, [r5, r3]
    3864:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    3866:	4b5f      	ldr	r3, [pc, #380]	; (39e4 <xTaskGenericCreate+0x278>)
    3868:	447b      	add	r3, pc
    386a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    386c:	2b01      	cmp	r3, #1
    386e:	d16c      	bne.n	394a <xTaskGenericCreate+0x1de>
    3870:	4b5d      	ldr	r3, [pc, #372]	; (39e8 <xTaskGenericCreate+0x27c>)
    3872:	447b      	add	r3, pc
    3874:	1c1e      	adds	r6, r3, #0
    3876:	3638      	adds	r6, #56	; 0x38
    3878:	1c1f      	adds	r7, r3, #0
    387a:	379c      	adds	r7, #156	; 0x9c
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    387c:	4b5b      	ldr	r3, [pc, #364]	; (39ec <xTaskGenericCreate+0x280>)
    387e:	58eb      	ldr	r3, [r5, r3]
    3880:	9301      	str	r3, [sp, #4]
    3882:	1c30      	adds	r0, r6, #0
    3884:	9b01      	ldr	r3, [sp, #4]
    3886:	4798      	blx	r3
    3888:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    388a:	42be      	cmp	r6, r7
    388c:	d1f9      	bne.n	3882 <xTaskGenericCreate+0x116>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    388e:	4a58      	ldr	r2, [pc, #352]	; (39f0 <xTaskGenericCreate+0x284>)
    3890:	447a      	add	r2, pc
    3892:	4691      	mov	r9, r2
    3894:	231c      	movs	r3, #28
    3896:	469b      	mov	fp, r3
    3898:	44cb      	add	fp, r9
    389a:	4658      	mov	r0, fp
    389c:	4b53      	ldr	r3, [pc, #332]	; (39ec <xTaskGenericCreate+0x280>)
    389e:	58ee      	ldr	r6, [r5, r3]
    38a0:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
    38a2:	2230      	movs	r2, #48	; 0x30
    38a4:	4692      	mov	sl, r2
    38a6:	44ca      	add	sl, r9
    38a8:	4650      	mov	r0, sl
    38aa:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
    38ac:	4f51      	ldr	r7, [pc, #324]	; (39f4 <xTaskGenericCreate+0x288>)
    38ae:	447f      	add	r7, pc
    38b0:	1c38      	adds	r0, r7, #0
    38b2:	3014      	adds	r0, #20
    38b4:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    38b6:	4648      	mov	r0, r9
    38b8:	3044      	adds	r0, #68	; 0x44
    38ba:	47b0      	blx	r6
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
    38bc:	1c38      	adds	r0, r7, #0
    38be:	47b0      	blx	r6
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    38c0:	465b      	mov	r3, fp
    38c2:	62bb      	str	r3, [r7, #40]	; 0x28
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    38c4:	4652      	mov	r2, sl
    38c6:	633a      	str	r2, [r7, #48]	; 0x30
    38c8:	e03f      	b.n	394a <xTaskGenericCreate+0x1de>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    38ca:	4b4b      	ldr	r3, [pc, #300]	; (39f8 <xTaskGenericCreate+0x28c>)
    38cc:	447b      	add	r3, pc
    38ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    38d0:	2b00      	cmp	r3, #0
    38d2:	d13a      	bne.n	394a <xTaskGenericCreate+0x1de>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    38d4:	4b42      	ldr	r3, [pc, #264]	; (39e0 <xTaskGenericCreate+0x274>)
    38d6:	58eb      	ldr	r3, [r5, r3]
    38d8:	681b      	ldr	r3, [r3, #0]
    38da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    38dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    38de:	429a      	cmp	r2, r3
    38e0:	d333      	bcc.n	394a <xTaskGenericCreate+0x1de>
					{
						pxCurrentTCB = pxNewTCB;
    38e2:	4b3f      	ldr	r3, [pc, #252]	; (39e0 <xTaskGenericCreate+0x274>)
    38e4:	58eb      	ldr	r3, [r5, r3]
    38e6:	601c      	str	r4, [r3, #0]
    38e8:	e02f      	b.n	394a <xTaskGenericCreate+0x1de>
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    38ea:	4a44      	ldr	r2, [pc, #272]	; (39fc <xTaskGenericCreate+0x290>)
    38ec:	447a      	add	r2, pc
    38ee:	65d3      	str	r3, [r2, #92]	; 0x5c
    38f0:	009a      	lsls	r2, r3, #2
    38f2:	18d3      	adds	r3, r2, r3
    38f4:	009b      	lsls	r3, r3, #2
    38f6:	4842      	ldr	r0, [pc, #264]	; (3a00 <xTaskGenericCreate+0x294>)
    38f8:	4478      	add	r0, pc
    38fa:	3038      	adds	r0, #56	; 0x38
    38fc:	18c0      	adds	r0, r0, r3
    38fe:	4641      	mov	r1, r8
    3900:	4b40      	ldr	r3, [pc, #256]	; (3a04 <xTaskGenericCreate+0x298>)
    3902:	58eb      	ldr	r3, [r5, r3]
    3904:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    3906:	4b40      	ldr	r3, [pc, #256]	; (3a08 <xTaskGenericCreate+0x29c>)
    3908:	58eb      	ldr	r3, [r5, r3]
    390a:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
    390c:	4b3f      	ldr	r3, [pc, #252]	; (3a0c <xTaskGenericCreate+0x2a0>)
    390e:	447b      	add	r3, pc
    3910:	6d9b      	ldr	r3, [r3, #88]	; 0x58
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );

			xReturn = pdPASS;
    3912:	2001      	movs	r0, #1
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
    3914:	2b00      	cmp	r3, #0
    3916:	d049      	beq.n	39ac <xTaskGenericCreate+0x240>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    3918:	4b31      	ldr	r3, [pc, #196]	; (39e0 <xTaskGenericCreate+0x274>)
    391a:	58eb      	ldr	r3, [r5, r3]
    391c:	681b      	ldr	r3, [r3, #0]
    391e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3920:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3922:	429a      	cmp	r2, r3
    3924:	d942      	bls.n	39ac <xTaskGenericCreate+0x240>
			{
				taskYIELD_IF_USING_PREEMPTION();
    3926:	4b3a      	ldr	r3, [pc, #232]	; (3a10 <xTaskGenericCreate+0x2a4>)
    3928:	58eb      	ldr	r3, [r5, r3]
    392a:	4798      	blx	r3
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );

			xReturn = pdPASS;
    392c:	2001      	movs	r0, #1
    392e:	e03d      	b.n	39ac <xTaskGenericCreate+0x240>
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3930:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3932:	6303      	str	r3, [r0, #48]	; 0x30
    3934:	1c18      	adds	r0, r3, #0
    3936:	e746      	b.n	37c6 <xTaskGenericCreate+0x5a>
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
		traceTASK_CREATE_FAILED();
    3938:	2043      	movs	r0, #67	; 0x43
    393a:	2103      	movs	r1, #3
    393c:	2200      	movs	r2, #0
    393e:	4b35      	ldr	r3, [pc, #212]	; (3a14 <xTaskGenericCreate+0x2a8>)
    3940:	58eb      	ldr	r3, [r5, r3]
    3942:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    3944:	2001      	movs	r0, #1
    3946:	4240      	negs	r0, r0
    3948:	e030      	b.n	39ac <xTaskGenericCreate+0x240>
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    394a:	4f33      	ldr	r7, [pc, #204]	; (3a18 <xTaskGenericCreate+0x2ac>)
    394c:	447f      	add	r7, pc
    394e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    3950:	3301      	adds	r3, #1
    3952:	663b      	str	r3, [r7, #96]	; 0x60

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
    3954:	63e3      	str	r3, [r4, #60]	; 0x3c
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );
    3956:	2003      	movs	r0, #3
    3958:	4b30      	ldr	r3, [pc, #192]	; (3a1c <xTaskGenericCreate+0x2b0>)
    395a:	58eb      	ldr	r3, [r5, r3]
    395c:	4798      	blx	r3
    395e:	6420      	str	r0, [r4, #64]	; 0x40
    3960:	1c20      	adds	r0, r4, #0
    3962:	4b2f      	ldr	r3, [pc, #188]	; (3a20 <xTaskGenericCreate+0x2b4>)
    3964:	58ee      	ldr	r6, [r5, r3]
    3966:	47b0      	blx	r6
    3968:	1c01      	adds	r1, r0, #0
    396a:	1c22      	adds	r2, r4, #0
    396c:	3234      	adds	r2, #52	; 0x34
    396e:	2003      	movs	r0, #3
    3970:	4b2c      	ldr	r3, [pc, #176]	; (3a24 <xTaskGenericCreate+0x2b8>)
    3972:	58eb      	ldr	r3, [r5, r3]
    3974:	4798      	blx	r3
    3976:	1c20      	adds	r0, r4, #0
    3978:	47b0      	blx	r6
    397a:	1c01      	adds	r1, r0, #0
    397c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    397e:	b2da      	uxtb	r2, r3
    3980:	2003      	movs	r0, #3
    3982:	4b29      	ldr	r3, [pc, #164]	; (3a28 <xTaskGenericCreate+0x2bc>)
    3984:	58eb      	ldr	r3, [r5, r3]
    3986:	4798      	blx	r3
    3988:	1c20      	adds	r0, r4, #0
    398a:	47b0      	blx	r6
    398c:	1c02      	adds	r2, r0, #0
    398e:	201b      	movs	r0, #27
    3990:	2103      	movs	r1, #3
    3992:	4b20      	ldr	r3, [pc, #128]	; (3a14 <xTaskGenericCreate+0x2a8>)
    3994:	58eb      	ldr	r3, [r5, r3]
    3996:	4798      	blx	r3

			prvAddTaskToReadyList( pxNewTCB );
    3998:	1c20      	adds	r0, r4, #0
    399a:	47b0      	blx	r6
    399c:	4b23      	ldr	r3, [pc, #140]	; (3a2c <xTaskGenericCreate+0x2c0>)
    399e:	58eb      	ldr	r3, [r5, r3]
    39a0:	4798      	blx	r3
    39a2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    39a4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
    39a6:	4293      	cmp	r3, r2
    39a8:	d89f      	bhi.n	38ea <xTaskGenericCreate+0x17e>
    39aa:	e7a1      	b.n	38f0 <xTaskGenericCreate+0x184>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
}
    39ac:	b005      	add	sp, #20
    39ae:	bc3c      	pop	{r2, r3, r4, r5}
    39b0:	4690      	mov	r8, r2
    39b2:	4699      	mov	r9, r3
    39b4:	46a2      	mov	sl, r4
    39b6:	46ab      	mov	fp, r5
    39b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    39ba:	46c0      	nop			; (mov r8, r8)
    39bc:	0000359c 	.word	0x0000359c
    39c0:	000000d4 	.word	0x000000d4
    39c4:	00000080 	.word	0x00000080
    39c8:	0000018c 	.word	0x0000018c
    39cc:	3fffffff 	.word	0x3fffffff
    39d0:	000000ac 	.word	0x000000ac
    39d4:	0000026c 	.word	0x0000026c
    39d8:	00000284 	.word	0x00000284
    39dc:	1fffd8d2 	.word	0x1fffd8d2
    39e0:	00000048 	.word	0x00000048
    39e4:	1fffd8b8 	.word	0x1fffd8b8
    39e8:	1fffd8ae 	.word	0x1fffd8ae
    39ec:	000000e8 	.word	0x000000e8
    39f0:	1fffd910 	.word	0x1fffd910
    39f4:	1fffd872 	.word	0x1fffd872
    39f8:	1fffd8d4 	.word	0x1fffd8d4
    39fc:	1fffd8b4 	.word	0x1fffd8b4
    3a00:	1fffd828 	.word	0x1fffd828
    3a04:	00000094 	.word	0x00000094
    3a08:	00000010 	.word	0x00000010
    3a0c:	1fffd892 	.word	0x1fffd892
    3a10:	00000178 	.word	0x00000178
    3a14:	00000228 	.word	0x00000228
    3a18:	1fffd854 	.word	0x1fffd854
    3a1c:	0000028c 	.word	0x0000028c
    3a20:	00000078 	.word	0x00000078
    3a24:	00000134 	.word	0x00000134
    3a28:	00000244 	.word	0x00000244
    3a2c:	000001ac 	.word	0x000001ac

00003a30 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
    3a30:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a32:	b083      	sub	sp, #12
    3a34:	1c05      	adds	r5, r0, #0
    3a36:	4c25      	ldr	r4, [pc, #148]	; (3acc <vTaskResume+0x9c>)
    3a38:	447c      	add	r4, pc
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
    3a3a:	2800      	cmp	r0, #0
    3a3c:	d101      	bne.n	3a42 <vTaskResume+0x12>
    3a3e:	b672      	cpsid	i
    3a40:	e7fe      	b.n	3a40 <vTaskResume+0x10>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
    3a42:	4b23      	ldr	r3, [pc, #140]	; (3ad0 <vTaskResume+0xa0>)
    3a44:	58e3      	ldr	r3, [r4, r3]
    3a46:	681b      	ldr	r3, [r3, #0]
    3a48:	4298      	cmp	r0, r3
    3a4a:	d03d      	beq.n	3ac8 <vTaskResume+0x98>
		{
			taskENTER_CRITICAL();
    3a4c:	4b21      	ldr	r3, [pc, #132]	; (3ad4 <vTaskResume+0xa4>)
    3a4e:	58e3      	ldr	r3, [r4, r3]
    3a50:	4798      	blx	r3
			{
				if( prvTaskIsTaskSuspended( pxTCB ) == pdTRUE )
    3a52:	1c28      	adds	r0, r5, #0
    3a54:	4b20      	ldr	r3, [pc, #128]	; (3ad8 <vTaskResume+0xa8>)
    3a56:	447b      	add	r3, pc
    3a58:	4798      	blx	r3
    3a5a:	2801      	cmp	r0, #1
    3a5c:	d131      	bne.n	3ac2 <vTaskResume+0x92>
				{
					traceTASK_RESUME( pxTCB );
    3a5e:	1c28      	adds	r0, r5, #0
    3a60:	4b1e      	ldr	r3, [pc, #120]	; (3adc <vTaskResume+0xac>)
    3a62:	58e6      	ldr	r6, [r4, r3]
    3a64:	47b0      	blx	r6
    3a66:	1c02      	adds	r2, r0, #0
    3a68:	208b      	movs	r0, #139	; 0x8b
    3a6a:	2103      	movs	r1, #3
    3a6c:	4b1c      	ldr	r3, [pc, #112]	; (3ae0 <vTaskResume+0xb0>)
    3a6e:	58e3      	ldr	r3, [r4, r3]
    3a70:	4798      	blx	r3

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					( void ) uxListRemove(  &( pxTCB->xGenericListItem ) );
    3a72:	1d2f      	adds	r7, r5, #4
    3a74:	1c38      	adds	r0, r7, #0
    3a76:	4b1b      	ldr	r3, [pc, #108]	; (3ae4 <vTaskResume+0xb4>)
    3a78:	58e3      	ldr	r3, [r4, r3]
    3a7a:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    3a7c:	1c28      	adds	r0, r5, #0
    3a7e:	47b0      	blx	r6
    3a80:	4b19      	ldr	r3, [pc, #100]	; (3ae8 <vTaskResume+0xb8>)
    3a82:	58e3      	ldr	r3, [r4, r3]
    3a84:	4798      	blx	r3
    3a86:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    3a88:	4a18      	ldr	r2, [pc, #96]	; (3aec <vTaskResume+0xbc>)
    3a8a:	447a      	add	r2, pc
    3a8c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    3a8e:	4293      	cmp	r3, r2
    3a90:	d902      	bls.n	3a98 <vTaskResume+0x68>
    3a92:	4a17      	ldr	r2, [pc, #92]	; (3af0 <vTaskResume+0xc0>)
    3a94:	447a      	add	r2, pc
    3a96:	65d3      	str	r3, [r2, #92]	; 0x5c
    3a98:	009a      	lsls	r2, r3, #2
    3a9a:	18d3      	adds	r3, r2, r3
    3a9c:	009b      	lsls	r3, r3, #2
    3a9e:	4815      	ldr	r0, [pc, #84]	; (3af4 <vTaskResume+0xc4>)
    3aa0:	4478      	add	r0, pc
    3aa2:	3038      	adds	r0, #56	; 0x38
    3aa4:	18c0      	adds	r0, r0, r3
    3aa6:	1c39      	adds	r1, r7, #0
    3aa8:	4b13      	ldr	r3, [pc, #76]	; (3af8 <vTaskResume+0xc8>)
    3aaa:	58e3      	ldr	r3, [r4, r3]
    3aac:	4798      	blx	r3

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3aae:	4b08      	ldr	r3, [pc, #32]	; (3ad0 <vTaskResume+0xa0>)
    3ab0:	58e3      	ldr	r3, [r4, r3]
    3ab2:	681b      	ldr	r3, [r3, #0]
    3ab4:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    3ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3ab8:	429a      	cmp	r2, r3
    3aba:	d302      	bcc.n	3ac2 <vTaskResume+0x92>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
    3abc:	4b0f      	ldr	r3, [pc, #60]	; (3afc <vTaskResume+0xcc>)
    3abe:	58e3      	ldr	r3, [r4, r3]
    3ac0:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
    3ac2:	4b0f      	ldr	r3, [pc, #60]	; (3b00 <vTaskResume+0xd0>)
    3ac4:	58e3      	ldr	r3, [r4, r3]
    3ac6:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3ac8:	b003      	add	sp, #12
    3aca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3acc:	000032e8 	.word	0x000032e8
    3ad0:	00000048 	.word	0x00000048
    3ad4:	00000284 	.word	0x00000284
    3ad8:	fffffc23 	.word	0xfffffc23
    3adc:	00000078 	.word	0x00000078
    3ae0:	00000228 	.word	0x00000228
    3ae4:	00000130 	.word	0x00000130
    3ae8:	000001ac 	.word	0x000001ac
    3aec:	1fffd716 	.word	0x1fffd716
    3af0:	1fffd70c 	.word	0x1fffd70c
    3af4:	1fffd680 	.word	0x1fffd680
    3af8:	00000094 	.word	0x00000094
    3afc:	00000178 	.word	0x00000178
    3b00:	00000010 	.word	0x00000010

00003b04 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
    3b04:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b06:	4647      	mov	r7, r8
    3b08:	b480      	push	{r7}
    3b0a:	b082      	sub	sp, #8
    3b0c:	1c05      	adds	r5, r0, #0
    3b0e:	4c2d      	ldr	r4, [pc, #180]	; (3bc4 <xTaskResumeFromISR+0xc0>)
    3b10:	447c      	add	r4, pc
	BaseType_t xYieldRequired = pdFALSE;
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
    3b12:	2800      	cmp	r0, #0
    3b14:	d101      	bne.n	3b1a <xTaskResumeFromISR+0x16>
    3b16:	b672      	cpsid	i
    3b18:	e7fe      	b.n	3b18 <xTaskResumeFromISR+0x14>
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    3b1a:	4b2b      	ldr	r3, [pc, #172]	; (3bc8 <xTaskResumeFromISR+0xc4>)
    3b1c:	58e3      	ldr	r3, [r4, r3]
    3b1e:	4798      	blx	r3
    3b20:	4680      	mov	r8, r0
		{
			if( prvTaskIsTaskSuspended( pxTCB ) == pdTRUE )
    3b22:	1c28      	adds	r0, r5, #0
    3b24:	4b29      	ldr	r3, [pc, #164]	; (3bcc <xTaskResumeFromISR+0xc8>)
    3b26:	447b      	add	r3, pc
    3b28:	4798      	blx	r3

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
	BaseType_t xYieldRequired = pdFALSE;
    3b2a:	2600      	movs	r6, #0
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
		{
			if( prvTaskIsTaskSuspended( pxTCB ) == pdTRUE )
    3b2c:	2801      	cmp	r0, #1
    3b2e:	d13f      	bne.n	3bb0 <xTaskResumeFromISR+0xac>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );
    3b30:	1c28      	adds	r0, r5, #0
    3b32:	4b27      	ldr	r3, [pc, #156]	; (3bd0 <xTaskResumeFromISR+0xcc>)
    3b34:	58e3      	ldr	r3, [r4, r3]
    3b36:	4798      	blx	r3
    3b38:	1c02      	adds	r2, r0, #0
    3b3a:	208c      	movs	r0, #140	; 0x8c
    3b3c:	2103      	movs	r1, #3
    3b3e:	4b25      	ldr	r3, [pc, #148]	; (3bd4 <xTaskResumeFromISR+0xd0>)
    3b40:	58e3      	ldr	r3, [r4, r3]
    3b42:	4798      	blx	r3

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3b44:	4b24      	ldr	r3, [pc, #144]	; (3bd8 <xTaskResumeFromISR+0xd4>)
    3b46:	447b      	add	r3, pc
    3b48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    3b4a:	2b00      	cmp	r3, #0
    3b4c:	d127      	bne.n	3b9e <xTaskResumeFromISR+0x9a>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3b4e:	4b23      	ldr	r3, [pc, #140]	; (3bdc <xTaskResumeFromISR+0xd8>)
    3b50:	58e3      	ldr	r3, [r4, r3]
    3b52:	681b      	ldr	r3, [r3, #0]
    3b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3b56:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    3b58:	429a      	cmp	r2, r3
    3b5a:	4176      	adcs	r6, r6
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove(  &( pxTCB->xGenericListItem ) );
    3b5c:	1d2f      	adds	r7, r5, #4
    3b5e:	1c38      	adds	r0, r7, #0
    3b60:	4b1f      	ldr	r3, [pc, #124]	; (3be0 <xTaskResumeFromISR+0xdc>)
    3b62:	58e3      	ldr	r3, [r4, r3]
    3b64:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    3b66:	1c28      	adds	r0, r5, #0
    3b68:	4b19      	ldr	r3, [pc, #100]	; (3bd0 <xTaskResumeFromISR+0xcc>)
    3b6a:	58e3      	ldr	r3, [r4, r3]
    3b6c:	4798      	blx	r3
    3b6e:	4b1d      	ldr	r3, [pc, #116]	; (3be4 <xTaskResumeFromISR+0xe0>)
    3b70:	58e3      	ldr	r3, [r4, r3]
    3b72:	4798      	blx	r3
    3b74:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    3b76:	4a1c      	ldr	r2, [pc, #112]	; (3be8 <xTaskResumeFromISR+0xe4>)
    3b78:	447a      	add	r2, pc
    3b7a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    3b7c:	4293      	cmp	r3, r2
    3b7e:	d902      	bls.n	3b86 <xTaskResumeFromISR+0x82>
    3b80:	4a1a      	ldr	r2, [pc, #104]	; (3bec <xTaskResumeFromISR+0xe8>)
    3b82:	447a      	add	r2, pc
    3b84:	65d3      	str	r3, [r2, #92]	; 0x5c
    3b86:	009a      	lsls	r2, r3, #2
    3b88:	18d3      	adds	r3, r2, r3
    3b8a:	009b      	lsls	r3, r3, #2
    3b8c:	4818      	ldr	r0, [pc, #96]	; (3bf0 <xTaskResumeFromISR+0xec>)
    3b8e:	4478      	add	r0, pc
    3b90:	3038      	adds	r0, #56	; 0x38
    3b92:	18c0      	adds	r0, r0, r3
    3b94:	1c39      	adds	r1, r7, #0
    3b96:	4b17      	ldr	r3, [pc, #92]	; (3bf4 <xTaskResumeFromISR+0xf0>)
    3b98:	58e3      	ldr	r3, [r4, r3]
    3b9a:	4798      	blx	r3
    3b9c:	e008      	b.n	3bb0 <xTaskResumeFromISR+0xac>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    3b9e:	1c29      	adds	r1, r5, #0
    3ba0:	3118      	adds	r1, #24
    3ba2:	4815      	ldr	r0, [pc, #84]	; (3bf8 <xTaskResumeFromISR+0xf4>)
    3ba4:	4478      	add	r0, pc
    3ba6:	3014      	adds	r0, #20
    3ba8:	4b12      	ldr	r3, [pc, #72]	; (3bf4 <xTaskResumeFromISR+0xf0>)
    3baa:	58e3      	ldr	r3, [r4, r3]
    3bac:	4798      	blx	r3

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
	BaseType_t xYieldRequired = pdFALSE;
    3bae:	2600      	movs	r6, #0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    3bb0:	4640      	mov	r0, r8
    3bb2:	4b12      	ldr	r3, [pc, #72]	; (3bfc <xTaskResumeFromISR+0xf8>)
    3bb4:	58e3      	ldr	r3, [r4, r3]
    3bb6:	4798      	blx	r3

		return xYieldRequired;
	}
    3bb8:	1c30      	adds	r0, r6, #0
    3bba:	b002      	add	sp, #8
    3bbc:	bc04      	pop	{r2}
    3bbe:	4690      	mov	r8, r2
    3bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3bc2:	46c0      	nop			; (mov r8, r8)
    3bc4:	00003210 	.word	0x00003210
    3bc8:	00000248 	.word	0x00000248
    3bcc:	fffffb53 	.word	0xfffffb53
    3bd0:	00000078 	.word	0x00000078
    3bd4:	00000228 	.word	0x00000228
    3bd8:	1fffd65a 	.word	0x1fffd65a
    3bdc:	00000048 	.word	0x00000048
    3be0:	00000130 	.word	0x00000130
    3be4:	000001ac 	.word	0x000001ac
    3be8:	1fffd628 	.word	0x1fffd628
    3bec:	1fffd61e 	.word	0x1fffd61e
    3bf0:	1fffd592 	.word	0x1fffd592
    3bf4:	00000094 	.word	0x00000094
    3bf8:	1fffd57c 	.word	0x1fffd57c
    3bfc:	00000124 	.word	0x00000124

00003c00 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    3c00:	b530      	push	{r4, r5, lr}
    3c02:	b087      	sub	sp, #28
    3c04:	4c14      	ldr	r4, [pc, #80]	; (3c58 <vTaskStartScheduler+0x58>)
    3c06:	447c      	add	r4, pc
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    3c08:	2300      	movs	r3, #0
    3c0a:	9300      	str	r3, [sp, #0]
    3c0c:	9301      	str	r3, [sp, #4]
    3c0e:	9302      	str	r3, [sp, #8]
    3c10:	9303      	str	r3, [sp, #12]
    3c12:	4812      	ldr	r0, [pc, #72]	; (3c5c <vTaskStartScheduler+0x5c>)
    3c14:	4478      	add	r0, pc
    3c16:	4912      	ldr	r1, [pc, #72]	; (3c60 <vTaskStartScheduler+0x60>)
    3c18:	4479      	add	r1, pc
    3c1a:	2246      	movs	r2, #70	; 0x46
    3c1c:	4d11      	ldr	r5, [pc, #68]	; (3c64 <vTaskStartScheduler+0x64>)
    3c1e:	5965      	ldr	r5, [r4, r5]
    3c20:	47a8      	blx	r5
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    3c22:	2801      	cmp	r0, #1
    3c24:	d111      	bne.n	3c4a <vTaskStartScheduler+0x4a>
		{
			xReturn = xTimerCreateTimerTask();
    3c26:	4b10      	ldr	r3, [pc, #64]	; (3c68 <vTaskStartScheduler+0x68>)
    3c28:	58e3      	ldr	r3, [r4, r3]
    3c2a:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    3c2c:	2801      	cmp	r0, #1
    3c2e:	d10c      	bne.n	3c4a <vTaskStartScheduler+0x4a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
    3c30:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    3c32:	2201      	movs	r2, #1
    3c34:	4b0d      	ldr	r3, [pc, #52]	; (3c6c <vTaskStartScheduler+0x6c>)
    3c36:	447b      	add	r3, pc
    3c38:	659a      	str	r2, [r3, #88]	; 0x58
		xTickCount = ( TickType_t ) 0U;
    3c3a:	2200      	movs	r2, #0
    3c3c:	4b0c      	ldr	r3, [pc, #48]	; (3c70 <vTaskStartScheduler+0x70>)
    3c3e:	447b      	add	r3, pc
    3c40:	62da      	str	r2, [r3, #44]	; 0x2c
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    3c42:	4b0c      	ldr	r3, [pc, #48]	; (3c74 <vTaskStartScheduler+0x74>)
    3c44:	58e3      	ldr	r3, [r4, r3]
    3c46:	4798      	blx	r3
    3c48:	e003      	b.n	3c52 <vTaskStartScheduler+0x52>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
    3c4a:	2800      	cmp	r0, #0
    3c4c:	d101      	bne.n	3c52 <vTaskStartScheduler+0x52>
    3c4e:	b672      	cpsid	i
    3c50:	e7fe      	b.n	3c50 <vTaskStartScheduler+0x50>
	}
}
    3c52:	b007      	add	sp, #28
    3c54:	bd30      	pop	{r4, r5, pc}
    3c56:	46c0      	nop			; (mov r8, r8)
    3c58:	0000311a 	.word	0x0000311a
    3c5c:	00000421 	.word	0x00000421
    3c60:	000030cc 	.word	0x000030cc
    3c64:	00000068 	.word	0x00000068
    3c68:	000001a0 	.word	0x000001a0
    3c6c:	1fffd56a 	.word	0x1fffd56a
    3c70:	1fffd4e2 	.word	0x1fffd4e2
    3c74:	00000058 	.word	0x00000058

00003c78 <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    3c78:	4b02      	ldr	r3, [pc, #8]	; (3c84 <vTaskSuspendAll+0xc>)
    3c7a:	447b      	add	r3, pc
    3c7c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    3c7e:	3201      	adds	r2, #1
    3c80:	669a      	str	r2, [r3, #104]	; 0x68
}
    3c82:	4770      	bx	lr
    3c84:	1fffd526 	.word	0x1fffd526

00003c88 <xTaskGetTickCount>:
	return xAlreadyYielded;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    3c88:	b530      	push	{r4, r5, lr}
    3c8a:	b083      	sub	sp, #12
    3c8c:	4c06      	ldr	r4, [pc, #24]	; (3ca8 <xTaskGetTickCount+0x20>)
    3c8e:	447c      	add	r4, pc
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
    3c90:	4b06      	ldr	r3, [pc, #24]	; (3cac <xTaskGetTickCount+0x24>)
    3c92:	58e3      	ldr	r3, [r4, r3]
    3c94:	4798      	blx	r3
	{
		xTicks = xTickCount;
    3c96:	4b06      	ldr	r3, [pc, #24]	; (3cb0 <xTaskGetTickCount+0x28>)
    3c98:	447b      	add	r3, pc
    3c9a:	6add      	ldr	r5, [r3, #44]	; 0x2c
	}
	taskEXIT_CRITICAL();
    3c9c:	4b05      	ldr	r3, [pc, #20]	; (3cb4 <xTaskGetTickCount+0x2c>)
    3c9e:	58e3      	ldr	r3, [r4, r3]
    3ca0:	4798      	blx	r3

	return xTicks;
}
    3ca2:	1c28      	adds	r0, r5, #0
    3ca4:	b003      	add	sp, #12
    3ca6:	bd30      	pop	{r4, r5, pc}
    3ca8:	00003092 	.word	0x00003092
    3cac:	00000284 	.word	0x00000284
    3cb0:	1fffd488 	.word	0x1fffd488
    3cb4:	00000010 	.word	0x00000010

00003cb8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3cb8:	b530      	push	{r4, r5, lr}
    3cba:	b083      	sub	sp, #12
    3cbc:	4c06      	ldr	r4, [pc, #24]	; (3cd8 <xTaskGetTickCountFromISR+0x20>)
    3cbe:	447c      	add	r4, pc
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    3cc0:	4b06      	ldr	r3, [pc, #24]	; (3cdc <xTaskGetTickCountFromISR+0x24>)
    3cc2:	58e3      	ldr	r3, [r4, r3]
    3cc4:	4798      	blx	r3
	{
		xReturn = xTickCount;
    3cc6:	4b06      	ldr	r3, [pc, #24]	; (3ce0 <xTaskGetTickCountFromISR+0x28>)
    3cc8:	447b      	add	r3, pc
    3cca:	6add      	ldr	r5, [r3, #44]	; 0x2c
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    3ccc:	4b05      	ldr	r3, [pc, #20]	; (3ce4 <xTaskGetTickCountFromISR+0x2c>)
    3cce:	58e3      	ldr	r3, [r4, r3]
    3cd0:	4798      	blx	r3

	return xReturn;
}
    3cd2:	1c28      	adds	r0, r5, #0
    3cd4:	b003      	add	sp, #12
    3cd6:	bd30      	pop	{r4, r5, pc}
    3cd8:	00003062 	.word	0x00003062
    3cdc:	00000248 	.word	0x00000248
    3ce0:	1fffd458 	.word	0x1fffd458
    3ce4:	00000124 	.word	0x00000124

00003ce8 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3cea:	4657      	mov	r7, sl
    3cec:	464e      	mov	r6, r9
    3cee:	4645      	mov	r5, r8
    3cf0:	b4e0      	push	{r5, r6, r7}
    3cf2:	b082      	sub	sp, #8
    3cf4:	4c58      	ldr	r4, [pc, #352]	; (3e58 <xTaskIncrementTick+0x170>)
    3cf6:	447c      	add	r4, pc
BaseType_t xSwitchRequired = pdFALSE;

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
    3cf8:	4b58      	ldr	r3, [pc, #352]	; (3e5c <xTaskIncrementTick+0x174>)
    3cfa:	447b      	add	r3, pc
    3cfc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    3cfe:	2b01      	cmp	r3, #1
    3d00:	d004      	beq.n	3d0c <xTaskIncrementTick+0x24>
    3d02:	4b57      	ldr	r3, [pc, #348]	; (3e60 <xTaskIncrementTick+0x178>)
    3d04:	447b      	add	r3, pc
    3d06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    3d08:	2b00      	cmp	r3, #0
    3d0a:	d108      	bne.n	3d1e <xTaskIncrementTick+0x36>
    3d0c:	4b55      	ldr	r3, [pc, #340]	; (3e64 <xTaskIncrementTick+0x17c>)
    3d0e:	58e3      	ldr	r3, [r4, r3]
    3d10:	681a      	ldr	r2, [r3, #0]
    3d12:	3201      	adds	r2, #1
    3d14:	601a      	str	r2, [r3, #0]
    3d16:	2000      	movs	r0, #0
    3d18:	4b53      	ldr	r3, [pc, #332]	; (3e68 <xTaskIncrementTick+0x180>)
    3d1a:	58e3      	ldr	r3, [r4, r3]
    3d1c:	4798      	blx	r3
    3d1e:	4b53      	ldr	r3, [pc, #332]	; (3e6c <xTaskIncrementTick+0x184>)
    3d20:	447b      	add	r3, pc
    3d22:	6e9a      	ldr	r2, [r3, #104]	; 0x68
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3d24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    3d26:	2b00      	cmp	r3, #0
    3d28:	d000      	beq.n	3d2c <xTaskIncrementTick+0x44>
    3d2a:	e07f      	b.n	3e2c <xTaskIncrementTick+0x144>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    3d2c:	4b50      	ldr	r3, [pc, #320]	; (3e70 <xTaskIncrementTick+0x188>)
    3d2e:	447b      	add	r3, pc
    3d30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    3d32:	3201      	adds	r2, #1
    3d34:	62da      	str	r2, [r3, #44]	; 0x2c

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3d36:	6adf      	ldr	r7, [r3, #44]	; 0x2c

			if( xConstTickCount == ( TickType_t ) 0U )
    3d38:	2f00      	cmp	r7, #0
    3d3a:	d115      	bne.n	3d68 <xTaskIncrementTick+0x80>
			{
				taskSWITCH_DELAYED_LISTS();
    3d3c:	4b4d      	ldr	r3, [pc, #308]	; (3e74 <xTaskIncrementTick+0x18c>)
    3d3e:	447b      	add	r3, pc
    3d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3d42:	681b      	ldr	r3, [r3, #0]
    3d44:	2b00      	cmp	r3, #0
    3d46:	d001      	beq.n	3d4c <xTaskIncrementTick+0x64>
    3d48:	b672      	cpsid	i
    3d4a:	e7fe      	b.n	3d4a <xTaskIncrementTick+0x62>
    3d4c:	4b4a      	ldr	r3, [pc, #296]	; (3e78 <xTaskIncrementTick+0x190>)
    3d4e:	447b      	add	r3, pc
    3d50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3d52:	6b19      	ldr	r1, [r3, #48]	; 0x30
    3d54:	6299      	str	r1, [r3, #40]	; 0x28
    3d56:	631a      	str	r2, [r3, #48]	; 0x30
    3d58:	4b48      	ldr	r3, [pc, #288]	; (3e7c <xTaskIncrementTick+0x194>)
    3d5a:	447b      	add	r3, pc
    3d5c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    3d5e:	3201      	adds	r2, #1
    3d60:	671a      	str	r2, [r3, #112]	; 0x70
    3d62:	4b47      	ldr	r3, [pc, #284]	; (3e80 <xTaskIncrementTick+0x198>)
    3d64:	447b      	add	r3, pc
    3d66:	4798      	blx	r3

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    3d68:	4b46      	ldr	r3, [pc, #280]	; (3e84 <xTaskIncrementTick+0x19c>)
    3d6a:	447b      	add	r3, pc
    3d6c:	681b      	ldr	r3, [r3, #0]

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3d6e:	2600      	movs	r6, #0

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    3d70:	429f      	cmp	r7, r3
    3d72:	d34d      	bcc.n	3e10 <xTaskIncrementTick+0x128>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3d74:	4a44      	ldr	r2, [pc, #272]	; (3e88 <xTaskIncrementTick+0x1a0>)
    3d76:	447a      	add	r2, pc
    3d78:	4692      	mov	sl, r2
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3d7a:	4b44      	ldr	r3, [pc, #272]	; (3e8c <xTaskIncrementTick+0x1a4>)
    3d7c:	447b      	add	r3, pc
    3d7e:	3338      	adds	r3, #56	; 0x38
    3d80:	4699      	mov	r9, r3
    3d82:	e000      	b.n	3d86 <xTaskIncrementTick+0x9e>
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
							{
								xSwitchRequired = pdTRUE;
    3d84:	2601      	movs	r6, #1
			look any further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3d86:	4652      	mov	r2, sl
    3d88:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3d8a:	681b      	ldr	r3, [r3, #0]
    3d8c:	2b00      	cmp	r3, #0
    3d8e:	d105      	bne.n	3d9c <xTaskIncrementTick+0xb4>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    3d90:	2201      	movs	r2, #1
    3d92:	4252      	negs	r2, r2
    3d94:	4b3e      	ldr	r3, [pc, #248]	; (3e90 <xTaskIncrementTick+0x1a8>)
    3d96:	447b      	add	r3, pc
    3d98:	601a      	str	r2, [r3, #0]
						break;
    3d9a:	e039      	b.n	3e10 <xTaskIncrementTick+0x128>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3d9c:	4b3d      	ldr	r3, [pc, #244]	; (3e94 <xTaskIncrementTick+0x1ac>)
    3d9e:	447b      	add	r3, pc
    3da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3da2:	68db      	ldr	r3, [r3, #12]
    3da4:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    3da6:	686b      	ldr	r3, [r5, #4]

						if( xConstTickCount < xItemValue )
    3da8:	429f      	cmp	r7, r3
    3daa:	d203      	bcs.n	3db4 <xTaskIncrementTick+0xcc>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3dac:	4a3a      	ldr	r2, [pc, #232]	; (3e98 <xTaskIncrementTick+0x1b0>)
    3dae:	447a      	add	r2, pc
    3db0:	6013      	str	r3, [r2, #0]
							break;
    3db2:	e02d      	b.n	3e10 <xTaskIncrementTick+0x128>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3db4:	1d2b      	adds	r3, r5, #4
    3db6:	4698      	mov	r8, r3
    3db8:	1c18      	adds	r0, r3, #0
    3dba:	4b38      	ldr	r3, [pc, #224]	; (3e9c <xTaskIncrementTick+0x1b4>)
    3dbc:	58e3      	ldr	r3, [r4, r3]
    3dbe:	4798      	blx	r3

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    3dc0:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    3dc2:	2a00      	cmp	r2, #0
    3dc4:	d004      	beq.n	3dd0 <xTaskIncrementTick+0xe8>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3dc6:	1c28      	adds	r0, r5, #0
    3dc8:	3018      	adds	r0, #24
    3dca:	4b34      	ldr	r3, [pc, #208]	; (3e9c <xTaskIncrementTick+0x1b4>)
    3dcc:	58e3      	ldr	r3, [r4, r3]
    3dce:	4798      	blx	r3
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3dd0:	1c28      	adds	r0, r5, #0
    3dd2:	4b33      	ldr	r3, [pc, #204]	; (3ea0 <xTaskIncrementTick+0x1b8>)
    3dd4:	58e3      	ldr	r3, [r4, r3]
    3dd6:	4798      	blx	r3
    3dd8:	4b32      	ldr	r3, [pc, #200]	; (3ea4 <xTaskIncrementTick+0x1bc>)
    3dda:	58e3      	ldr	r3, [r4, r3]
    3ddc:	4798      	blx	r3
    3dde:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    3de0:	4a31      	ldr	r2, [pc, #196]	; (3ea8 <xTaskIncrementTick+0x1c0>)
    3de2:	447a      	add	r2, pc
    3de4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    3de6:	4293      	cmp	r3, r2
    3de8:	d902      	bls.n	3df0 <xTaskIncrementTick+0x108>
    3dea:	4a30      	ldr	r2, [pc, #192]	; (3eac <xTaskIncrementTick+0x1c4>)
    3dec:	447a      	add	r2, pc
    3dee:	65d3      	str	r3, [r2, #92]	; 0x5c
    3df0:	0098      	lsls	r0, r3, #2
    3df2:	18c0      	adds	r0, r0, r3
    3df4:	0080      	lsls	r0, r0, #2
    3df6:	4448      	add	r0, r9
    3df8:	4641      	mov	r1, r8
    3dfa:	4b2d      	ldr	r3, [pc, #180]	; (3eb0 <xTaskIncrementTick+0x1c8>)
    3dfc:	58e3      	ldr	r3, [r4, r3]
    3dfe:	4798      	blx	r3
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3e00:	4b2c      	ldr	r3, [pc, #176]	; (3eb4 <xTaskIncrementTick+0x1cc>)
    3e02:	58e3      	ldr	r3, [r4, r3]
    3e04:	681b      	ldr	r3, [r3, #0]
    3e06:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    3e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3e0a:	429a      	cmp	r2, r3
    3e0c:	d2ba      	bcs.n	3d84 <xTaskIncrementTick+0x9c>
    3e0e:	e7ba      	b.n	3d86 <xTaskIncrementTick+0x9e>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    3e10:	4b28      	ldr	r3, [pc, #160]	; (3eb4 <xTaskIncrementTick+0x1cc>)
    3e12:	58e3      	ldr	r3, [r4, r3]
    3e14:	681b      	ldr	r3, [r3, #0]
    3e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3e18:	009a      	lsls	r2, r3, #2
    3e1a:	18d3      	adds	r3, r2, r3
    3e1c:	009b      	lsls	r3, r3, #2
    3e1e:	4a26      	ldr	r2, [pc, #152]	; (3eb8 <xTaskIncrementTick+0x1d0>)
    3e20:	447a      	add	r2, pc
    3e22:	18d3      	adds	r3, r2, r3
    3e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3e26:	2b01      	cmp	r3, #1
    3e28:	d807      	bhi.n	3e3a <xTaskIncrementTick+0x152>
    3e2a:	e007      	b.n	3e3c <xTaskIncrementTick+0x154>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    3e2c:	4b23      	ldr	r3, [pc, #140]	; (3ebc <xTaskIncrementTick+0x1d4>)
    3e2e:	447b      	add	r3, pc
    3e30:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    3e32:	3201      	adds	r2, #1
    3e34:	66da      	str	r2, [r3, #108]	; 0x6c

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3e36:	2600      	movs	r6, #0
    3e38:	e000      	b.n	3e3c <xTaskIncrementTick+0x154>
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
			{
				xSwitchRequired = pdTRUE;
    3e3a:	2601      	movs	r6, #1
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    3e3c:	4b20      	ldr	r3, [pc, #128]	; (3ec0 <xTaskIncrementTick+0x1d8>)
    3e3e:	447b      	add	r3, pc
    3e40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    3e42:	2b00      	cmp	r3, #0
    3e44:	d000      	beq.n	3e48 <xTaskIncrementTick+0x160>
		{
			xSwitchRequired = pdTRUE;
    3e46:	2601      	movs	r6, #1
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
    3e48:	1c30      	adds	r0, r6, #0
    3e4a:	b002      	add	sp, #8
    3e4c:	bc1c      	pop	{r2, r3, r4}
    3e4e:	4690      	mov	r8, r2
    3e50:	4699      	mov	r9, r3
    3e52:	46a2      	mov	sl, r4
    3e54:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3e56:	46c0      	nop			; (mov r8, r8)
    3e58:	0000302a 	.word	0x0000302a
    3e5c:	1fffd4a6 	.word	0x1fffd4a6
    3e60:	1fffd49c 	.word	0x1fffd49c
    3e64:	00000200 	.word	0x00000200
    3e68:	0000004c 	.word	0x0000004c
    3e6c:	1fffd480 	.word	0x1fffd480
    3e70:	1fffd3f2 	.word	0x1fffd3f2
    3e74:	1fffd3e2 	.word	0x1fffd3e2
    3e78:	1fffd3d2 	.word	0x1fffd3d2
    3e7c:	1fffd446 	.word	0x1fffd446
    3e80:	fffff949 	.word	0xfffff949
    3e84:	1fffc2a2 	.word	0x1fffc2a2
    3e88:	1fffd3aa 	.word	0x1fffd3aa
    3e8c:	1fffd3a4 	.word	0x1fffd3a4
    3e90:	1fffc276 	.word	0x1fffc276
    3e94:	1fffd382 	.word	0x1fffd382
    3e98:	1fffc25e 	.word	0x1fffc25e
    3e9c:	00000130 	.word	0x00000130
    3ea0:	00000078 	.word	0x00000078
    3ea4:	000001ac 	.word	0x000001ac
    3ea8:	1fffd3be 	.word	0x1fffd3be
    3eac:	1fffd3b4 	.word	0x1fffd3b4
    3eb0:	00000094 	.word	0x00000094
    3eb4:	00000048 	.word	0x00000048
    3eb8:	1fffd300 	.word	0x1fffd300
    3ebc:	1fffd372 	.word	0x1fffd372
    3ec0:	1fffd362 	.word	0x1fffd362

00003ec4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    3ec4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ec6:	464f      	mov	r7, r9
    3ec8:	b480      	push	{r7}
    3eca:	b082      	sub	sp, #8
    3ecc:	4c42      	ldr	r4, [pc, #264]	; (3fd8 <xTaskResumeAll+0x114>)
    3ece:	447c      	add	r4, pc
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
    3ed0:	4b42      	ldr	r3, [pc, #264]	; (3fdc <xTaskResumeAll+0x118>)
    3ed2:	447b      	add	r3, pc
    3ed4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    3ed6:	2b00      	cmp	r3, #0
    3ed8:	d101      	bne.n	3ede <xTaskResumeAll+0x1a>
    3eda:	b672      	cpsid	i
    3edc:	e7fe      	b.n	3edc <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    3ede:	4b40      	ldr	r3, [pc, #256]	; (3fe0 <xTaskResumeAll+0x11c>)
    3ee0:	58e3      	ldr	r3, [r4, r3]
    3ee2:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
    3ee4:	4b3f      	ldr	r3, [pc, #252]	; (3fe4 <xTaskResumeAll+0x120>)
    3ee6:	447b      	add	r3, pc
    3ee8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    3eea:	3a01      	subs	r2, #1
    3eec:	669a      	str	r2, [r3, #104]	; 0x68

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3eee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    3ef0:	2500      	movs	r5, #0
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3ef2:	2b00      	cmp	r3, #0
    3ef4:	d168      	bne.n	3fc8 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    3ef6:	4b3c      	ldr	r3, [pc, #240]	; (3fe8 <xTaskResumeAll+0x124>)
    3ef8:	447b      	add	r3, pc
    3efa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3efc:	2b00      	cmp	r3, #0
    3efe:	d063      	beq.n	3fc8 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3f00:	4a3a      	ldr	r2, [pc, #232]	; (3fec <xTaskResumeAll+0x128>)
    3f02:	447a      	add	r2, pc
    3f04:	4691      	mov	r9, r2
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyList( pxTCB );
    3f06:	4b3a      	ldr	r3, [pc, #232]	; (3ff0 <xTaskResumeAll+0x12c>)
    3f08:	447b      	add	r3, pc
    3f0a:	1c1e      	adds	r6, r3, #0
    3f0c:	3638      	adds	r6, #56	; 0x38
    3f0e:	e030      	b.n	3f72 <xTaskResumeAll+0xae>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    3f10:	4b38      	ldr	r3, [pc, #224]	; (3ff4 <xTaskResumeAll+0x130>)
    3f12:	447b      	add	r3, pc
    3f14:	6a1b      	ldr	r3, [r3, #32]
    3f16:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3f18:	1c28      	adds	r0, r5, #0
    3f1a:	3018      	adds	r0, #24
    3f1c:	4b36      	ldr	r3, [pc, #216]	; (3ff8 <xTaskResumeAll+0x134>)
    3f1e:	58e3      	ldr	r3, [r4, r3]
    3f20:	9301      	str	r3, [sp, #4]
    3f22:	4798      	blx	r3
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3f24:	1d2f      	adds	r7, r5, #4
    3f26:	1c38      	adds	r0, r7, #0
    3f28:	9b01      	ldr	r3, [sp, #4]
    3f2a:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    3f2c:	1c28      	adds	r0, r5, #0
    3f2e:	4b33      	ldr	r3, [pc, #204]	; (3ffc <xTaskResumeAll+0x138>)
    3f30:	58e3      	ldr	r3, [r4, r3]
    3f32:	4798      	blx	r3
    3f34:	4b32      	ldr	r3, [pc, #200]	; (4000 <xTaskResumeAll+0x13c>)
    3f36:	58e3      	ldr	r3, [r4, r3]
    3f38:	4798      	blx	r3
    3f3a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    3f3c:	4a31      	ldr	r2, [pc, #196]	; (4004 <xTaskResumeAll+0x140>)
    3f3e:	447a      	add	r2, pc
    3f40:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    3f42:	4293      	cmp	r3, r2
    3f44:	d902      	bls.n	3f4c <xTaskResumeAll+0x88>
    3f46:	4a30      	ldr	r2, [pc, #192]	; (4008 <xTaskResumeAll+0x144>)
    3f48:	447a      	add	r2, pc
    3f4a:	65d3      	str	r3, [r2, #92]	; 0x5c
    3f4c:	0098      	lsls	r0, r3, #2
    3f4e:	18c0      	adds	r0, r0, r3
    3f50:	0080      	lsls	r0, r0, #2
    3f52:	1830      	adds	r0, r6, r0
    3f54:	1c39      	adds	r1, r7, #0
    3f56:	4b2d      	ldr	r3, [pc, #180]	; (400c <xTaskResumeAll+0x148>)
    3f58:	58e3      	ldr	r3, [r4, r3]
    3f5a:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3f5c:	4b2c      	ldr	r3, [pc, #176]	; (4010 <xTaskResumeAll+0x14c>)
    3f5e:	58e3      	ldr	r3, [r4, r3]
    3f60:	681b      	ldr	r3, [r3, #0]
    3f62:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    3f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3f66:	429a      	cmp	r2, r3
    3f68:	d303      	bcc.n	3f72 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
    3f6a:	2201      	movs	r2, #1
    3f6c:	4b29      	ldr	r3, [pc, #164]	; (4014 <xTaskResumeAll+0x150>)
    3f6e:	447b      	add	r3, pc
    3f70:	675a      	str	r2, [r3, #116]	; 0x74
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3f72:	464a      	mov	r2, r9
    3f74:	6952      	ldr	r2, [r2, #20]
    3f76:	2a00      	cmp	r2, #0
    3f78:	d1ca      	bne.n	3f10 <xTaskResumeAll+0x4c>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3f7a:	4b27      	ldr	r3, [pc, #156]	; (4018 <xTaskResumeAll+0x154>)
    3f7c:	447b      	add	r3, pc
    3f7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    3f80:	2b00      	cmp	r3, #0
    3f82:	d017      	beq.n	3fb4 <xTaskResumeAll+0xf0>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3f84:	4b25      	ldr	r3, [pc, #148]	; (401c <xTaskResumeAll+0x158>)
    3f86:	447b      	add	r3, pc
    3f88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    3f8a:	2b00      	cmp	r3, #0
    3f8c:	d012      	beq.n	3fb4 <xTaskResumeAll+0xf0>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3f8e:	4b24      	ldr	r3, [pc, #144]	; (4020 <xTaskResumeAll+0x15c>)
    3f90:	58e3      	ldr	r3, [r4, r3]
    3f92:	9301      	str	r3, [sp, #4]
						{
							xYieldPending = pdTRUE;
    3f94:	4e23      	ldr	r6, [pc, #140]	; (4024 <xTaskResumeAll+0x160>)
    3f96:	447e      	add	r6, pc
    3f98:	2501      	movs	r5, #1
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
					{
						if( xTaskIncrementTick() != pdFALSE )
    3f9a:	9b01      	ldr	r3, [sp, #4]
    3f9c:	4798      	blx	r3
    3f9e:	2800      	cmp	r0, #0
    3fa0:	d000      	beq.n	3fa4 <xTaskResumeAll+0xe0>
						{
							xYieldPending = pdTRUE;
    3fa2:	6775      	str	r5, [r6, #116]	; 0x74
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3fa4:	4b20      	ldr	r3, [pc, #128]	; (4028 <xTaskResumeAll+0x164>)
    3fa6:	447b      	add	r3, pc
    3fa8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    3faa:	3a01      	subs	r2, #1
    3fac:	66da      	str	r2, [r3, #108]	; 0x6c
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3fae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    3fb0:	2b00      	cmp	r3, #0
    3fb2:	d1f2      	bne.n	3f9a <xTaskResumeAll+0xd6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    3fb4:	4b1d      	ldr	r3, [pc, #116]	; (402c <xTaskResumeAll+0x168>)
    3fb6:	447b      	add	r3, pc
    3fb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    3fba:	2500      	movs	r5, #0
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    3fbc:	2b01      	cmp	r3, #1
    3fbe:	d103      	bne.n	3fc8 <xTaskResumeAll+0x104>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    3fc0:	4b1b      	ldr	r3, [pc, #108]	; (4030 <xTaskResumeAll+0x16c>)
    3fc2:	58e3      	ldr	r3, [r4, r3]
    3fc4:	4798      	blx	r3

				if( xYieldPending == pdTRUE )
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    3fc6:	2501      	movs	r5, #1
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    3fc8:	4b1a      	ldr	r3, [pc, #104]	; (4034 <xTaskResumeAll+0x170>)
    3fca:	58e3      	ldr	r3, [r4, r3]
    3fcc:	4798      	blx	r3

	return xAlreadyYielded;
}
    3fce:	1c28      	adds	r0, r5, #0
    3fd0:	b002      	add	sp, #8
    3fd2:	bc04      	pop	{r2}
    3fd4:	4691      	mov	r9, r2
    3fd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3fd8:	00002e52 	.word	0x00002e52
    3fdc:	1fffd2ce 	.word	0x1fffd2ce
    3fe0:	00000284 	.word	0x00000284
    3fe4:	1fffd2ba 	.word	0x1fffd2ba
    3fe8:	1fffd228 	.word	0x1fffd228
    3fec:	1fffd21e 	.word	0x1fffd21e
    3ff0:	1fffd218 	.word	0x1fffd218
    3ff4:	1fffd20e 	.word	0x1fffd20e
    3ff8:	00000130 	.word	0x00000130
    3ffc:	00000078 	.word	0x00000078
    4000:	000001ac 	.word	0x000001ac
    4004:	1fffd262 	.word	0x1fffd262
    4008:	1fffd258 	.word	0x1fffd258
    400c:	00000094 	.word	0x00000094
    4010:	00000048 	.word	0x00000048
    4014:	1fffd232 	.word	0x1fffd232
    4018:	1fffd224 	.word	0x1fffd224
    401c:	1fffd21a 	.word	0x1fffd21a
    4020:	00000220 	.word	0x00000220
    4024:	1fffd20a 	.word	0x1fffd20a
    4028:	1fffd1fa 	.word	0x1fffd1fa
    402c:	1fffd1ea 	.word	0x1fffd1ea
    4030:	00000178 	.word	0x00000178
    4034:	00000010 	.word	0x00000010

00004038 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    4038:	b5f0      	push	{r4, r5, r6, r7, lr}
    403a:	464f      	mov	r7, r9
    403c:	4646      	mov	r6, r8
    403e:	b4c0      	push	{r6, r7}
    4040:	b083      	sub	sp, #12
    4042:	4c1e      	ldr	r4, [pc, #120]	; (40bc <prvIdleTask+0x84>)
    4044:	447c      	add	r4, pc
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    4046:	4e1e      	ldr	r6, [pc, #120]	; (40c0 <prvIdleTask+0x88>)
    4048:	447e      	add	r6, pc

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
    404a:	4a1e      	ldr	r2, [pc, #120]	; (40c4 <prvIdleTask+0x8c>)
    404c:	447a      	add	r2, pc
    404e:	4690      	mov	r8, r2
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
		{
			vTaskSuspendAll();
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    4050:	4f1d      	ldr	r7, [pc, #116]	; (40c8 <prvIdleTask+0x90>)
    4052:	447f      	add	r7, pc
    4054:	e027      	b.n	40a6 <prvIdleTask+0x6e>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
		{
			vTaskSuspendAll();
    4056:	4b1d      	ldr	r3, [pc, #116]	; (40cc <prvIdleTask+0x94>)
    4058:	58e3      	ldr	r3, [r4, r3]
    405a:	4798      	blx	r3
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    405c:	6c7d      	ldr	r5, [r7, #68]	; 0x44
			}
			( void ) xTaskResumeAll();
    405e:	4b1c      	ldr	r3, [pc, #112]	; (40d0 <prvIdleTask+0x98>)
    4060:	58e3      	ldr	r3, [r4, r3]
    4062:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
    4064:	2d00      	cmp	r5, #0
    4066:	d01e      	beq.n	40a6 <prvIdleTask+0x6e>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    4068:	4b1a      	ldr	r3, [pc, #104]	; (40d4 <prvIdleTask+0x9c>)
    406a:	58e3      	ldr	r3, [r4, r3]
    406c:	4798      	blx	r3
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    406e:	4d1a      	ldr	r5, [pc, #104]	; (40d8 <prvIdleTask+0xa0>)
    4070:	447d      	add	r5, pc
    4072:	6d2b      	ldr	r3, [r5, #80]	; 0x50
    4074:	68da      	ldr	r2, [r3, #12]
    4076:	4691      	mov	r9, r2
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4078:	1c10      	adds	r0, r2, #0
    407a:	3004      	adds	r0, #4
    407c:	4b17      	ldr	r3, [pc, #92]	; (40dc <prvIdleTask+0xa4>)
    407e:	58e3      	ldr	r3, [r4, r3]
    4080:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
    4082:	4b17      	ldr	r3, [pc, #92]	; (40e0 <prvIdleTask+0xa8>)
    4084:	447b      	add	r3, pc
    4086:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    4088:	3a01      	subs	r2, #1
    408a:	635a      	str	r2, [r3, #52]	; 0x34
					--uxTasksDeleted;
    408c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    408e:	3b01      	subs	r3, #1
    4090:	666b      	str	r3, [r5, #100]	; 0x64
				}
				taskEXIT_CRITICAL();
    4092:	4b14      	ldr	r3, [pc, #80]	; (40e4 <prvIdleTask+0xac>)
    4094:	58e3      	ldr	r3, [r4, r3]
    4096:	4798      	blx	r3
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
		vPortFreeAligned( pxTCB->pxStack );
    4098:	464b      	mov	r3, r9
    409a:	6b18      	ldr	r0, [r3, #48]	; 0x30
    409c:	4b12      	ldr	r3, [pc, #72]	; (40e8 <prvIdleTask+0xb0>)
    409e:	58e5      	ldr	r5, [r4, r3]
    40a0:	47a8      	blx	r5
		vPortFree( pxTCB );
    40a2:	4648      	mov	r0, r9
    40a4:	47a8      	blx	r5
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    40a6:	6e73      	ldr	r3, [r6, #100]	; 0x64
    40a8:	2b00      	cmp	r3, #0
    40aa:	d1d4      	bne.n	4056 <prvIdleTask+0x1e>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
    40ac:	4642      	mov	r2, r8
    40ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
    40b0:	2a01      	cmp	r2, #1
    40b2:	d9f8      	bls.n	40a6 <prvIdleTask+0x6e>
			{
				taskYIELD();
    40b4:	4b0d      	ldr	r3, [pc, #52]	; (40ec <prvIdleTask+0xb4>)
    40b6:	58e3      	ldr	r3, [r4, r3]
    40b8:	4798      	blx	r3
    40ba:	e7f4      	b.n	40a6 <prvIdleTask+0x6e>
    40bc:	00002cdc 	.word	0x00002cdc
    40c0:	1fffd158 	.word	0x1fffd158
    40c4:	1fffd0d4 	.word	0x1fffd0d4
    40c8:	1fffd14e 	.word	0x1fffd14e
    40cc:	00000128 	.word	0x00000128
    40d0:	000001d8 	.word	0x000001d8
    40d4:	00000284 	.word	0x00000284
    40d8:	1fffd130 	.word	0x1fffd130
    40dc:	00000130 	.word	0x00000130
    40e0:	1fffd09c 	.word	0x1fffd09c
    40e4:	00000010 	.word	0x00000010
    40e8:	00000080 	.word	0x00000080
    40ec:	00000178 	.word	0x00000178

000040f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    40f0:	b530      	push	{r4, r5, lr}
    40f2:	b083      	sub	sp, #12
    40f4:	4c2c      	ldr	r4, [pc, #176]	; (41a8 <vTaskSwitchContext+0xb8>)
    40f6:	447c      	add	r4, pc
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    40f8:	4b2c      	ldr	r3, [pc, #176]	; (41ac <vTaskSwitchContext+0xbc>)
    40fa:	447b      	add	r3, pc
    40fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    40fe:	2b00      	cmp	r3, #0
    4100:	d004      	beq.n	410c <vTaskSwitchContext+0x1c>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    4102:	2201      	movs	r2, #1
    4104:	4b2a      	ldr	r3, [pc, #168]	; (41b0 <vTaskSwitchContext+0xc0>)
    4106:	447b      	add	r3, pc
    4108:	675a      	str	r2, [r3, #116]	; 0x74
    410a:	e04a      	b.n	41a2 <vTaskSwitchContext+0xb2>
	}
	else
	{
		xYieldPending = pdFALSE;
    410c:	4b29      	ldr	r3, [pc, #164]	; (41b4 <vTaskSwitchContext+0xc4>)
    410e:	447b      	add	r3, pc
    4110:	2200      	movs	r2, #0
    4112:	675a      	str	r2, [r3, #116]	; 0x74
		#endif /* configGENERATE_RUN_TIME_STATS */

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
    4114:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    4116:	009a      	lsls	r2, r3, #2
    4118:	18d3      	adds	r3, r2, r3
    411a:	009b      	lsls	r3, r3, #2
    411c:	4a26      	ldr	r2, [pc, #152]	; (41b8 <vTaskSwitchContext+0xc8>)
    411e:	447a      	add	r2, pc
    4120:	18d3      	adds	r3, r2, r3
    4122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    4124:	2b00      	cmp	r3, #0
    4126:	d11b      	bne.n	4160 <vTaskSwitchContext+0x70>
    4128:	4b24      	ldr	r3, [pc, #144]	; (41bc <vTaskSwitchContext+0xcc>)
    412a:	447b      	add	r3, pc
    412c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    412e:	2b00      	cmp	r3, #0
    4130:	d105      	bne.n	413e <vTaskSwitchContext+0x4e>
    4132:	e002      	b.n	413a <vTaskSwitchContext+0x4a>
    4134:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    4136:	2a00      	cmp	r2, #0
    4138:	d107      	bne.n	414a <vTaskSwitchContext+0x5a>
    413a:	b672      	cpsid	i
    413c:	e7fe      	b.n	413c <vTaskSwitchContext+0x4c>
    413e:	4b20      	ldr	r3, [pc, #128]	; (41c0 <vTaskSwitchContext+0xd0>)
    4140:	447b      	add	r3, pc
    4142:	4d20      	ldr	r5, [pc, #128]	; (41c4 <vTaskSwitchContext+0xd4>)
    4144:	447d      	add	r5, pc
    4146:	4820      	ldr	r0, [pc, #128]	; (41c8 <vTaskSwitchContext+0xd8>)
    4148:	4478      	add	r0, pc
    414a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
    414c:	3a01      	subs	r2, #1
    414e:	65da      	str	r2, [r3, #92]	; 0x5c
    4150:	6dda      	ldr	r2, [r3, #92]	; 0x5c
    4152:	0091      	lsls	r1, r2, #2
    4154:	188a      	adds	r2, r1, r2
    4156:	0092      	lsls	r2, r2, #2
    4158:	18aa      	adds	r2, r5, r2
    415a:	6b92      	ldr	r2, [r2, #56]	; 0x38
    415c:	2a00      	cmp	r2, #0
    415e:	d0e9      	beq.n	4134 <vTaskSwitchContext+0x44>
    4160:	4b1a      	ldr	r3, [pc, #104]	; (41cc <vTaskSwitchContext+0xdc>)
    4162:	447b      	add	r3, pc
    4164:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    4166:	009a      	lsls	r2, r3, #2
    4168:	18d3      	adds	r3, r2, r3
    416a:	009b      	lsls	r3, r3, #2
    416c:	4a18      	ldr	r2, [pc, #96]	; (41d0 <vTaskSwitchContext+0xe0>)
    416e:	447a      	add	r2, pc
    4170:	3238      	adds	r2, #56	; 0x38
    4172:	18d3      	adds	r3, r2, r3
    4174:	685a      	ldr	r2, [r3, #4]
    4176:	6852      	ldr	r2, [r2, #4]
    4178:	605a      	str	r2, [r3, #4]
    417a:	1c19      	adds	r1, r3, #0
    417c:	3108      	adds	r1, #8
    417e:	428a      	cmp	r2, r1
    4180:	d101      	bne.n	4186 <vTaskSwitchContext+0x96>
    4182:	6852      	ldr	r2, [r2, #4]
    4184:	605a      	str	r2, [r3, #4]
    4186:	685b      	ldr	r3, [r3, #4]
    4188:	68da      	ldr	r2, [r3, #12]
    418a:	4b12      	ldr	r3, [pc, #72]	; (41d4 <vTaskSwitchContext+0xe4>)
    418c:	58e3      	ldr	r3, [r4, r3]
    418e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();
    4190:	4b11      	ldr	r3, [pc, #68]	; (41d8 <vTaskSwitchContext+0xe8>)
    4192:	58e3      	ldr	r3, [r4, r3]
    4194:	4798      	blx	r3
    4196:	4b11      	ldr	r3, [pc, #68]	; (41dc <vTaskSwitchContext+0xec>)
    4198:	58e3      	ldr	r3, [r4, r3]
    419a:	4798      	blx	r3
    419c:	4b10      	ldr	r3, [pc, #64]	; (41e0 <vTaskSwitchContext+0xf0>)
    419e:	58e3      	ldr	r3, [r4, r3]
    41a0:	4798      	blx	r3
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    41a2:	b003      	add	sp, #12
    41a4:	bd30      	pop	{r4, r5, pc}
    41a6:	46c0      	nop			; (mov r8, r8)
    41a8:	00002c2a 	.word	0x00002c2a
    41ac:	1fffd0a6 	.word	0x1fffd0a6
    41b0:	1fffd09a 	.word	0x1fffd09a
    41b4:	1fffd092 	.word	0x1fffd092
    41b8:	1fffd002 	.word	0x1fffd002
    41bc:	1fffd076 	.word	0x1fffd076
    41c0:	1fffd060 	.word	0x1fffd060
    41c4:	1fffcfdc 	.word	0x1fffcfdc
    41c8:	1fffd058 	.word	0x1fffd058
    41cc:	1fffd03e 	.word	0x1fffd03e
    41d0:	1fffcfb2 	.word	0x1fffcfb2
    41d4:	00000048 	.word	0x00000048
    41d8:	00000004 	.word	0x00000004
    41dc:	00000078 	.word	0x00000078
    41e0:	00000044 	.word	0x00000044

000041e4 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
    41e4:	b570      	push	{r4, r5, r6, lr}
    41e6:	b082      	sub	sp, #8
    41e8:	1c05      	adds	r5, r0, #0
    41ea:	4c31      	ldr	r4, [pc, #196]	; (42b0 <vTaskSuspend+0xcc>)
    41ec:	447c      	add	r4, pc
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    41ee:	4b31      	ldr	r3, [pc, #196]	; (42b4 <vTaskSuspend+0xd0>)
    41f0:	58e3      	ldr	r3, [r4, r3]
    41f2:	4798      	blx	r3
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
    41f4:	2d00      	cmp	r5, #0
    41f6:	d102      	bne.n	41fe <vTaskSuspend+0x1a>
    41f8:	4b2f      	ldr	r3, [pc, #188]	; (42b8 <vTaskSuspend+0xd4>)
    41fa:	58e3      	ldr	r3, [r4, r3]
    41fc:	681d      	ldr	r5, [r3, #0]

			traceTASK_SUSPEND( pxTCB );
    41fe:	1c28      	adds	r0, r5, #0
    4200:	4b2e      	ldr	r3, [pc, #184]	; (42bc <vTaskSuspend+0xd8>)
    4202:	58e6      	ldr	r6, [r4, r3]
    4204:	47b0      	blx	r6
    4206:	1c02      	adds	r2, r0, #0
    4208:	208a      	movs	r0, #138	; 0x8a
    420a:	2103      	movs	r1, #3
    420c:	4b2c      	ldr	r3, [pc, #176]	; (42c0 <vTaskSuspend+0xdc>)
    420e:	58e3      	ldr	r3, [r4, r3]
    4210:	4798      	blx	r3
    4212:	1c28      	adds	r0, r5, #0
    4214:	47b0      	blx	r6
    4216:	4b2b      	ldr	r3, [pc, #172]	; (42c4 <vTaskSuspend+0xe0>)
    4218:	58e3      	ldr	r3, [r4, r3]
    421a:	4798      	blx	r3

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    421c:	1d2e      	adds	r6, r5, #4
    421e:	1c30      	adds	r0, r6, #0
    4220:	4b29      	ldr	r3, [pc, #164]	; (42c8 <vTaskSuspend+0xe4>)
    4222:	58e3      	ldr	r3, [r4, r3]
    4224:	4798      	blx	r3
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    4226:	6aab      	ldr	r3, [r5, #40]	; 0x28
    4228:	2b00      	cmp	r3, #0
    422a:	d004      	beq.n	4236 <vTaskSuspend+0x52>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    422c:	1c28      	adds	r0, r5, #0
    422e:	3018      	adds	r0, #24
    4230:	4b25      	ldr	r3, [pc, #148]	; (42c8 <vTaskSuspend+0xe4>)
    4232:	58e3      	ldr	r3, [r4, r3]
    4234:	4798      	blx	r3
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
    4236:	4825      	ldr	r0, [pc, #148]	; (42cc <vTaskSuspend+0xe8>)
    4238:	4478      	add	r0, pc
    423a:	1c31      	adds	r1, r6, #0
    423c:	4b24      	ldr	r3, [pc, #144]	; (42d0 <vTaskSuspend+0xec>)
    423e:	58e3      	ldr	r3, [r4, r3]
    4240:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
    4242:	4b24      	ldr	r3, [pc, #144]	; (42d4 <vTaskSuspend+0xf0>)
    4244:	58e3      	ldr	r3, [r4, r3]
    4246:	4798      	blx	r3

		if( pxTCB == pxCurrentTCB )
    4248:	4b1b      	ldr	r3, [pc, #108]	; (42b8 <vTaskSuspend+0xd4>)
    424a:	58e3      	ldr	r3, [r4, r3]
    424c:	681b      	ldr	r3, [r3, #0]
    424e:	429d      	cmp	r5, r3
    4250:	d11e      	bne.n	4290 <vTaskSuspend+0xac>
		{
			if( xSchedulerRunning != pdFALSE )
    4252:	4b21      	ldr	r3, [pc, #132]	; (42d8 <vTaskSuspend+0xf4>)
    4254:	447b      	add	r3, pc
    4256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    4258:	2b00      	cmp	r3, #0
    425a:	d00a      	beq.n	4272 <vTaskSuspend+0x8e>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
    425c:	4b1f      	ldr	r3, [pc, #124]	; (42dc <vTaskSuspend+0xf8>)
    425e:	447b      	add	r3, pc
    4260:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    4262:	2b00      	cmp	r3, #0
    4264:	d001      	beq.n	426a <vTaskSuspend+0x86>
    4266:	b672      	cpsid	i
    4268:	e7fe      	b.n	4268 <vTaskSuspend+0x84>
				portYIELD_WITHIN_API();
    426a:	4b1d      	ldr	r3, [pc, #116]	; (42e0 <vTaskSuspend+0xfc>)
    426c:	58e3      	ldr	r3, [r4, r3]
    426e:	4798      	blx	r3
    4270:	e01c      	b.n	42ac <vTaskSuspend+0xc8>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
    4272:	4b1c      	ldr	r3, [pc, #112]	; (42e4 <vTaskSuspend+0x100>)
    4274:	447b      	add	r3, pc
    4276:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    4278:	681b      	ldr	r3, [r3, #0]
    427a:	4293      	cmp	r3, r2
    427c:	d104      	bne.n	4288 <vTaskSuspend+0xa4>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
    427e:	4b0e      	ldr	r3, [pc, #56]	; (42b8 <vTaskSuspend+0xd4>)
    4280:	58e3      	ldr	r3, [r4, r3]
    4282:	2200      	movs	r2, #0
    4284:	601a      	str	r2, [r3, #0]
    4286:	e011      	b.n	42ac <vTaskSuspend+0xc8>
				}
				else
				{
					vTaskSwitchContext();
    4288:	4b17      	ldr	r3, [pc, #92]	; (42e8 <vTaskSuspend+0x104>)
    428a:	58e3      	ldr	r3, [r4, r3]
    428c:	4798      	blx	r3
    428e:	e00d      	b.n	42ac <vTaskSuspend+0xc8>
				}
			}
		}
		else
		{
			if( xSchedulerRunning != pdFALSE )
    4290:	4b16      	ldr	r3, [pc, #88]	; (42ec <vTaskSuspend+0x108>)
    4292:	447b      	add	r3, pc
    4294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    4296:	2b00      	cmp	r3, #0
    4298:	d008      	beq.n	42ac <vTaskSuspend+0xc8>
			{
				/* A task other than the currently running task was suspended,
				reset the next expected unblock time in case it referred to the
				task that is now in the Suspended state. */
				taskENTER_CRITICAL();
    429a:	4b06      	ldr	r3, [pc, #24]	; (42b4 <vTaskSuspend+0xd0>)
    429c:	58e3      	ldr	r3, [r4, r3]
    429e:	4798      	blx	r3
				{
					prvResetNextTaskUnblockTime();
    42a0:	4b13      	ldr	r3, [pc, #76]	; (42f0 <vTaskSuspend+0x10c>)
    42a2:	447b      	add	r3, pc
    42a4:	4798      	blx	r3
				}
				taskEXIT_CRITICAL();
    42a6:	4b0b      	ldr	r3, [pc, #44]	; (42d4 <vTaskSuspend+0xf0>)
    42a8:	58e3      	ldr	r3, [r4, r3]
    42aa:	4798      	blx	r3
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
    42ac:	b002      	add	sp, #8
    42ae:	bd70      	pop	{r4, r5, r6, pc}
    42b0:	00002b34 	.word	0x00002b34
    42b4:	00000284 	.word	0x00000284
    42b8:	00000048 	.word	0x00000048
    42bc:	00000078 	.word	0x00000078
    42c0:	00000228 	.word	0x00000228
    42c4:	00000204 	.word	0x00000204
    42c8:	00000130 	.word	0x00000130
    42cc:	1fffcee8 	.word	0x1fffcee8
    42d0:	00000094 	.word	0x00000094
    42d4:	00000010 	.word	0x00000010
    42d8:	1fffcf4c 	.word	0x1fffcf4c
    42dc:	1fffcf42 	.word	0x1fffcf42
    42e0:	00000178 	.word	0x00000178
    42e4:	1fffceac 	.word	0x1fffceac
    42e8:	00000154 	.word	0x00000154
    42ec:	1fffcf0e 	.word	0x1fffcf0e
    42f0:	fffff40b 	.word	0xfffff40b

000042f4 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    42f4:	b570      	push	{r4, r5, r6, lr}
    42f6:	b082      	sub	sp, #8
    42f8:	1c0d      	adds	r5, r1, #0
    42fa:	4c13      	ldr	r4, [pc, #76]	; (4348 <vTaskPlaceOnEventList+0x54>)
    42fc:	447c      	add	r4, pc
TickType_t xTimeToWake;

	configASSERT( pxEventList );
    42fe:	2800      	cmp	r0, #0
    4300:	d101      	bne.n	4306 <vTaskPlaceOnEventList+0x12>
    4302:	b672      	cpsid	i
    4304:	e7fe      	b.n	4304 <vTaskPlaceOnEventList+0x10>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    4306:	4b11      	ldr	r3, [pc, #68]	; (434c <vTaskPlaceOnEventList+0x58>)
    4308:	58e6      	ldr	r6, [r4, r3]
    430a:	6831      	ldr	r1, [r6, #0]
    430c:	3118      	adds	r1, #24
    430e:	4b10      	ldr	r3, [pc, #64]	; (4350 <vTaskPlaceOnEventList+0x5c>)
    4310:	58e3      	ldr	r3, [r4, r3]
    4312:	4798      	blx	r3

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4314:	6830      	ldr	r0, [r6, #0]
    4316:	3004      	adds	r0, #4
    4318:	4b0e      	ldr	r3, [pc, #56]	; (4354 <vTaskPlaceOnEventList+0x60>)
    431a:	58e3      	ldr	r3, [r4, r3]
    431c:	4798      	blx	r3
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
    431e:	1c6b      	adds	r3, r5, #1
    4320:	d109      	bne.n	4336 <vTaskPlaceOnEventList+0x42>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    4322:	4b0a      	ldr	r3, [pc, #40]	; (434c <vTaskPlaceOnEventList+0x58>)
    4324:	58e3      	ldr	r3, [r4, r3]
    4326:	6819      	ldr	r1, [r3, #0]
    4328:	3104      	adds	r1, #4
    432a:	480b      	ldr	r0, [pc, #44]	; (4358 <vTaskPlaceOnEventList+0x64>)
    432c:	4478      	add	r0, pc
    432e:	4b0b      	ldr	r3, [pc, #44]	; (435c <vTaskPlaceOnEventList+0x68>)
    4330:	58e3      	ldr	r3, [r4, r3]
    4332:	4798      	blx	r3
    4334:	e006      	b.n	4344 <vTaskPlaceOnEventList+0x50>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    4336:	4b0a      	ldr	r3, [pc, #40]	; (4360 <vTaskPlaceOnEventList+0x6c>)
    4338:	447b      	add	r3, pc
    433a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    433c:	1828      	adds	r0, r5, r0
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    433e:	4b09      	ldr	r3, [pc, #36]	; (4364 <vTaskPlaceOnEventList+0x70>)
    4340:	447b      	add	r3, pc
    4342:	4798      	blx	r3
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    4344:	b002      	add	sp, #8
    4346:	bd70      	pop	{r4, r5, r6, pc}
    4348:	00002a24 	.word	0x00002a24
    434c:	00000048 	.word	0x00000048
    4350:	00000198 	.word	0x00000198
    4354:	00000130 	.word	0x00000130
    4358:	1fffcdf4 	.word	0x1fffcdf4
    435c:	00000094 	.word	0x00000094
    4360:	1fffcde8 	.word	0x1fffcde8
    4364:	fffff3a9 	.word	0xfffff3a9

00004368 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    4368:	b5f0      	push	{r4, r5, r6, r7, lr}
    436a:	b083      	sub	sp, #12
    436c:	1c0e      	adds	r6, r1, #0
    436e:	4c16      	ldr	r4, [pc, #88]	; (43c8 <vTaskPlaceOnEventListRestricted+0x60>)
    4370:	447c      	add	r4, pc
	TickType_t xTimeToWake;

		configASSERT( pxEventList );
    4372:	2800      	cmp	r0, #0
    4374:	d101      	bne.n	437a <vTaskPlaceOnEventListRestricted+0x12>
    4376:	b672      	cpsid	i
    4378:	e7fe      	b.n	4378 <vTaskPlaceOnEventListRestricted+0x10>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    437a:	4b14      	ldr	r3, [pc, #80]	; (43cc <vTaskPlaceOnEventListRestricted+0x64>)
    437c:	58e5      	ldr	r5, [r4, r3]
    437e:	6829      	ldr	r1, [r5, #0]
    4380:	3118      	adds	r1, #24
    4382:	4b13      	ldr	r3, [pc, #76]	; (43d0 <vTaskPlaceOnEventListRestricted+0x68>)
    4384:	58e3      	ldr	r3, [r4, r3]
    4386:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4388:	6828      	ldr	r0, [r5, #0]
    438a:	3004      	adds	r0, #4
    438c:	4b11      	ldr	r3, [pc, #68]	; (43d4 <vTaskPlaceOnEventListRestricted+0x6c>)
    438e:	58e3      	ldr	r3, [r4, r3]
    4390:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    4392:	4b11      	ldr	r3, [pc, #68]	; (43d8 <vTaskPlaceOnEventListRestricted+0x70>)
    4394:	447b      	add	r3, pc
    4396:	6adf      	ldr	r7, [r3, #44]	; 0x2c
    4398:	19f7      	adds	r7, r6, r7

		traceTASK_DELAY_UNTIL();
    439a:	2088      	movs	r0, #136	; 0x88
    439c:	1c39      	adds	r1, r7, #0
    439e:	4b0f      	ldr	r3, [pc, #60]	; (43dc <vTaskPlaceOnEventListRestricted+0x74>)
    43a0:	58e3      	ldr	r3, [r4, r3]
    43a2:	4798      	blx	r3
    43a4:	6828      	ldr	r0, [r5, #0]
    43a6:	4b0e      	ldr	r3, [pc, #56]	; (43e0 <vTaskPlaceOnEventListRestricted+0x78>)
    43a8:	58e6      	ldr	r6, [r4, r3]
    43aa:	47b0      	blx	r6
    43ac:	4b0d      	ldr	r3, [pc, #52]	; (43e4 <vTaskPlaceOnEventListRestricted+0x7c>)
    43ae:	58e5      	ldr	r5, [r4, r3]
    43b0:	47a8      	blx	r5
    43b2:	4b0d      	ldr	r3, [pc, #52]	; (43e8 <vTaskPlaceOnEventListRestricted+0x80>)
    43b4:	58e3      	ldr	r3, [r4, r3]
    43b6:	4798      	blx	r3
    43b8:	47b0      	blx	r6
    43ba:	47a8      	blx	r5
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    43bc:	1c38      	adds	r0, r7, #0
    43be:	4b0b      	ldr	r3, [pc, #44]	; (43ec <vTaskPlaceOnEventListRestricted+0x84>)
    43c0:	447b      	add	r3, pc
    43c2:	4798      	blx	r3
	}
    43c4:	b003      	add	sp, #12
    43c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    43c8:	000029b0 	.word	0x000029b0
    43cc:	00000048 	.word	0x00000048
    43d0:	00000094 	.word	0x00000094
    43d4:	00000130 	.word	0x00000130
    43d8:	1fffcd8c 	.word	0x1fffcd8c
    43dc:	00000018 	.word	0x00000018
    43e0:	00000078 	.word	0x00000078
    43e4:	00000204 	.word	0x00000204
    43e8:	00000004 	.word	0x00000004
    43ec:	fffff329 	.word	0xfffff329

000043f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    43f0:	b570      	push	{r4, r5, r6, lr}
    43f2:	b082      	sub	sp, #8
    43f4:	4c24      	ldr	r4, [pc, #144]	; (4488 <xTaskRemoveFromEventList+0x98>)
    43f6:	447c      	add	r4, pc
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    43f8:	68c3      	ldr	r3, [r0, #12]
    43fa:	68dd      	ldr	r5, [r3, #12]
	configASSERT( pxUnblockedTCB );
    43fc:	2d00      	cmp	r5, #0
    43fe:	d101      	bne.n	4404 <xTaskRemoveFromEventList+0x14>
    4400:	b672      	cpsid	i
    4402:	e7fe      	b.n	4402 <xTaskRemoveFromEventList+0x12>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    4404:	1c2e      	adds	r6, r5, #0
    4406:	3618      	adds	r6, #24
    4408:	1c30      	adds	r0, r6, #0
    440a:	4b20      	ldr	r3, [pc, #128]	; (448c <xTaskRemoveFromEventList+0x9c>)
    440c:	58e3      	ldr	r3, [r4, r3]
    440e:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4410:	4b1f      	ldr	r3, [pc, #124]	; (4490 <xTaskRemoveFromEventList+0xa0>)
    4412:	447b      	add	r3, pc
    4414:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    4416:	2b00      	cmp	r3, #0
    4418:	d120      	bne.n	445c <xTaskRemoveFromEventList+0x6c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    441a:	1d2e      	adds	r6, r5, #4
    441c:	1c30      	adds	r0, r6, #0
    441e:	4b1b      	ldr	r3, [pc, #108]	; (448c <xTaskRemoveFromEventList+0x9c>)
    4420:	58e3      	ldr	r3, [r4, r3]
    4422:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
    4424:	1c28      	adds	r0, r5, #0
    4426:	4b1b      	ldr	r3, [pc, #108]	; (4494 <xTaskRemoveFromEventList+0xa4>)
    4428:	58e3      	ldr	r3, [r4, r3]
    442a:	4798      	blx	r3
    442c:	4b1a      	ldr	r3, [pc, #104]	; (4498 <xTaskRemoveFromEventList+0xa8>)
    442e:	58e3      	ldr	r3, [r4, r3]
    4430:	4798      	blx	r3
    4432:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    4434:	4a19      	ldr	r2, [pc, #100]	; (449c <xTaskRemoveFromEventList+0xac>)
    4436:	447a      	add	r2, pc
    4438:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    443a:	4293      	cmp	r3, r2
    443c:	d902      	bls.n	4444 <xTaskRemoveFromEventList+0x54>
    443e:	4a18      	ldr	r2, [pc, #96]	; (44a0 <xTaskRemoveFromEventList+0xb0>)
    4440:	447a      	add	r2, pc
    4442:	65d3      	str	r3, [r2, #92]	; 0x5c
    4444:	009a      	lsls	r2, r3, #2
    4446:	18d3      	adds	r3, r2, r3
    4448:	009b      	lsls	r3, r3, #2
    444a:	4816      	ldr	r0, [pc, #88]	; (44a4 <xTaskRemoveFromEventList+0xb4>)
    444c:	4478      	add	r0, pc
    444e:	3038      	adds	r0, #56	; 0x38
    4450:	18c0      	adds	r0, r0, r3
    4452:	1c31      	adds	r1, r6, #0
    4454:	4b14      	ldr	r3, [pc, #80]	; (44a8 <xTaskRemoveFromEventList+0xb8>)
    4456:	58e3      	ldr	r3, [r4, r3]
    4458:	4798      	blx	r3
    445a:	e006      	b.n	446a <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    445c:	4813      	ldr	r0, [pc, #76]	; (44ac <xTaskRemoveFromEventList+0xbc>)
    445e:	4478      	add	r0, pc
    4460:	3014      	adds	r0, #20
    4462:	1c31      	adds	r1, r6, #0
    4464:	4b10      	ldr	r3, [pc, #64]	; (44a8 <xTaskRemoveFromEventList+0xb8>)
    4466:	58e3      	ldr	r3, [r4, r3]
    4468:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    446a:	4b11      	ldr	r3, [pc, #68]	; (44b0 <xTaskRemoveFromEventList+0xc0>)
    446c:	58e3      	ldr	r3, [r4, r3]
    446e:	681b      	ldr	r3, [r3, #0]
    4470:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    4472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xReturn = pdFALSE;
    4474:	2000      	movs	r0, #0
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    4476:	429a      	cmp	r2, r3
    4478:	d904      	bls.n	4484 <xTaskRemoveFromEventList+0x94>
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    447a:	2201      	movs	r2, #1
    447c:	4b0d      	ldr	r3, [pc, #52]	; (44b4 <xTaskRemoveFromEventList+0xc4>)
    447e:	447b      	add	r3, pc
    4480:	675a      	str	r2, [r3, #116]	; 0x74
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    4482:	2001      	movs	r0, #1
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
    4484:	b002      	add	sp, #8
    4486:	bd70      	pop	{r4, r5, r6, pc}
    4488:	0000292a 	.word	0x0000292a
    448c:	00000130 	.word	0x00000130
    4490:	1fffcd8e 	.word	0x1fffcd8e
    4494:	00000078 	.word	0x00000078
    4498:	000001ac 	.word	0x000001ac
    449c:	1fffcd6a 	.word	0x1fffcd6a
    44a0:	1fffcd60 	.word	0x1fffcd60
    44a4:	1fffccd4 	.word	0x1fffccd4
    44a8:	00000094 	.word	0x00000094
    44ac:	1fffccc2 	.word	0x1fffccc2
    44b0:	00000048 	.word	0x00000048
    44b4:	1fffcd22 	.word	0x1fffcd22

000044b8 <vTaskSetTimeOutState>:
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
	configASSERT( pxTimeOut );
    44b8:	2800      	cmp	r0, #0
    44ba:	d101      	bne.n	44c0 <vTaskSetTimeOutState+0x8>
    44bc:	b672      	cpsid	i
    44be:	e7fe      	b.n	44be <vTaskSetTimeOutState+0x6>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    44c0:	4b04      	ldr	r3, [pc, #16]	; (44d4 <vTaskSetTimeOutState+0x1c>)
    44c2:	447b      	add	r3, pc
    44c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    44c6:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    44c8:	4b03      	ldr	r3, [pc, #12]	; (44d8 <vTaskSetTimeOutState+0x20>)
    44ca:	447b      	add	r3, pc
    44cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    44ce:	6043      	str	r3, [r0, #4]
}
    44d0:	4770      	bx	lr
    44d2:	46c0      	nop			; (mov r8, r8)
    44d4:	1fffccde 	.word	0x1fffccde
    44d8:	1fffcc56 	.word	0x1fffcc56

000044dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    44dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    44de:	b083      	sub	sp, #12
    44e0:	1c04      	adds	r4, r0, #0
    44e2:	1c0f      	adds	r7, r1, #0
    44e4:	4e18      	ldr	r6, [pc, #96]	; (4548 <xTaskCheckForTimeOut+0x6c>)
    44e6:	447e      	add	r6, pc
BaseType_t xReturn;

	configASSERT( pxTimeOut );
    44e8:	2800      	cmp	r0, #0
    44ea:	d101      	bne.n	44f0 <xTaskCheckForTimeOut+0x14>
    44ec:	b672      	cpsid	i
    44ee:	e7fe      	b.n	44ee <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
    44f0:	2900      	cmp	r1, #0
    44f2:	d101      	bne.n	44f8 <xTaskCheckForTimeOut+0x1c>
    44f4:	b672      	cpsid	i
    44f6:	e7fe      	b.n	44f6 <xTaskCheckForTimeOut+0x1a>

	taskENTER_CRITICAL();
    44f8:	4b14      	ldr	r3, [pc, #80]	; (454c <xTaskCheckForTimeOut+0x70>)
    44fa:	58f3      	ldr	r3, [r6, r3]
    44fc:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    44fe:	4b14      	ldr	r3, [pc, #80]	; (4550 <xTaskCheckForTimeOut+0x74>)
    4500:	447b      	add	r3, pc
    4502:	6ada      	ldr	r2, [r3, #44]	; 0x2c

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
    4504:	683b      	ldr	r3, [r7, #0]
    4506:	1c58      	adds	r0, r3, #1
    4508:	d017      	beq.n	453a <xTaskCheckForTimeOut+0x5e>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    450a:	4912      	ldr	r1, [pc, #72]	; (4554 <xTaskCheckForTimeOut+0x78>)
    450c:	4479      	add	r1, pc
    450e:	6f09      	ldr	r1, [r1, #112]	; 0x70
    4510:	6820      	ldr	r0, [r4, #0]
    4512:	4288      	cmp	r0, r1
    4514:	d003      	beq.n	451e <xTaskCheckForTimeOut+0x42>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    4516:	2501      	movs	r5, #1
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    4518:	6861      	ldr	r1, [r4, #4]
    451a:	428a      	cmp	r2, r1
    451c:	d20e      	bcs.n	453c <xTaskCheckForTimeOut+0x60>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    451e:	6861      	ldr	r1, [r4, #4]
    4520:	1a50      	subs	r0, r2, r1
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
    4522:	2501      	movs	r5, #1
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    4524:	4283      	cmp	r3, r0
    4526:	d909      	bls.n	453c <xTaskCheckForTimeOut+0x60>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    4528:	1a8a      	subs	r2, r1, r2
    452a:	18d3      	adds	r3, r2, r3
    452c:	603b      	str	r3, [r7, #0]
			vTaskSetTimeOutState( pxTimeOut );
    452e:	1c20      	adds	r0, r4, #0
    4530:	4b09      	ldr	r3, [pc, #36]	; (4558 <xTaskCheckForTimeOut+0x7c>)
    4532:	58f3      	ldr	r3, [r6, r3]
    4534:	4798      	blx	r3
			xReturn = pdFALSE;
    4536:	2500      	movs	r5, #0
    4538:	e000      	b.n	453c <xTaskCheckForTimeOut+0x60>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
    453a:	2500      	movs	r5, #0
		else
		{
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
    453c:	4b07      	ldr	r3, [pc, #28]	; (455c <xTaskCheckForTimeOut+0x80>)
    453e:	58f3      	ldr	r3, [r6, r3]
    4540:	4798      	blx	r3

	return xReturn;
}
    4542:	1c28      	adds	r0, r5, #0
    4544:	b003      	add	sp, #12
    4546:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4548:	0000283a 	.word	0x0000283a
    454c:	00000284 	.word	0x00000284
    4550:	1fffcc20 	.word	0x1fffcc20
    4554:	1fffcc94 	.word	0x1fffcc94
    4558:	00000280 	.word	0x00000280
    455c:	00000010 	.word	0x00000010

00004560 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
    4560:	2201      	movs	r2, #1
    4562:	4b02      	ldr	r3, [pc, #8]	; (456c <vTaskMissedYield+0xc>)
    4564:	447b      	add	r3, pc
    4566:	675a      	str	r2, [r3, #116]	; 0x74
}
    4568:	4770      	bx	lr
    456a:	46c0      	nop			; (mov r8, r8)
    456c:	1fffcc3c 	.word	0x1fffcc3c

00004570 <uxTaskGetTaskNumber>:
	UBaseType_t uxTaskGetTaskNumber( TaskHandle_t xTask )
	{
	UBaseType_t uxReturn;
	TCB_t *pxTCB;

		if( xTask != NULL )
    4570:	2800      	cmp	r0, #0
    4572:	d001      	beq.n	4578 <uxTaskGetTaskNumber+0x8>
		{
			pxTCB = ( TCB_t * ) xTask;
			uxReturn = pxTCB->uxTaskNumber;
    4574:	6c00      	ldr	r0, [r0, #64]	; 0x40
    4576:	e000      	b.n	457a <uxTaskGetTaskNumber+0xa>
		}
		else
		{
			uxReturn = 0U;
    4578:	2000      	movs	r0, #0
		}

		return uxReturn;
	}
    457a:	4770      	bx	lr

0000457c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    457c:	4b02      	ldr	r3, [pc, #8]	; (4588 <xTaskGetCurrentTaskHandle+0xc>)
    457e:	447b      	add	r3, pc
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    4580:	4a02      	ldr	r2, [pc, #8]	; (458c <xTaskGetCurrentTaskHandle+0x10>)
    4582:	589b      	ldr	r3, [r3, r2]
    4584:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
    4586:	4770      	bx	lr
    4588:	000027a2 	.word	0x000027a2
    458c:	00000048 	.word	0x00000048

00004590 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    4590:	4b06      	ldr	r3, [pc, #24]	; (45ac <xTaskGetSchedulerState+0x1c>)
    4592:	447b      	add	r3, pc
    4594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    4596:	2001      	movs	r0, #1

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    4598:	2b00      	cmp	r3, #0
    459a:	d005      	beq.n	45a8 <xTaskGetSchedulerState+0x18>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    459c:	4b04      	ldr	r3, [pc, #16]	; (45b0 <xTaskGetSchedulerState+0x20>)
    459e:	447b      	add	r3, pc
    45a0:	6e98      	ldr	r0, [r3, #104]	; 0x68
			{
				xReturn = taskSCHEDULER_RUNNING;
    45a2:	4243      	negs	r3, r0
    45a4:	4158      	adcs	r0, r3
    45a6:	0040      	lsls	r0, r0, #1
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
    45a8:	4770      	bx	lr
    45aa:	46c0      	nop			; (mov r8, r8)
    45ac:	1fffcc0e 	.word	0x1fffcc0e
    45b0:	1fffcc02 	.word	0x1fffcc02

000045b4 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    45b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    45b6:	b083      	sub	sp, #12
    45b8:	1c05      	adds	r5, r0, #0
    45ba:	4c35      	ldr	r4, [pc, #212]	; (4690 <vTaskPriorityInherit+0xdc>)
    45bc:	447c      	add	r4, pc
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    45be:	2800      	cmp	r0, #0
    45c0:	d064      	beq.n	468c <vTaskPriorityInherit+0xd8>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    45c2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    45c4:	4a33      	ldr	r2, [pc, #204]	; (4694 <vTaskPriorityInherit+0xe0>)
    45c6:	58a2      	ldr	r2, [r4, r2]
    45c8:	6812      	ldr	r2, [r2, #0]
    45ca:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    45cc:	4293      	cmp	r3, r2
    45ce:	d25d      	bcs.n	468c <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    45d0:	6982      	ldr	r2, [r0, #24]
    45d2:	2a00      	cmp	r2, #0
    45d4:	db06      	blt.n	45e4 <vTaskPriorityInherit+0x30>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    45d6:	4a2f      	ldr	r2, [pc, #188]	; (4694 <vTaskPriorityInherit+0xe0>)
    45d8:	58a2      	ldr	r2, [r4, r2]
    45da:	6812      	ldr	r2, [r2, #0]
    45dc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    45de:	2105      	movs	r1, #5
    45e0:	1a8a      	subs	r2, r1, r2
    45e2:	6182      	str	r2, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    45e4:	009a      	lsls	r2, r3, #2
    45e6:	18d3      	adds	r3, r2, r3
    45e8:	009b      	lsls	r3, r3, #2
    45ea:	4a2b      	ldr	r2, [pc, #172]	; (4698 <vTaskPriorityInherit+0xe4>)
    45ec:	447a      	add	r2, pc
    45ee:	3238      	adds	r2, #56	; 0x38
    45f0:	18d3      	adds	r3, r2, r3
    45f2:	696f      	ldr	r7, [r5, #20]
    45f4:	429f      	cmp	r7, r3
    45f6:	d125      	bne.n	4644 <vTaskPriorityInherit+0x90>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    45f8:	1d2e      	adds	r6, r5, #4
    45fa:	1c30      	adds	r0, r6, #0
    45fc:	4b27      	ldr	r3, [pc, #156]	; (469c <vTaskPriorityInherit+0xe8>)
    45fe:	58e3      	ldr	r3, [r4, r3]
    4600:	4798      	blx	r3
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    4602:	4b24      	ldr	r3, [pc, #144]	; (4694 <vTaskPriorityInherit+0xe0>)
    4604:	58e3      	ldr	r3, [r4, r3]
    4606:	681b      	ldr	r3, [r3, #0]
    4608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    460a:	62eb      	str	r3, [r5, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
    460c:	1c28      	adds	r0, r5, #0
    460e:	4b24      	ldr	r3, [pc, #144]	; (46a0 <vTaskPriorityInherit+0xec>)
    4610:	58e3      	ldr	r3, [r4, r3]
    4612:	4798      	blx	r3
    4614:	4b23      	ldr	r3, [pc, #140]	; (46a4 <vTaskPriorityInherit+0xf0>)
    4616:	58e3      	ldr	r3, [r4, r3]
    4618:	4798      	blx	r3
    461a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    461c:	4a22      	ldr	r2, [pc, #136]	; (46a8 <vTaskPriorityInherit+0xf4>)
    461e:	447a      	add	r2, pc
    4620:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    4622:	4293      	cmp	r3, r2
    4624:	d902      	bls.n	462c <vTaskPriorityInherit+0x78>
    4626:	4a21      	ldr	r2, [pc, #132]	; (46ac <vTaskPriorityInherit+0xf8>)
    4628:	447a      	add	r2, pc
    462a:	65d3      	str	r3, [r2, #92]	; 0x5c
    462c:	0098      	lsls	r0, r3, #2
    462e:	18c3      	adds	r3, r0, r3
    4630:	009b      	lsls	r3, r3, #2
    4632:	481f      	ldr	r0, [pc, #124]	; (46b0 <vTaskPriorityInherit+0xfc>)
    4634:	4478      	add	r0, pc
    4636:	3038      	adds	r0, #56	; 0x38
    4638:	18c0      	adds	r0, r0, r3
    463a:	1c31      	adds	r1, r6, #0
    463c:	4b1d      	ldr	r3, [pc, #116]	; (46b4 <vTaskPriorityInherit+0x100>)
    463e:	58e3      	ldr	r3, [r4, r3]
    4640:	4798      	blx	r3
    4642:	e004      	b.n	464e <vTaskPriorityInherit+0x9a>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    4644:	4b13      	ldr	r3, [pc, #76]	; (4694 <vTaskPriorityInherit+0xe0>)
    4646:	58e3      	ldr	r3, [r4, r3]
    4648:	681b      	ldr	r3, [r3, #0]
    464a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    464c:	62eb      	str	r3, [r5, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
    464e:	1c28      	adds	r0, r5, #0
    4650:	4b13      	ldr	r3, [pc, #76]	; (46a0 <vTaskPriorityInherit+0xec>)
    4652:	58e6      	ldr	r6, [r4, r3]
    4654:	47b0      	blx	r6
    4656:	1c07      	adds	r7, r0, #0
    4658:	1c28      	adds	r0, r5, #0
    465a:	47b0      	blx	r6
    465c:	1c01      	adds	r1, r0, #0
    465e:	2003      	movs	r0, #3
    4660:	4b15      	ldr	r3, [pc, #84]	; (46b8 <vTaskPriorityInherit+0x104>)
    4662:	58e3      	ldr	r3, [r4, r3]
    4664:	4798      	blx	r3
    4666:	1c03      	adds	r3, r0, #0
    4668:	208e      	movs	r0, #142	; 0x8e
    466a:	2103      	movs	r1, #3
    466c:	1c3a      	adds	r2, r7, #0
    466e:	4f13      	ldr	r7, [pc, #76]	; (46bc <vTaskPriorityInherit+0x108>)
    4670:	59e7      	ldr	r7, [r4, r7]
    4672:	47b8      	blx	r7
    4674:	1c28      	adds	r0, r5, #0
    4676:	47b0      	blx	r6
    4678:	1c01      	adds	r1, r0, #0
    467a:	4b06      	ldr	r3, [pc, #24]	; (4694 <vTaskPriorityInherit+0xe0>)
    467c:	58e3      	ldr	r3, [r4, r3]
    467e:	681b      	ldr	r3, [r3, #0]
    4680:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    4682:	b2d2      	uxtb	r2, r2
    4684:	2003      	movs	r0, #3
    4686:	4b0e      	ldr	r3, [pc, #56]	; (46c0 <vTaskPriorityInherit+0x10c>)
    4688:	58e3      	ldr	r3, [r4, r3]
    468a:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    468c:	b003      	add	sp, #12
    468e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4690:	00002764 	.word	0x00002764
    4694:	00000048 	.word	0x00000048
    4698:	1fffcb34 	.word	0x1fffcb34
    469c:	00000130 	.word	0x00000130
    46a0:	00000078 	.word	0x00000078
    46a4:	000001ac 	.word	0x000001ac
    46a8:	1fffcb82 	.word	0x1fffcb82
    46ac:	1fffcb78 	.word	0x1fffcb78
    46b0:	1fffcaec 	.word	0x1fffcaec
    46b4:	00000094 	.word	0x00000094
    46b8:	000000cc 	.word	0x000000cc
    46bc:	000001cc 	.word	0x000001cc
    46c0:	00000244 	.word	0x00000244

000046c4 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    46c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    46c6:	b083      	sub	sp, #12
    46c8:	1c04      	adds	r4, r0, #0
    46ca:	4d28      	ldr	r5, [pc, #160]	; (476c <vTaskPriorityDisinherit+0xa8>)
    46cc:	447d      	add	r5, pc
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
    46ce:	2800      	cmp	r0, #0
    46d0:	d04a      	beq.n	4768 <vTaskPriorityDisinherit+0xa4>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    46d2:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    46d4:	6c43      	ldr	r3, [r0, #68]	; 0x44
    46d6:	429a      	cmp	r2, r3
    46d8:	d046      	beq.n	4768 <vTaskPriorityDisinherit+0xa4>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    46da:	1d07      	adds	r7, r0, #4
    46dc:	1c38      	adds	r0, r7, #0
    46de:	4b24      	ldr	r3, [pc, #144]	; (4770 <vTaskPriorityDisinherit+0xac>)
    46e0:	58eb      	ldr	r3, [r5, r3]
    46e2:	4798      	blx	r3
					mtCOVERAGE_TEST_MARKER();
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
    46e4:	1c20      	adds	r0, r4, #0
    46e6:	4b23      	ldr	r3, [pc, #140]	; (4774 <vTaskPriorityDisinherit+0xb0>)
    46e8:	58eb      	ldr	r3, [r5, r3]
    46ea:	9300      	str	r3, [sp, #0]
    46ec:	4798      	blx	r3
    46ee:	1c06      	adds	r6, r0, #0
    46f0:	1c20      	adds	r0, r4, #0
    46f2:	9a00      	ldr	r2, [sp, #0]
    46f4:	4790      	blx	r2
    46f6:	1c01      	adds	r1, r0, #0
    46f8:	2003      	movs	r0, #3
    46fa:	4b1f      	ldr	r3, [pc, #124]	; (4778 <vTaskPriorityDisinherit+0xb4>)
    46fc:	58eb      	ldr	r3, [r5, r3]
    46fe:	4798      	blx	r3
    4700:	1c03      	adds	r3, r0, #0
    4702:	208f      	movs	r0, #143	; 0x8f
    4704:	2103      	movs	r1, #3
    4706:	1c32      	adds	r2, r6, #0
    4708:	4e1c      	ldr	r6, [pc, #112]	; (477c <vTaskPriorityDisinherit+0xb8>)
    470a:	59ae      	ldr	r6, [r5, r6]
    470c:	47b0      	blx	r6
    470e:	1c20      	adds	r0, r4, #0
    4710:	9e00      	ldr	r6, [sp, #0]
    4712:	47b0      	blx	r6
    4714:	1c01      	adds	r1, r0, #0
    4716:	6c63      	ldr	r3, [r4, #68]	; 0x44
    4718:	b2da      	uxtb	r2, r3
    471a:	2003      	movs	r0, #3
    471c:	4b18      	ldr	r3, [pc, #96]	; (4780 <vTaskPriorityDisinherit+0xbc>)
    471e:	58eb      	ldr	r3, [r5, r3]
    4720:	4798      	blx	r3
				pxTCB->uxPriority = pxTCB->uxBasePriority;
    4722:	6c63      	ldr	r3, [r4, #68]	; 0x44
    4724:	62e3      	str	r3, [r4, #44]	; 0x2c

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    4726:	69a6      	ldr	r6, [r4, #24]
    4728:	2e00      	cmp	r6, #0
    472a:	db02      	blt.n	4732 <vTaskPriorityDisinherit+0x6e>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    472c:	2205      	movs	r2, #5
    472e:	1ad3      	subs	r3, r2, r3
    4730:	61a3      	str	r3, [r4, #24]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddTaskToReadyList( pxTCB );
    4732:	1c20      	adds	r0, r4, #0
    4734:	4b0f      	ldr	r3, [pc, #60]	; (4774 <vTaskPriorityDisinherit+0xb0>)
    4736:	58eb      	ldr	r3, [r5, r3]
    4738:	4798      	blx	r3
    473a:	4b12      	ldr	r3, [pc, #72]	; (4784 <vTaskPriorityDisinherit+0xc0>)
    473c:	58eb      	ldr	r3, [r5, r3]
    473e:	4798      	blx	r3
    4740:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4742:	4a11      	ldr	r2, [pc, #68]	; (4788 <vTaskPriorityDisinherit+0xc4>)
    4744:	447a      	add	r2, pc
    4746:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    4748:	4293      	cmp	r3, r2
    474a:	d902      	bls.n	4752 <vTaskPriorityDisinherit+0x8e>
    474c:	4a0f      	ldr	r2, [pc, #60]	; (478c <vTaskPriorityDisinherit+0xc8>)
    474e:	447a      	add	r2, pc
    4750:	65d3      	str	r3, [r2, #92]	; 0x5c
    4752:	0098      	lsls	r0, r3, #2
    4754:	18c3      	adds	r3, r0, r3
    4756:	009b      	lsls	r3, r3, #2
    4758:	480d      	ldr	r0, [pc, #52]	; (4790 <vTaskPriorityDisinherit+0xcc>)
    475a:	4478      	add	r0, pc
    475c:	3038      	adds	r0, #56	; 0x38
    475e:	18c0      	adds	r0, r0, r3
    4760:	1c39      	adds	r1, r7, #0
    4762:	4b0c      	ldr	r3, [pc, #48]	; (4794 <vTaskPriorityDisinherit+0xd0>)
    4764:	58eb      	ldr	r3, [r5, r3]
    4766:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4768:	b003      	add	sp, #12
    476a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    476c:	00002654 	.word	0x00002654
    4770:	00000130 	.word	0x00000130
    4774:	00000078 	.word	0x00000078
    4778:	000000cc 	.word	0x000000cc
    477c:	000001cc 	.word	0x000001cc
    4780:	00000244 	.word	0x00000244
    4784:	000001ac 	.word	0x000001ac
    4788:	1fffca5c 	.word	0x1fffca5c
    478c:	1fffca52 	.word	0x1fffca52
    4790:	1fffc9c6 	.word	0x1fffc9c6
    4794:	00000094 	.word	0x00000094

00004798 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4798:	b530      	push	{r4, r5, lr}
    479a:	b083      	sub	sp, #12
    479c:	1c04      	adds	r4, r0, #0
    479e:	4d11      	ldr	r5, [pc, #68]	; (47e4 <prvInsertTimerInActiveList+0x4c>)
    47a0:	447d      	add	r5, pc
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    47a2:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    47a4:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
    47a6:	4291      	cmp	r1, r2
    47a8:	d80d      	bhi.n	47c6 <prvInsertTimerInActiveList+0x2e>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    47aa:	1ad2      	subs	r2, r2, r3
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    47ac:	2001      	movs	r0, #1

	if( xNextExpiryTime <= xTimeNow )
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    47ae:	69a3      	ldr	r3, [r4, #24]
    47b0:	429a      	cmp	r2, r3
    47b2:	d215      	bcs.n	47e0 <prvInsertTimerInActiveList+0x48>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    47b4:	4b0c      	ldr	r3, [pc, #48]	; (47e8 <prvInsertTimerInActiveList+0x50>)
    47b6:	447b      	add	r3, pc
    47b8:	6818      	ldr	r0, [r3, #0]
    47ba:	1d21      	adds	r1, r4, #4
    47bc:	4b0b      	ldr	r3, [pc, #44]	; (47ec <prvInsertTimerInActiveList+0x54>)
    47be:	58eb      	ldr	r3, [r5, r3]
    47c0:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
    47c2:	2000      	movs	r0, #0
    47c4:	e00c      	b.n	47e0 <prvInsertTimerInActiveList+0x48>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    47c6:	429a      	cmp	r2, r3
    47c8:	d202      	bcs.n	47d0 <prvInsertTimerInActiveList+0x38>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    47ca:	2001      	movs	r0, #1
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    47cc:	4299      	cmp	r1, r3
    47ce:	d207      	bcs.n	47e0 <prvInsertTimerInActiveList+0x48>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    47d0:	4b07      	ldr	r3, [pc, #28]	; (47f0 <prvInsertTimerInActiveList+0x58>)
    47d2:	447b      	add	r3, pc
    47d4:	6858      	ldr	r0, [r3, #4]
    47d6:	1d21      	adds	r1, r4, #4
    47d8:	4b04      	ldr	r3, [pc, #16]	; (47ec <prvInsertTimerInActiveList+0x54>)
    47da:	58eb      	ldr	r3, [r5, r3]
    47dc:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
    47de:	2000      	movs	r0, #0
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
    47e0:	b003      	add	sp, #12
    47e2:	bd30      	pop	{r4, r5, pc}
    47e4:	00002580 	.word	0x00002580
    47e8:	1fffca66 	.word	0x1fffca66
    47ec:	00000198 	.word	0x00000198
    47f0:	1fffca4a 	.word	0x1fffca4a

000047f4 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    47f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    47f6:	b083      	sub	sp, #12
    47f8:	4c16      	ldr	r4, [pc, #88]	; (4854 <prvCheckForValidListAndQueue+0x60>)
    47fa:	447c      	add	r4, pc
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    47fc:	4b16      	ldr	r3, [pc, #88]	; (4858 <prvCheckForValidListAndQueue+0x64>)
    47fe:	58e3      	ldr	r3, [r4, r3]
    4800:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
    4802:	4b16      	ldr	r3, [pc, #88]	; (485c <prvCheckForValidListAndQueue+0x68>)
    4804:	447b      	add	r3, pc
    4806:	689b      	ldr	r3, [r3, #8]
    4808:	2b00      	cmp	r3, #0
    480a:	d11d      	bne.n	4848 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
    480c:	4d14      	ldr	r5, [pc, #80]	; (4860 <prvCheckForValidListAndQueue+0x6c>)
    480e:	447d      	add	r5, pc
    4810:	1c2e      	adds	r6, r5, #0
    4812:	360c      	adds	r6, #12
    4814:	1c30      	adds	r0, r6, #0
    4816:	4b13      	ldr	r3, [pc, #76]	; (4864 <prvCheckForValidListAndQueue+0x70>)
    4818:	58e3      	ldr	r3, [r4, r3]
    481a:	9301      	str	r3, [sp, #4]
    481c:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
    481e:	1c2f      	adds	r7, r5, #0
    4820:	3720      	adds	r7, #32
    4822:	1c38      	adds	r0, r7, #0
    4824:	9b01      	ldr	r3, [sp, #4]
    4826:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
    4828:	606e      	str	r6, [r5, #4]
			pxOverflowTimerList = &xActiveTimerList2;
    482a:	602f      	str	r7, [r5, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    482c:	2002      	movs	r0, #2
    482e:	210c      	movs	r1, #12
    4830:	2200      	movs	r2, #0
    4832:	4b0d      	ldr	r3, [pc, #52]	; (4868 <prvCheckForValidListAndQueue+0x74>)
    4834:	58e3      	ldr	r3, [r4, r3]
    4836:	4798      	blx	r3
			configASSERT( xTimerQueue );
    4838:	2800      	cmp	r0, #0
    483a:	d003      	beq.n	4844 <prvCheckForValidListAndQueue+0x50>
		{
			vListInitialise( &xActiveTimerList1 );
			vListInitialise( &xActiveTimerList2 );
			pxCurrentTimerList = &xActiveTimerList1;
			pxOverflowTimerList = &xActiveTimerList2;
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    483c:	4b0b      	ldr	r3, [pc, #44]	; (486c <prvCheckForValidListAndQueue+0x78>)
    483e:	447b      	add	r3, pc
    4840:	6098      	str	r0, [r3, #8]
    4842:	e001      	b.n	4848 <prvCheckForValidListAndQueue+0x54>
			configASSERT( xTimerQueue );
    4844:	b672      	cpsid	i
    4846:	e7fe      	b.n	4846 <prvCheckForValidListAndQueue+0x52>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    4848:	4b09      	ldr	r3, [pc, #36]	; (4870 <prvCheckForValidListAndQueue+0x7c>)
    484a:	58e3      	ldr	r3, [r4, r3]
    484c:	4798      	blx	r3
}
    484e:	b003      	add	sp, #12
    4850:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4852:	46c0      	nop			; (mov r8, r8)
    4854:	00002526 	.word	0x00002526
    4858:	00000284 	.word	0x00000284
    485c:	1fffca18 	.word	0x1fffca18
    4860:	1fffca0e 	.word	0x1fffca0e
    4864:	000000e8 	.word	0x000000e8
    4868:	000001b8 	.word	0x000001b8
    486c:	1fffc9de 	.word	0x1fffc9de
    4870:	00000010 	.word	0x00000010

00004874 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    4874:	b530      	push	{r4, r5, lr}
    4876:	b087      	sub	sp, #28
    4878:	4c10      	ldr	r4, [pc, #64]	; (48bc <xTimerCreateTimerTask+0x48>)
    487a:	447c      	add	r4, pc

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    487c:	4b10      	ldr	r3, [pc, #64]	; (48c0 <xTimerCreateTimerTask+0x4c>)
    487e:	447b      	add	r3, pc
    4880:	4798      	blx	r3

	if( xTimerQueue != NULL )
    4882:	4b10      	ldr	r3, [pc, #64]	; (48c4 <xTimerCreateTimerTask+0x50>)
    4884:	447b      	add	r3, pc
    4886:	689b      	ldr	r3, [r3, #8]
    4888:	2b00      	cmp	r3, #0
    488a:	d013      	beq.n	48b4 <xTimerCreateTimerTask+0x40>
	{
		#if ( INCLUDE_xTimerGetTimerDaemonTaskHandle == 1 )
		{
			/* Create the timer task, storing its handle in xTimerTaskHandle so
			it can be returned by the xTimerGetTimerDaemonTaskHandle() function. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
    488c:	2302      	movs	r3, #2
    488e:	9300      	str	r3, [sp, #0]
    4890:	4b0d      	ldr	r3, [pc, #52]	; (48c8 <xTimerCreateTimerTask+0x54>)
    4892:	447b      	add	r3, pc
    4894:	3334      	adds	r3, #52	; 0x34
    4896:	9301      	str	r3, [sp, #4]
    4898:	2300      	movs	r3, #0
    489a:	9302      	str	r3, [sp, #8]
    489c:	9303      	str	r3, [sp, #12]
    489e:	480b      	ldr	r0, [pc, #44]	; (48cc <xTimerCreateTimerTask+0x58>)
    48a0:	4478      	add	r0, pc
    48a2:	490b      	ldr	r1, [pc, #44]	; (48d0 <xTimerCreateTimerTask+0x5c>)
    48a4:	4479      	add	r1, pc
    48a6:	2250      	movs	r2, #80	; 0x50
    48a8:	4d0a      	ldr	r5, [pc, #40]	; (48d4 <xTimerCreateTimerTask+0x60>)
    48aa:	5965      	ldr	r5, [r4, r5]
    48ac:	9505      	str	r5, [sp, #20]
    48ae:	47a8      	blx	r5
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
    48b0:	2800      	cmp	r0, #0
    48b2:	d101      	bne.n	48b8 <xTimerCreateTimerTask+0x44>
    48b4:	b672      	cpsid	i
    48b6:	e7fe      	b.n	48b6 <xTimerCreateTimerTask+0x42>
	return xReturn;
}
    48b8:	b007      	add	sp, #28
    48ba:	bd30      	pop	{r4, r5, pc}
    48bc:	000024a6 	.word	0x000024a6
    48c0:	ffffff73 	.word	0xffffff73
    48c4:	1fffc998 	.word	0x1fffc998
    48c8:	1fffc98a 	.word	0x1fffc98a
    48cc:	000002f1 	.word	0x000002f1
    48d0:	00002448 	.word	0x00002448
    48d4:	00000068 	.word	0x00000068

000048d8 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    48d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    48da:	464f      	mov	r7, r9
    48dc:	4646      	mov	r6, r8
    48de:	b4c0      	push	{r6, r7}
    48e0:	b083      	sub	sp, #12
    48e2:	4681      	mov	r9, r0
    48e4:	1c0e      	adds	r6, r1, #0
    48e6:	4690      	mov	r8, r2
    48e8:	1c1f      	adds	r7, r3, #0
    48ea:	4d20      	ldr	r5, [pc, #128]	; (496c <xTimerCreate+0x94>)
    48ec:	447d      	add	r5, pc
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    48ee:	2900      	cmp	r1, #0
    48f0:	d033      	beq.n	495a <xTimerCreate+0x82>
	{
		pxNewTimer = NULL;
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    48f2:	202c      	movs	r0, #44	; 0x2c
    48f4:	4b1e      	ldr	r3, [pc, #120]	; (4970 <xTimerCreate+0x98>)
    48f6:	58eb      	ldr	r3, [r5, r3]
    48f8:	4798      	blx	r3
    48fa:	1e04      	subs	r4, r0, #0
		if( pxNewTimer != NULL )
    48fc:	d022      	beq.n	4944 <xTimerCreate+0x6c>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    48fe:	4b1d      	ldr	r3, [pc, #116]	; (4974 <xTimerCreate+0x9c>)
    4900:	447b      	add	r3, pc
    4902:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    4904:	464b      	mov	r3, r9
    4906:	6023      	str	r3, [r4, #0]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    4908:	61a6      	str	r6, [r4, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
    490a:	4643      	mov	r3, r8
    490c:	61e3      	str	r3, [r4, #28]
			pxNewTimer->pvTimerID = pvTimerID;
    490e:	6227      	str	r7, [r4, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    4910:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4912:	6263      	str	r3, [r4, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    4914:	1d20      	adds	r0, r4, #4
    4916:	4b18      	ldr	r3, [pc, #96]	; (4978 <xTimerCreate+0xa0>)
    4918:	58eb      	ldr	r3, [r5, r3]
    491a:	4798      	blx	r3

			traceTIMER_CREATE( pxNewTimer );
    491c:	2005      	movs	r0, #5
    491e:	4b17      	ldr	r3, [pc, #92]	; (497c <xTimerCreate+0xa4>)
    4920:	58eb      	ldr	r3, [r5, r3]
    4922:	4798      	blx	r3
    4924:	1c01      	adds	r1, r0, #0
    4926:	62a0      	str	r0, [r4, #40]	; 0x28
    4928:	2005      	movs	r0, #5
    492a:	6822      	ldr	r2, [r4, #0]
    492c:	4b14      	ldr	r3, [pc, #80]	; (4980 <xTimerCreate+0xa8>)
    492e:	58eb      	ldr	r3, [r5, r3]
    4930:	4798      	blx	r3
    4932:	22ff      	movs	r2, #255	; 0xff
    4934:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    4936:	401a      	ands	r2, r3
    4938:	20b0      	movs	r0, #176	; 0xb0
    493a:	2105      	movs	r1, #5
    493c:	4b11      	ldr	r3, [pc, #68]	; (4984 <xTimerCreate+0xac>)
    493e:	58eb      	ldr	r3, [r5, r3]
    4940:	4798      	blx	r3
    4942:	e00c      	b.n	495e <xTimerCreate+0x86>
		}
		else
		{
			traceTIMER_CREATE_FAILED();
    4944:	2300      	movs	r3, #0
    4946:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4948:	23ff      	movs	r3, #255	; 0xff
    494a:	401a      	ands	r2, r3
    494c:	20b9      	movs	r0, #185	; 0xb9
    494e:	2105      	movs	r1, #5
    4950:	4b0c      	ldr	r3, [pc, #48]	; (4984 <xTimerCreate+0xac>)
    4952:	58eb      	ldr	r3, [r5, r3]
    4954:	4798      	blx	r3
    4956:	e002      	b.n	495e <xTimerCreate+0x86>
    4958:	e7fe      	b.n	4958 <xTimerCreate+0x80>
		}
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
    495a:	b672      	cpsid	i
    495c:	e7fc      	b.n	4958 <xTimerCreate+0x80>

	return ( TimerHandle_t ) pxNewTimer;
}
    495e:	1c20      	adds	r0, r4, #0
    4960:	b003      	add	sp, #12
    4962:	bc0c      	pop	{r2, r3}
    4964:	4690      	mov	r8, r2
    4966:	4699      	mov	r9, r3
    4968:	bdf0      	pop	{r4, r5, r6, r7, pc}
    496a:	46c0      	nop			; (mov r8, r8)
    496c:	00002434 	.word	0x00002434
    4970:	000000d4 	.word	0x000000d4
    4974:	fffffef1 	.word	0xfffffef1
    4978:	000000ac 	.word	0x000000ac
    497c:	0000028c 	.word	0x0000028c
    4980:	00000134 	.word	0x00000134
    4984:	00000228 	.word	0x00000228

00004988 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4988:	b5f0      	push	{r4, r5, r6, r7, lr}
    498a:	4647      	mov	r7, r8
    498c:	b480      	push	{r7}
    498e:	b086      	sub	sp, #24
    4990:	1c07      	adds	r7, r0, #0
    4992:	1c0c      	adds	r4, r1, #0
    4994:	4690      	mov	r8, r2
    4996:	4d39      	ldr	r5, [pc, #228]	; (4a7c <xTimerGenericCommand+0xf4>)
    4998:	447d      	add	r5, pc
BaseType_t xReturn = pdFAIL;
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    499a:	4939      	ldr	r1, [pc, #228]	; (4a80 <xTimerGenericCommand+0xf8>)
    499c:	4479      	add	r1, pc
    499e:	6888      	ldr	r0, [r1, #8]
    49a0:	2800      	cmp	r0, #0
    49a2:	d065      	beq.n	4a70 <xTimerGenericCommand+0xe8>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    49a4:	9403      	str	r4, [sp, #12]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    49a6:	9204      	str	r2, [sp, #16]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    49a8:	9705      	str	r7, [sp, #20]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    49aa:	2c05      	cmp	r4, #5
    49ac:	dc1a      	bgt.n	49e4 <xTimerGenericCommand+0x5c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    49ae:	4b35      	ldr	r3, [pc, #212]	; (4a84 <xTimerGenericCommand+0xfc>)
    49b0:	58eb      	ldr	r3, [r5, r3]
    49b2:	4798      	blx	r3
    49b4:	2802      	cmp	r0, #2
    49b6:	d10a      	bne.n	49ce <xTimerGenericCommand+0x46>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    49b8:	4b33      	ldr	r3, [pc, #204]	; (4a88 <xTimerGenericCommand+0x100>)
    49ba:	447b      	add	r3, pc
    49bc:	6898      	ldr	r0, [r3, #8]
    49be:	a903      	add	r1, sp, #12
    49c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    49c2:	2300      	movs	r3, #0
    49c4:	4e31      	ldr	r6, [pc, #196]	; (4a8c <xTimerGenericCommand+0x104>)
    49c6:	59ae      	ldr	r6, [r5, r6]
    49c8:	47b0      	blx	r6
    49ca:	1c06      	adds	r6, r0, #0
    49cc:	e011      	b.n	49f2 <xTimerGenericCommand+0x6a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    49ce:	4b30      	ldr	r3, [pc, #192]	; (4a90 <xTimerGenericCommand+0x108>)
    49d0:	447b      	add	r3, pc
    49d2:	6898      	ldr	r0, [r3, #8]
    49d4:	a903      	add	r1, sp, #12
    49d6:	2200      	movs	r2, #0
    49d8:	2300      	movs	r3, #0
    49da:	4e2c      	ldr	r6, [pc, #176]	; (4a8c <xTimerGenericCommand+0x104>)
    49dc:	59ae      	ldr	r6, [r5, r6]
    49de:	47b0      	blx	r6
    49e0:	1c06      	adds	r6, r0, #0
    49e2:	e006      	b.n	49f2 <xTimerGenericCommand+0x6a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    49e4:	a903      	add	r1, sp, #12
    49e6:	1c1a      	adds	r2, r3, #0
    49e8:	2300      	movs	r3, #0
    49ea:	4e2a      	ldr	r6, [pc, #168]	; (4a94 <xTimerGenericCommand+0x10c>)
    49ec:	59ae      	ldr	r6, [r5, r6]
    49ee:	47b0      	blx	r6
    49f0:	1c06      	adds	r6, r0, #0
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
    49f2:	2c00      	cmp	r4, #0
    49f4:	dd3d      	ble.n	4a72 <xTimerGenericCommand+0xea>
    49f6:	2c04      	cmp	r4, #4
    49f8:	d10c      	bne.n	4a14 <xTimerGenericCommand+0x8c>
    49fa:	20bd      	movs	r0, #189	; 0xbd
    49fc:	2e01      	cmp	r6, #1
    49fe:	d100      	bne.n	4a02 <xTimerGenericCommand+0x7a>
    4a00:	20b4      	movs	r0, #180	; 0xb4
    4a02:	6aba      	ldr	r2, [r7, #40]	; 0x28
    4a04:	23ff      	movs	r3, #255	; 0xff
    4a06:	401a      	ands	r2, r3
    4a08:	2105      	movs	r1, #5
    4a0a:	4643      	mov	r3, r8
    4a0c:	4c22      	ldr	r4, [pc, #136]	; (4a98 <xTimerGenericCommand+0x110>)
    4a0e:	592c      	ldr	r4, [r5, r4]
    4a10:	47a0      	blx	r4
    4a12:	e02e      	b.n	4a72 <xTimerGenericCommand+0xea>
    4a14:	2c05      	cmp	r4, #5
    4a16:	d11d      	bne.n	4a54 <xTimerGenericCommand+0xcc>
    4a18:	24b5      	movs	r4, #181	; 0xb5
    4a1a:	2e01      	cmp	r6, #1
    4a1c:	d11e      	bne.n	4a5c <xTimerGenericCommand+0xd4>
    4a1e:	22ff      	movs	r2, #255	; 0xff
    4a20:	6abb      	ldr	r3, [r7, #40]	; 0x28
    4a22:	401a      	ands	r2, r3
    4a24:	20b5      	movs	r0, #181	; 0xb5
    4a26:	2105      	movs	r1, #5
    4a28:	4b1c      	ldr	r3, [pc, #112]	; (4a9c <xTimerGenericCommand+0x114>)
    4a2a:	58eb      	ldr	r3, [r5, r3]
    4a2c:	4798      	blx	r3
    4a2e:	6abc      	ldr	r4, [r7, #40]	; 0x28
    4a30:	b2e0      	uxtb	r0, r4
    4a32:	2105      	movs	r1, #5
    4a34:	4b1a      	ldr	r3, [pc, #104]	; (4aa0 <xTimerGenericCommand+0x118>)
    4a36:	58eb      	ldr	r3, [r5, r3]
    4a38:	4798      	blx	r3
    4a3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
    4a3c:	b2d0      	uxtb	r0, r2
    4a3e:	2105      	movs	r1, #5
    4a40:	4b18      	ldr	r3, [pc, #96]	; (4aa4 <xTimerGenericCommand+0x11c>)
    4a42:	58eb      	ldr	r3, [r5, r3]
    4a44:	4798      	blx	r3
    4a46:	6ab9      	ldr	r1, [r7, #40]	; 0x28
    4a48:	b2c9      	uxtb	r1, r1
    4a4a:	2005      	movs	r0, #5
    4a4c:	4b16      	ldr	r3, [pc, #88]	; (4aa8 <xTimerGenericCommand+0x120>)
    4a4e:	58eb      	ldr	r3, [r5, r3]
    4a50:	4798      	blx	r3
    4a52:	e00e      	b.n	4a72 <xTimerGenericCommand+0xea>
    4a54:	34b0      	adds	r4, #176	; 0xb0
    4a56:	2300      	movs	r3, #0
    4a58:	2e01      	cmp	r6, #1
    4a5a:	d000      	beq.n	4a5e <xTimerGenericCommand+0xd6>
    4a5c:	2309      	movs	r3, #9
    4a5e:	18e0      	adds	r0, r4, r3
    4a60:	6aba      	ldr	r2, [r7, #40]	; 0x28
    4a62:	23ff      	movs	r3, #255	; 0xff
    4a64:	401a      	ands	r2, r3
    4a66:	2105      	movs	r1, #5
    4a68:	4b0c      	ldr	r3, [pc, #48]	; (4a9c <xTimerGenericCommand+0x114>)
    4a6a:	58eb      	ldr	r3, [r5, r3]
    4a6c:	4798      	blx	r3
    4a6e:	e000      	b.n	4a72 <xTimerGenericCommand+0xea>
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
    4a70:	2600      	movs	r6, #0
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
}
    4a72:	1c30      	adds	r0, r6, #0
    4a74:	b006      	add	sp, #24
    4a76:	bc04      	pop	{r2}
    4a78:	4690      	mov	r8, r2
    4a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4a7c:	00002388 	.word	0x00002388
    4a80:	1fffc880 	.word	0x1fffc880
    4a84:	00000250 	.word	0x00000250
    4a88:	1fffc862 	.word	0x1fffc862
    4a8c:	000000f8 	.word	0x000000f8
    4a90:	1fffc84c 	.word	0x1fffc84c
    4a94:	00000030 	.word	0x00000030
    4a98:	000001cc 	.word	0x000001cc
    4a9c:	00000228 	.word	0x00000228
    4aa0:	00000074 	.word	0x00000074
    4aa4:	00000084 	.word	0x00000084
    4aa8:	00000098 	.word	0x00000098

00004aac <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4aac:	b5f0      	push	{r4, r5, r6, r7, lr}
    4aae:	465f      	mov	r7, fp
    4ab0:	4656      	mov	r6, sl
    4ab2:	464d      	mov	r5, r9
    4ab4:	4644      	mov	r4, r8
    4ab6:	b4f0      	push	{r4, r5, r6, r7}
    4ab8:	b085      	sub	sp, #20
    4aba:	4682      	mov	sl, r0
    4abc:	4e2b      	ldr	r6, [pc, #172]	; (4b6c <prvSampleTimeNow+0xc0>)
    4abe:	447e      	add	r6, pc
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4ac0:	4b2b      	ldr	r3, [pc, #172]	; (4b70 <prvSampleTimeNow+0xc4>)
    4ac2:	58f3      	ldr	r3, [r6, r3]
    4ac4:	4798      	blx	r3
    4ac6:	4681      	mov	r9, r0

	if( xTimeNow < xLastTime )
    4ac8:	4b2a      	ldr	r3, [pc, #168]	; (4b74 <prvSampleTimeNow+0xc8>)
    4aca:	447b      	add	r3, pc
    4acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    4ace:	4298      	cmp	r0, r3
    4ad0:	d23d      	bcs.n	4b4e <prvSampleTimeNow+0xa2>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4ad2:	4929      	ldr	r1, [pc, #164]	; (4b78 <prvSampleTimeNow+0xcc>)
    4ad4:	4479      	add	r1, pc
    4ad6:	4688      	mov	r8, r1
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4ad8:	2200      	movs	r2, #0
    4ada:	4693      	mov	fp, r2
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
			if( xReloadTime > xNextExpireTime )
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4adc:	4c27      	ldr	r4, [pc, #156]	; (4b7c <prvSampleTimeNow+0xd0>)
    4ade:	447c      	add	r4, pc
    4ae0:	9403      	str	r4, [sp, #12]
    4ae2:	e026      	b.n	4b32 <prvSampleTimeNow+0x86>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4ae4:	68db      	ldr	r3, [r3, #12]
    4ae6:	681f      	ldr	r7, [r3, #0]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4ae8:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4aea:	1d25      	adds	r5, r4, #4
    4aec:	1c28      	adds	r0, r5, #0
    4aee:	4b24      	ldr	r3, [pc, #144]	; (4b80 <prvSampleTimeNow+0xd4>)
    4af0:	58f3      	ldr	r3, [r6, r3]
    4af2:	4798      	blx	r3
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4af4:	1c20      	adds	r0, r4, #0
    4af6:	6a61      	ldr	r1, [r4, #36]	; 0x24
    4af8:	4788      	blx	r1

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4afa:	69e2      	ldr	r2, [r4, #28]
    4afc:	2a01      	cmp	r2, #1
    4afe:	d118      	bne.n	4b32 <prvSampleTimeNow+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4b00:	69a1      	ldr	r1, [r4, #24]
    4b02:	187b      	adds	r3, r7, r1
			if( xReloadTime > xNextExpireTime )
    4b04:	42bb      	cmp	r3, r7
    4b06:	d908      	bls.n	4b1a <prvSampleTimeNow+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4b08:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4b0a:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4b0c:	9c03      	ldr	r4, [sp, #12]
    4b0e:	6860      	ldr	r0, [r4, #4]
    4b10:	1c29      	adds	r1, r5, #0
    4b12:	4b1c      	ldr	r3, [pc, #112]	; (4b84 <prvSampleTimeNow+0xd8>)
    4b14:	58f3      	ldr	r3, [r6, r3]
    4b16:	4798      	blx	r3
    4b18:	e00b      	b.n	4b32 <prvSampleTimeNow+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4b1a:	4659      	mov	r1, fp
    4b1c:	9100      	str	r1, [sp, #0]
    4b1e:	1c20      	adds	r0, r4, #0
    4b20:	1c3a      	adds	r2, r7, #0
    4b22:	465b      	mov	r3, fp
    4b24:	4c18      	ldr	r4, [pc, #96]	; (4b88 <prvSampleTimeNow+0xdc>)
    4b26:	5934      	ldr	r4, [r6, r4]
    4b28:	47a0      	blx	r4
				configASSERT( xResult );
    4b2a:	2800      	cmp	r0, #0
    4b2c:	d101      	bne.n	4b32 <prvSampleTimeNow+0x86>
    4b2e:	b672      	cpsid	i
    4b30:	e7fe      	b.n	4b30 <prvSampleTimeNow+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4b32:	4642      	mov	r2, r8
    4b34:	6853      	ldr	r3, [r2, #4]
    4b36:	681c      	ldr	r4, [r3, #0]
    4b38:	2c00      	cmp	r4, #0
    4b3a:	d1d3      	bne.n	4ae4 <prvSampleTimeNow+0x38>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
    4b3c:	4a13      	ldr	r2, [pc, #76]	; (4b8c <prvSampleTimeNow+0xe0>)
    4b3e:	447a      	add	r2, pc
    4b40:	6811      	ldr	r1, [r2, #0]
    4b42:	6051      	str	r1, [r2, #4]
	pxOverflowTimerList = pxTemp;
    4b44:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists();
		*pxTimerListsWereSwitched = pdTRUE;
    4b46:	2301      	movs	r3, #1
    4b48:	4652      	mov	r2, sl
    4b4a:	6013      	str	r3, [r2, #0]
    4b4c:	e002      	b.n	4b54 <prvSampleTimeNow+0xa8>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4b4e:	2300      	movs	r3, #0
    4b50:	4654      	mov	r4, sl
    4b52:	6023      	str	r3, [r4, #0]
	}

	xLastTime = xTimeNow;
    4b54:	4b0e      	ldr	r3, [pc, #56]	; (4b90 <prvSampleTimeNow+0xe4>)
    4b56:	447b      	add	r3, pc
    4b58:	4649      	mov	r1, r9
    4b5a:	6399      	str	r1, [r3, #56]	; 0x38

	return xTimeNow;
}
    4b5c:	4648      	mov	r0, r9
    4b5e:	b005      	add	sp, #20
    4b60:	bc3c      	pop	{r2, r3, r4, r5}
    4b62:	4690      	mov	r8, r2
    4b64:	4699      	mov	r9, r3
    4b66:	46a2      	mov	sl, r4
    4b68:	46ab      	mov	fp, r5
    4b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4b6c:	00002262 	.word	0x00002262
    4b70:	000000f4 	.word	0x000000f4
    4b74:	1fffc752 	.word	0x1fffc752
    4b78:	1fffc748 	.word	0x1fffc748
    4b7c:	1fffc73e 	.word	0x1fffc73e
    4b80:	00000130 	.word	0x00000130
    4b84:	00000198 	.word	0x00000198
    4b88:	0000016c 	.word	0x0000016c
    4b8c:	1fffc6de 	.word	0x1fffc6de
    4b90:	1fffc6c6 	.word	0x1fffc6c6

00004b94 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4b94:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b96:	465f      	mov	r7, fp
    4b98:	4656      	mov	r6, sl
    4b9a:	464d      	mov	r5, r9
    4b9c:	4644      	mov	r4, r8
    4b9e:	b4f0      	push	{r4, r5, r6, r7}
    4ba0:	b089      	sub	sp, #36	; 0x24
    4ba2:	4869      	ldr	r0, [pc, #420]	; (4d48 <prvTimerTask+0x1b4>)
    4ba4:	4478      	add	r0, pc
    4ba6:	4683      	mov	fp, r0
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4ba8:	4968      	ldr	r1, [pc, #416]	; (4d4c <prvTimerTask+0x1b8>)
    4baa:	4479      	add	r1, pc
    4bac:	4689      	mov	r9, r1
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4bae:	ac05      	add	r4, sp, #20
    4bb0:	4a67      	ldr	r2, [pc, #412]	; (4d50 <prvTimerTask+0x1bc>)
    4bb2:	447a      	add	r2, pc
    4bb4:	4692      	mov	sl, r2
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4bb6:	464d      	mov	r5, r9
    4bb8:	686b      	ldr	r3, [r5, #4]
	if( *pxListWasEmpty == pdFALSE )
    4bba:	681e      	ldr	r6, [r3, #0]
    4bbc:	2e00      	cmp	r6, #0
    4bbe:	d100      	bne.n	4bc2 <prvTimerTask+0x2e>
    4bc0:	e0b5      	b.n	4d2e <prvTimerTask+0x19a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4bc2:	68db      	ldr	r3, [r3, #12]
    4bc4:	681d      	ldr	r5, [r3, #0]
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4bc6:	4b63      	ldr	r3, [pc, #396]	; (4d54 <prvTimerTask+0x1c0>)
    4bc8:	465f      	mov	r7, fp
    4bca:	58fb      	ldr	r3, [r7, r3]
    4bcc:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4bce:	1c20      	adds	r0, r4, #0
    4bd0:	4b61      	ldr	r3, [pc, #388]	; (4d58 <prvTimerTask+0x1c4>)
    4bd2:	447b      	add	r3, pc
    4bd4:	4798      	blx	r3
    4bd6:	1c06      	adds	r6, r0, #0
		if( xTimerListsWereSwitched == pdFALSE )
    4bd8:	9805      	ldr	r0, [sp, #20]
    4bda:	2800      	cmp	r0, #0
    4bdc:	d140      	bne.n	4c60 <prvTimerTask+0xcc>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4bde:	42b5      	cmp	r5, r6
    4be0:	d82d      	bhi.n	4c3e <prvTimerTask+0xaa>
			{
				( void ) xTaskResumeAll();
    4be2:	4b5e      	ldr	r3, [pc, #376]	; (4d5c <prvTimerTask+0x1c8>)
    4be4:	58fb      	ldr	r3, [r7, r3]
    4be6:	4798      	blx	r3
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4be8:	4b5d      	ldr	r3, [pc, #372]	; (4d60 <prvTimerTask+0x1cc>)
    4bea:	447b      	add	r3, pc
    4bec:	685b      	ldr	r3, [r3, #4]
    4bee:	68db      	ldr	r3, [r3, #12]
    4bf0:	68d9      	ldr	r1, [r3, #12]
    4bf2:	4688      	mov	r8, r1

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4bf4:	1c08      	adds	r0, r1, #0
    4bf6:	3004      	adds	r0, #4
    4bf8:	4b5a      	ldr	r3, [pc, #360]	; (4d64 <prvTimerTask+0x1d0>)
    4bfa:	58fb      	ldr	r3, [r7, r3]
    4bfc:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4bfe:	4642      	mov	r2, r8
    4c00:	69d2      	ldr	r2, [r2, #28]
    4c02:	2a01      	cmp	r2, #1
    4c04:	d116      	bne.n	4c34 <prvTimerTask+0xa0>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4c06:	4643      	mov	r3, r8
    4c08:	699b      	ldr	r3, [r3, #24]
    4c0a:	18e9      	adds	r1, r5, r3
    4c0c:	4640      	mov	r0, r8
    4c0e:	1c32      	adds	r2, r6, #0
    4c10:	1c2b      	adds	r3, r5, #0
    4c12:	4e55      	ldr	r6, [pc, #340]	; (4d68 <prvTimerTask+0x1d4>)
    4c14:	447e      	add	r6, pc
    4c16:	47b0      	blx	r6
    4c18:	2801      	cmp	r0, #1
    4c1a:	d10b      	bne.n	4c34 <prvTimerTask+0xa0>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4c1c:	2300      	movs	r3, #0
    4c1e:	9300      	str	r3, [sp, #0]
    4c20:	4640      	mov	r0, r8
    4c22:	2100      	movs	r1, #0
    4c24:	1c2a      	adds	r2, r5, #0
    4c26:	4d51      	ldr	r5, [pc, #324]	; (4d6c <prvTimerTask+0x1d8>)
    4c28:	597d      	ldr	r5, [r7, r5]
    4c2a:	47a8      	blx	r5
			configASSERT( xResult );
    4c2c:	2800      	cmp	r0, #0
    4c2e:	d101      	bne.n	4c34 <prvTimerTask+0xa0>
    4c30:	b672      	cpsid	i
    4c32:	e7fe      	b.n	4c32 <prvTimerTask+0x9e>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4c34:	4645      	mov	r5, r8
    4c36:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4c38:	4640      	mov	r0, r8
    4c3a:	4798      	blx	r3
    4c3c:	e014      	b.n	4c68 <prvTimerTask+0xd4>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4c3e:	4b4c      	ldr	r3, [pc, #304]	; (4d70 <prvTimerTask+0x1dc>)
    4c40:	447b      	add	r3, pc
    4c42:	6898      	ldr	r0, [r3, #8]
    4c44:	1ba9      	subs	r1, r5, r6
    4c46:	4b4b      	ldr	r3, [pc, #300]	; (4d74 <prvTimerTask+0x1e0>)
    4c48:	465e      	mov	r6, fp
    4c4a:	58f3      	ldr	r3, [r6, r3]
    4c4c:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
    4c4e:	4b43      	ldr	r3, [pc, #268]	; (4d5c <prvTimerTask+0x1c8>)
    4c50:	58f3      	ldr	r3, [r6, r3]
    4c52:	4798      	blx	r3
    4c54:	2800      	cmp	r0, #0
    4c56:	d107      	bne.n	4c68 <prvTimerTask+0xd4>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
    4c58:	4b47      	ldr	r3, [pc, #284]	; (4d78 <prvTimerTask+0x1e4>)
    4c5a:	58f3      	ldr	r3, [r6, r3]
    4c5c:	4798      	blx	r3
    4c5e:	e003      	b.n	4c68 <prvTimerTask+0xd4>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4c60:	4b3e      	ldr	r3, [pc, #248]	; (4d5c <prvTimerTask+0x1c8>)
    4c62:	465f      	mov	r7, fp
    4c64:	58fb      	ldr	r3, [r7, r3]
    4c66:	4798      	blx	r3
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4c68:	4e44      	ldr	r6, [pc, #272]	; (4d7c <prvTimerTask+0x1e8>)
    4c6a:	447e      	add	r6, pc
    4c6c:	4b44      	ldr	r3, [pc, #272]	; (4d80 <prvTimerTask+0x1ec>)
    4c6e:	4658      	mov	r0, fp
    4c70:	58c5      	ldr	r5, [r0, r3]
    4c72:	e054      	b.n	4d1e <prvTimerTask+0x18a>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4c74:	6821      	ldr	r1, [r4, #0]
    4c76:	2900      	cmp	r1, #0
    4c78:	db51      	blt.n	4d1e <prvTimerTask+0x18a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4c7a:	68a2      	ldr	r2, [r4, #8]
    4c7c:	4690      	mov	r8, r2

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4c7e:	6953      	ldr	r3, [r2, #20]
    4c80:	2b00      	cmp	r3, #0
    4c82:	d005      	beq.n	4c90 <prvTimerTask+0xfc>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4c84:	1c10      	adds	r0, r2, #0
    4c86:	3004      	adds	r0, #4
    4c88:	4b36      	ldr	r3, [pc, #216]	; (4d64 <prvTimerTask+0x1d0>)
    4c8a:	465f      	mov	r7, fp
    4c8c:	58fb      	ldr	r3, [r7, r3]
    4c8e:	4798      	blx	r3
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4c90:	a804      	add	r0, sp, #16
    4c92:	4b3c      	ldr	r3, [pc, #240]	; (4d84 <prvTimerTask+0x1f0>)
    4c94:	447b      	add	r3, pc
    4c96:	4798      	blx	r3
    4c98:	1c03      	adds	r3, r0, #0

			switch( xMessage.xMessageID )
    4c9a:	6820      	ldr	r0, [r4, #0]
    4c9c:	2809      	cmp	r0, #9
    4c9e:	d83e      	bhi.n	4d1e <prvTimerTask+0x18a>
    4ca0:	f000 fdf2 	bl	5888 <__gnu_thumb1_case_uqi>
    4ca4:	3d050505 	.word	0x3d050505
    4ca8:	0505382a 	.word	0x0505382a
    4cac:	2a3d      	.short	0x2a3d
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4cae:	6867      	ldr	r7, [r4, #4]
    4cb0:	4640      	mov	r0, r8
    4cb2:	6980      	ldr	r0, [r0, #24]
    4cb4:	1839      	adds	r1, r7, r0
    4cb6:	4640      	mov	r0, r8
    4cb8:	1c1a      	adds	r2, r3, #0
    4cba:	1c3b      	adds	r3, r7, #0
    4cbc:	4f32      	ldr	r7, [pc, #200]	; (4d88 <prvTimerTask+0x1f4>)
    4cbe:	447f      	add	r7, pc
    4cc0:	47b8      	blx	r7
    4cc2:	2801      	cmp	r0, #1
    4cc4:	d12b      	bne.n	4d1e <prvTimerTask+0x18a>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4cc6:	4640      	mov	r0, r8
    4cc8:	6a41      	ldr	r1, [r0, #36]	; 0x24
    4cca:	4788      	blx	r1
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4ccc:	4642      	mov	r2, r8
    4cce:	69d2      	ldr	r2, [r2, #28]
    4cd0:	2a01      	cmp	r2, #1
    4cd2:	d124      	bne.n	4d1e <prvTimerTask+0x18a>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4cd4:	4643      	mov	r3, r8
    4cd6:	699b      	ldr	r3, [r3, #24]
    4cd8:	6867      	ldr	r7, [r4, #4]
    4cda:	19da      	adds	r2, r3, r7
    4cdc:	2300      	movs	r3, #0
    4cde:	9300      	str	r3, [sp, #0]
    4ce0:	4640      	mov	r0, r8
    4ce2:	2100      	movs	r1, #0
    4ce4:	4f21      	ldr	r7, [pc, #132]	; (4d6c <prvTimerTask+0x1d8>)
    4ce6:	46bc      	mov	ip, r7
    4ce8:	465f      	mov	r7, fp
    4cea:	4467      	add	r7, ip
    4cec:	683f      	ldr	r7, [r7, #0]
    4cee:	47b8      	blx	r7
							configASSERT( xResult );
    4cf0:	2800      	cmp	r0, #0
    4cf2:	d114      	bne.n	4d1e <prvTimerTask+0x18a>
    4cf4:	b672      	cpsid	i
    4cf6:	e7fe      	b.n	4cf6 <prvTimerTask+0x162>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4cf8:	6861      	ldr	r1, [r4, #4]
    4cfa:	4640      	mov	r0, r8
    4cfc:	6181      	str	r1, [r0, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
    4cfe:	2900      	cmp	r1, #0
    4d00:	d101      	bne.n	4d06 <prvTimerTask+0x172>
    4d02:	b672      	cpsid	i
    4d04:	e7fe      	b.n	4d04 <prvTimerTask+0x170>
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4d06:	1859      	adds	r1, r3, r1
    4d08:	4640      	mov	r0, r8
    4d0a:	1c1a      	adds	r2, r3, #0
    4d0c:	4f1f      	ldr	r7, [pc, #124]	; (4d8c <prvTimerTask+0x1f8>)
    4d0e:	447f      	add	r7, pc
    4d10:	47b8      	blx	r7
    4d12:	e004      	b.n	4d1e <prvTimerTask+0x18a>
					break;

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4d14:	4640      	mov	r0, r8
    4d16:	4b1e      	ldr	r3, [pc, #120]	; (4d90 <prvTimerTask+0x1fc>)
    4d18:	4659      	mov	r1, fp
    4d1a:	58cb      	ldr	r3, [r1, r3]
    4d1c:	4798      	blx	r3
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4d1e:	68b0      	ldr	r0, [r6, #8]
    4d20:	1c21      	adds	r1, r4, #0
    4d22:	2200      	movs	r2, #0
    4d24:	2300      	movs	r3, #0
    4d26:	47a8      	blx	r5
    4d28:	2800      	cmp	r0, #0
    4d2a:	d1a3      	bne.n	4c74 <prvTimerTask+0xe0>
    4d2c:	e743      	b.n	4bb6 <prvTimerTask+0x22>
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4d2e:	4b09      	ldr	r3, [pc, #36]	; (4d54 <prvTimerTask+0x1c0>)
    4d30:	465a      	mov	r2, fp
    4d32:	58d3      	ldr	r3, [r2, r3]
    4d34:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4d36:	1c20      	adds	r0, r4, #0
    4d38:	47d0      	blx	sl
    4d3a:	1c06      	adds	r6, r0, #0
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4d3c:	2500      	movs	r5, #0
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
    4d3e:	9b05      	ldr	r3, [sp, #20]
    4d40:	42ab      	cmp	r3, r5
    4d42:	d100      	bne.n	4d46 <prvTimerTask+0x1b2>
    4d44:	e77b      	b.n	4c3e <prvTimerTask+0xaa>
    4d46:	e78b      	b.n	4c60 <prvTimerTask+0xcc>
    4d48:	0000217c 	.word	0x0000217c
    4d4c:	1fffc672 	.word	0x1fffc672
    4d50:	fffffef7 	.word	0xfffffef7
    4d54:	00000128 	.word	0x00000128
    4d58:	fffffed7 	.word	0xfffffed7
    4d5c:	000001d8 	.word	0x000001d8
    4d60:	1fffc632 	.word	0x1fffc632
    4d64:	00000130 	.word	0x00000130
    4d68:	fffffb81 	.word	0xfffffb81
    4d6c:	0000016c 	.word	0x0000016c
    4d70:	1fffc5dc 	.word	0x1fffc5dc
    4d74:	0000001c 	.word	0x0000001c
    4d78:	00000178 	.word	0x00000178
    4d7c:	1fffc5b2 	.word	0x1fffc5b2
    4d80:	00000218 	.word	0x00000218
    4d84:	fffffe15 	.word	0xfffffe15
    4d88:	fffffad7 	.word	0xfffffad7
    4d8c:	fffffa87 	.word	0xfffffa87
    4d90:	00000080 	.word	0x00000080

00004d94 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    4d94:	e7fe      	b.n	4d94 <Dummy_Handler>
    4d96:	46c0      	nop			; (mov r8, r8)

00004d98 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    4d98:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d9a:	b083      	sub	sp, #12
    4d9c:	4c3b      	ldr	r4, [pc, #236]	; (4e8c <Reset_Handler+0xf4>)
    4d9e:	447c      	add	r4, pc

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    4da0:	4b3b      	ldr	r3, [pc, #236]	; (4e90 <Reset_Handler+0xf8>)
    4da2:	58e3      	ldr	r3, [r4, r3]
    4da4:	9300      	str	r3, [sp, #0]
    4da6:	4b3b      	ldr	r3, [pc, #236]	; (4e94 <Reset_Handler+0xfc>)
    4da8:	58e3      	ldr	r3, [r4, r3]
    4daa:	9800      	ldr	r0, [sp, #0]
    4dac:	4298      	cmp	r0, r3
    4dae:	d007      	beq.n	4dc0 <Reset_Handler+0x28>
                for (; pDest < &_erelocate;) {
    4db0:	4b38      	ldr	r3, [pc, #224]	; (4e94 <Reset_Handler+0xfc>)
    4db2:	58e3      	ldr	r3, [r4, r3]
    4db4:	9300      	str	r3, [sp, #0]
    4db6:	4b38      	ldr	r3, [pc, #224]	; (4e98 <Reset_Handler+0x100>)
    4db8:	58e3      	ldr	r3, [r4, r3]
    4dba:	9a00      	ldr	r2, [sp, #0]
    4dbc:	429a      	cmp	r2, r3
    4dbe:	d308      	bcc.n	4dd2 <Reset_Handler+0x3a>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    4dc0:	4b36      	ldr	r3, [pc, #216]	; (4e9c <Reset_Handler+0x104>)
    4dc2:	58e3      	ldr	r3, [r4, r3]
    4dc4:	9300      	str	r3, [sp, #0]
    4dc6:	4b36      	ldr	r3, [pc, #216]	; (4ea0 <Reset_Handler+0x108>)
    4dc8:	58e3      	ldr	r3, [r4, r3]
    4dca:	9d00      	ldr	r5, [sp, #0]
    4dcc:	429d      	cmp	r5, r3
    4dce:	d318      	bcc.n	4e02 <Reset_Handler+0x6a>
    4dd0:	e026      	b.n	4e20 <Reset_Handler+0x88>
    4dd2:	4b31      	ldr	r3, [pc, #196]	; (4e98 <Reset_Handler+0x100>)
    4dd4:	58e3      	ldr	r3, [r4, r3]
    4dd6:	9300      	str	r3, [sp, #0]
    4dd8:	4b2e      	ldr	r3, [pc, #184]	; (4e94 <Reset_Handler+0xfc>)
    4dda:	58e3      	ldr	r3, [r4, r3]
    4ddc:	43d9      	mvns	r1, r3
    4dde:	9800      	ldr	r0, [sp, #0]
    4de0:	1809      	adds	r1, r1, r0
    4de2:	0889      	lsrs	r1, r1, #2
    4de4:	3101      	adds	r1, #1
    4de6:	0089      	lsls	r1, r1, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    4de8:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    4dea:	4a2a      	ldr	r2, [pc, #168]	; (4e94 <Reset_Handler+0xfc>)
    4dec:	58a2      	ldr	r2, [r4, r2]
    4dee:	9201      	str	r2, [sp, #4]
    4df0:	4a27      	ldr	r2, [pc, #156]	; (4e90 <Reset_Handler+0xf8>)
    4df2:	58a2      	ldr	r2, [r4, r2]
    4df4:	58d0      	ldr	r0, [r2, r3]
    4df6:	9d01      	ldr	r5, [sp, #4]
    4df8:	50e8      	str	r0, [r5, r3]
    4dfa:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    4dfc:	428b      	cmp	r3, r1
    4dfe:	d1f9      	bne.n	4df4 <Reset_Handler+0x5c>
    4e00:	e7de      	b.n	4dc0 <Reset_Handler+0x28>
    4e02:	4b26      	ldr	r3, [pc, #152]	; (4e9c <Reset_Handler+0x104>)
    4e04:	58e3      	ldr	r3, [r4, r3]
    4e06:	1d1a      	adds	r2, r3, #4
    4e08:	4925      	ldr	r1, [pc, #148]	; (4ea0 <Reset_Handler+0x108>)
    4e0a:	5861      	ldr	r1, [r4, r1]
    4e0c:	9100      	str	r1, [sp, #0]
    4e0e:	3103      	adds	r1, #3
    4e10:	1a89      	subs	r1, r1, r2
    4e12:	0889      	lsrs	r1, r1, #2
    4e14:	0089      	lsls	r1, r1, #2
    4e16:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    4e18:	2100      	movs	r1, #0
    4e1a:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    4e1c:	4293      	cmp	r3, r2
    4e1e:	d1fc      	bne.n	4e1a <Reset_Handler+0x82>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    4e20:	4b20      	ldr	r3, [pc, #128]	; (4ea4 <Reset_Handler+0x10c>)
    4e22:	58e3      	ldr	r3, [r4, r3]
    4e24:	9300      	str	r3, [sp, #0]
    4e26:	23ff      	movs	r3, #255	; 0xff
    4e28:	9a00      	ldr	r2, [sp, #0]
    4e2a:	439a      	bics	r2, r3
    4e2c:	4b1e      	ldr	r3, [pc, #120]	; (4ea8 <Reset_Handler+0x110>)
    4e2e:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    4e30:	2102      	movs	r1, #2
    4e32:	2390      	movs	r3, #144	; 0x90
    4e34:	005b      	lsls	r3, r3, #1
    4e36:	4a1d      	ldr	r2, [pc, #116]	; (4eac <Reset_Handler+0x114>)
    4e38:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    4e3a:	4b1d      	ldr	r3, [pc, #116]	; (4eb0 <Reset_Handler+0x118>)
    4e3c:	78d8      	ldrb	r0, [r3, #3]
    4e3e:	2103      	movs	r1, #3
    4e40:	4388      	bics	r0, r1
    4e42:	2202      	movs	r2, #2
    4e44:	4310      	orrs	r0, r2
    4e46:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    4e48:	78de      	ldrb	r6, [r3, #3]
    4e4a:	250c      	movs	r5, #12
    4e4c:	43ae      	bics	r6, r5
    4e4e:	2008      	movs	r0, #8
    4e50:	4306      	orrs	r6, r0
    4e52:	70de      	strb	r6, [r3, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    4e54:	4b17      	ldr	r3, [pc, #92]	; (4eb4 <Reset_Handler+0x11c>)
    4e56:	7b9f      	ldrb	r7, [r3, #14]
    4e58:	2630      	movs	r6, #48	; 0x30
    4e5a:	43b7      	bics	r7, r6
    4e5c:	2620      	movs	r6, #32
    4e5e:	433e      	orrs	r6, r7
    4e60:	739e      	strb	r6, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    4e62:	7b9e      	ldrb	r6, [r3, #14]
    4e64:	43ae      	bics	r6, r5
    4e66:	4330      	orrs	r0, r6
    4e68:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    4e6a:	7b98      	ldrb	r0, [r3, #14]
    4e6c:	4388      	bics	r0, r1
    4e6e:	4302      	orrs	r2, r0
    4e70:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    4e72:	4b11      	ldr	r3, [pc, #68]	; (4eb8 <Reset_Handler+0x120>)
    4e74:	6859      	ldr	r1, [r3, #4]
    4e76:	2280      	movs	r2, #128	; 0x80
    4e78:	430a      	orrs	r2, r1
    4e7a:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    4e7c:	4b0f      	ldr	r3, [pc, #60]	; (4ebc <Reset_Handler+0x124>)
    4e7e:	58e3      	ldr	r3, [r4, r3]
    4e80:	4798      	blx	r3

        /* Branch to main function */
        main();
    4e82:	4b0f      	ldr	r3, [pc, #60]	; (4ec0 <Reset_Handler+0x128>)
    4e84:	58e3      	ldr	r3, [r4, r3]
    4e86:	4798      	blx	r3
    4e88:	e7fe      	b.n	4e88 <Reset_Handler+0xf0>
    4e8a:	46c0      	nop			; (mov r8, r8)
    4e8c:	00001f82 	.word	0x00001f82
    4e90:	00000050 	.word	0x00000050
    4e94:	0000006c 	.word	0x0000006c
    4e98:	00000230 	.word	0x00000230
    4e9c:	00000054 	.word	0x00000054
    4ea0:	000001a8 	.word	0x000001a8
    4ea4:	0000003c 	.word	0x0000003c
    4ea8:	e000ed00 	.word	0xe000ed00
    4eac:	41007000 	.word	0x41007000
    4eb0:	41005000 	.word	0x41005000
    4eb4:	41004800 	.word	0x41004800
    4eb8:	41004000 	.word	0x41004000
    4ebc:	000000c8 	.word	0x000000c8
    4ec0:	00000190 	.word	0x00000190

00004ec4 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    4ec4:	b500      	push	{lr}
    4ec6:	b083      	sub	sp, #12
    4ec8:	4b23      	ldr	r3, [pc, #140]	; (4f58 <system_clock_source_get_hz+0x94>)
    4eca:	447b      	add	r3, pc
	switch (clock_source) {
    4ecc:	2808      	cmp	r0, #8
    4ece:	d83e      	bhi.n	4f4e <system_clock_source_get_hz+0x8a>
    4ed0:	f000 fcda 	bl	5888 <__gnu_thumb1_case_uqi>
    4ed4:	053d3d08 	.word	0x053d3d08
    4ed8:	180c1405 	.word	0x180c1405
    4edc:	33          	.byte	0x33
    4edd:	00          	.byte	0x00

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    4ede:	2080      	movs	r0, #128	; 0x80
    4ee0:	0200      	lsls	r0, r0, #8
    4ee2:	e037      	b.n	4f54 <system_clock_source_get_hz+0x90>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    4ee4:	4b1d      	ldr	r3, [pc, #116]	; (4f5c <system_clock_source_get_hz+0x98>)
    4ee6:	447b      	add	r3, pc
    4ee8:	6918      	ldr	r0, [r3, #16]
    4eea:	e033      	b.n	4f54 <system_clock_source_get_hz+0x90>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    4eec:	4b1c      	ldr	r3, [pc, #112]	; (4f60 <system_clock_source_get_hz+0x9c>)
    4eee:	6a18      	ldr	r0, [r3, #32]
    4ef0:	0580      	lsls	r0, r0, #22
    4ef2:	0f80      	lsrs	r0, r0, #30
    4ef4:	4b1b      	ldr	r3, [pc, #108]	; (4f64 <system_clock_source_get_hz+0xa0>)
    4ef6:	40c3      	lsrs	r3, r0
    4ef8:	1c18      	adds	r0, r3, #0
    4efa:	e02b      	b.n	4f54 <system_clock_source_get_hz+0x90>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    4efc:	4b1a      	ldr	r3, [pc, #104]	; (4f68 <system_clock_source_get_hz+0xa4>)
    4efe:	447b      	add	r3, pc
    4f00:	6958      	ldr	r0, [r3, #20]
    4f02:	e027      	b.n	4f54 <system_clock_source_get_hz+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    4f04:	4a19      	ldr	r2, [pc, #100]	; (4f6c <system_clock_source_get_hz+0xa8>)
    4f06:	447a      	add	r2, pc
    4f08:	6812      	ldr	r2, [r2, #0]
    4f0a:	2002      	movs	r0, #2
    4f0c:	4010      	ands	r0, r2
    4f0e:	d021      	beq.n	4f54 <system_clock_source_get_hz+0x90>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4f10:	4813      	ldr	r0, [pc, #76]	; (4f60 <system_clock_source_get_hz+0x9c>)
    4f12:	2110      	movs	r1, #16
    4f14:	68c2      	ldr	r2, [r0, #12]
    4f16:	4211      	tst	r1, r2
    4f18:	d0fc      	beq.n	4f14 <system_clock_source_get_hz+0x50>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    4f1a:	4a15      	ldr	r2, [pc, #84]	; (4f70 <system_clock_source_get_hz+0xac>)
    4f1c:	447a      	add	r2, pc
    4f1e:	6812      	ldr	r2, [r2, #0]
    4f20:	0751      	lsls	r1, r2, #29
    4f22:	d516      	bpl.n	4f52 <system_clock_source_get_hz+0x8e>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    4f24:	2000      	movs	r0, #0
    4f26:	4a13      	ldr	r2, [pc, #76]	; (4f74 <system_clock_source_get_hz+0xb0>)
    4f28:	589a      	ldr	r2, [r3, r2]
    4f2a:	4790      	blx	r2
					(_system_clock_inst.dfll.mul & 0xffff);
    4f2c:	4b12      	ldr	r3, [pc, #72]	; (4f78 <system_clock_source_get_hz+0xb4>)
    4f2e:	447b      	add	r3, pc
    4f30:	689b      	ldr	r3, [r3, #8]
    4f32:	041b      	lsls	r3, r3, #16
    4f34:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    4f36:	4358      	muls	r0, r3
    4f38:	e00c      	b.n	4f54 <system_clock_source_get_hz+0x90>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    4f3a:	2350      	movs	r3, #80	; 0x50
    4f3c:	4a08      	ldr	r2, [pc, #32]	; (4f60 <system_clock_source_get_hz+0x9c>)
    4f3e:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    4f40:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    4f42:	075a      	lsls	r2, r3, #29
    4f44:	d506      	bpl.n	4f54 <system_clock_source_get_hz+0x90>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    4f46:	4b0d      	ldr	r3, [pc, #52]	; (4f7c <system_clock_source_get_hz+0xb8>)
    4f48:	447b      	add	r3, pc
    4f4a:	68d8      	ldr	r0, [r3, #12]
    4f4c:	e002      	b.n	4f54 <system_clock_source_get_hz+0x90>
#endif

	default:
		return 0;
    4f4e:	2000      	movs	r0, #0
    4f50:	e000      	b.n	4f54 <system_clock_source_get_hz+0x90>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    4f52:	480b      	ldr	r0, [pc, #44]	; (4f80 <system_clock_source_get_hz+0xbc>)
#endif

	default:
		return 0;
	}
}
    4f54:	b003      	add	sp, #12
    4f56:	bd00      	pop	{pc}
    4f58:	00001e56 	.word	0x00001e56
    4f5c:	1fffc372 	.word	0x1fffc372
    4f60:	40000800 	.word	0x40000800
    4f64:	007a1200 	.word	0x007a1200
    4f68:	1fffc35a 	.word	0x1fffc35a
    4f6c:	1fffc352 	.word	0x1fffc352
    4f70:	1fffc33c 	.word	0x1fffc33c
    4f74:	0000013c 	.word	0x0000013c
    4f78:	1fffc32a 	.word	0x1fffc32a
    4f7c:	1fffc310 	.word	0x1fffc310
    4f80:	02dc6c00 	.word	0x02dc6c00

00004f84 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    4f84:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    4f86:	4b0c      	ldr	r3, [pc, #48]	; (4fb8 <system_clock_source_osc8m_set_config+0x34>)
    4f88:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    4f8a:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    4f8c:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    4f8e:	7840      	ldrb	r0, [r0, #1]
    4f90:	2201      	movs	r2, #1
    4f92:	4010      	ands	r0, r2
    4f94:	0180      	lsls	r0, r0, #6
    4f96:	2640      	movs	r6, #64	; 0x40
    4f98:	43b4      	bics	r4, r6
    4f9a:	4304      	orrs	r4, r0
    4f9c:	402a      	ands	r2, r5
    4f9e:	01d0      	lsls	r0, r2, #7
    4fa0:	2280      	movs	r2, #128	; 0x80
    4fa2:	4394      	bics	r4, r2
    4fa4:	1c22      	adds	r2, r4, #0
    4fa6:	4302      	orrs	r2, r0
    4fa8:	2003      	movs	r0, #3
    4faa:	4001      	ands	r1, r0
    4fac:	0209      	lsls	r1, r1, #8
    4fae:	4803      	ldr	r0, [pc, #12]	; (4fbc <system_clock_source_osc8m_set_config+0x38>)
    4fb0:	4002      	ands	r2, r0
    4fb2:	430a      	orrs	r2, r1
    4fb4:	621a      	str	r2, [r3, #32]
}
    4fb6:	bd70      	pop	{r4, r5, r6, pc}
    4fb8:	40000800 	.word	0x40000800
    4fbc:	fffffcff 	.word	0xfffffcff

00004fc0 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    4fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4fc2:	465f      	mov	r7, fp
    4fc4:	4656      	mov	r6, sl
    4fc6:	464d      	mov	r5, r9
    4fc8:	4644      	mov	r4, r8
    4fca:	b4f0      	push	{r4, r5, r6, r7}
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    4fcc:	4a26      	ldr	r2, [pc, #152]	; (5068 <system_clock_source_xosc32k_set_config+0xa8>)
    4fce:	8a94      	ldrh	r4, [r2, #20]

	temp.bit.STARTUP = config->startup_time;
    4fd0:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    4fd2:	7803      	ldrb	r3, [r0, #0]
    4fd4:	4259      	negs	r1, r3
    4fd6:	4159      	adcs	r1, r3
    4fd8:	468a      	mov	sl, r1
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    4fda:	7883      	ldrb	r3, [r0, #2]
    4fdc:	469c      	mov	ip, r3
	temp.bit.EN1K = config->enable_1khz_output;
    4fde:	78c1      	ldrb	r1, [r0, #3]
    4fe0:	4688      	mov	r8, r1
	temp.bit.EN32K = config->enable_32khz_output;
    4fe2:	7903      	ldrb	r3, [r0, #4]
    4fe4:	4699      	mov	r9, r3

	temp.bit.ONDEMAND = config->on_demand;
    4fe6:	7b46      	ldrb	r6, [r0, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    4fe8:	7b07      	ldrb	r7, [r0, #12]
	temp.bit.WRTLOCK  = config->write_once;
    4fea:	7b81      	ldrb	r1, [r0, #14]
    4fec:	468b      	mov	fp, r1

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    4fee:	6880      	ldr	r0, [r0, #8]
    4ff0:	4b1e      	ldr	r3, [pc, #120]	; (506c <system_clock_source_xosc32k_set_config+0xac>)
    4ff2:	447b      	add	r3, pc
    4ff4:	6158      	str	r0, [r3, #20]

	SYSCTRL->XOSC32K = temp;
    4ff6:	2301      	movs	r3, #1
    4ff8:	4651      	mov	r1, sl
    4ffa:	0088      	lsls	r0, r1, #2
    4ffc:	2104      	movs	r1, #4
    4ffe:	438c      	bics	r4, r1
    5000:	4304      	orrs	r4, r0
    5002:	4648      	mov	r0, r9
    5004:	4018      	ands	r0, r3
    5006:	00c0      	lsls	r0, r0, #3
    5008:	2108      	movs	r1, #8
    500a:	438c      	bics	r4, r1
    500c:	4304      	orrs	r4, r0
    500e:	4640      	mov	r0, r8
    5010:	4018      	ands	r0, r3
    5012:	0100      	lsls	r0, r0, #4
    5014:	2110      	movs	r1, #16
    5016:	438c      	bics	r4, r1
    5018:	4304      	orrs	r4, r0
    501a:	4660      	mov	r0, ip
    501c:	4018      	ands	r0, r3
    501e:	0140      	lsls	r0, r0, #5
    5020:	2120      	movs	r1, #32
    5022:	438c      	bics	r4, r1
    5024:	4304      	orrs	r4, r0
    5026:	1c18      	adds	r0, r3, #0
    5028:	4038      	ands	r0, r7
    502a:	0180      	lsls	r0, r0, #6
    502c:	2740      	movs	r7, #64	; 0x40
    502e:	43bc      	bics	r4, r7
    5030:	4304      	orrs	r4, r0
    5032:	1c18      	adds	r0, r3, #0
    5034:	4030      	ands	r0, r6
    5036:	01c0      	lsls	r0, r0, #7
    5038:	2680      	movs	r6, #128	; 0x80
    503a:	43b4      	bics	r4, r6
    503c:	4304      	orrs	r4, r0
    503e:	2007      	movs	r0, #7
    5040:	4028      	ands	r0, r5
    5042:	0200      	lsls	r0, r0, #8
    5044:	4d0a      	ldr	r5, [pc, #40]	; (5070 <system_clock_source_xosc32k_set_config+0xb0>)
    5046:	402c      	ands	r4, r5
    5048:	4304      	orrs	r4, r0
    504a:	4659      	mov	r1, fp
    504c:	400b      	ands	r3, r1
    504e:	0319      	lsls	r1, r3, #12
    5050:	4808      	ldr	r0, [pc, #32]	; (5074 <system_clock_source_xosc32k_set_config+0xb4>)
    5052:	1c23      	adds	r3, r4, #0
    5054:	4003      	ands	r3, r0
    5056:	430b      	orrs	r3, r1
    5058:	8293      	strh	r3, [r2, #20]
}
    505a:	bc3c      	pop	{r2, r3, r4, r5}
    505c:	4690      	mov	r8, r2
    505e:	4699      	mov	r9, r3
    5060:	46a2      	mov	sl, r4
    5062:	46ab      	mov	fp, r5
    5064:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5066:	46c0      	nop			; (mov r8, r8)
    5068:	40000800 	.word	0x40000800
    506c:	1fffc266 	.word	0x1fffc266
    5070:	fffff8ff 	.word	0xfffff8ff
    5074:	ffffefff 	.word	0xffffefff

00005078 <system_clock_source_dpll_set_config>:
 *
 * \param[in] config  DPLL configuration structure containing the new config
 */
void system_clock_source_dpll_set_config(
		struct system_clock_source_dpll_config *const config)
{
    5078:	b5f0      	push	{r4, r5, r6, r7, lr}
    507a:	b083      	sub	sp, #12
    507c:	1c04      	adds	r4, r0, #0
    507e:	4e26      	ldr	r6, [pc, #152]	; (5118 <system_clock_source_dpll_set_config+0xa0>)
    5080:	447e      	add	r6, pc

	uint32_t tmpldr;
	uint8_t  tmpldrfrac;
	uint32_t refclk;

	refclk = config->reference_frequency;
    5082:	68c5      	ldr	r5, [r0, #12]

	/* Only reference clock REF1 can be divided */
	if (config->reference_clock == SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC) {
    5084:	7d03      	ldrb	r3, [r0, #20]
    5086:	2b01      	cmp	r3, #1
    5088:	d107      	bne.n	509a <system_clock_source_dpll_set_config+0x22>
		refclk = refclk / (2 * (config->reference_divider + 1));
    508a:	8a01      	ldrh	r1, [r0, #16]
    508c:	3101      	adds	r1, #1
    508e:	0049      	lsls	r1, r1, #1
    5090:	4b22      	ldr	r3, [pc, #136]	; (511c <system_clock_source_dpll_set_config+0xa4>)
    5092:	58f3      	ldr	r3, [r6, r3]
    5094:	1c28      	adds	r0, r5, #0
    5096:	4798      	blx	r3
    5098:	1c05      	adds	r5, r0, #0
	}

	/* Calculate LDRFRAC and LDR */
	tmpldr = (config->output_frequency << 4) / refclk;
    509a:	68a3      	ldr	r3, [r4, #8]
    509c:	0118      	lsls	r0, r3, #4
    509e:	4b1f      	ldr	r3, [pc, #124]	; (511c <system_clock_source_dpll_set_config+0xa4>)
    50a0:	58f3      	ldr	r3, [r6, r3]
    50a2:	1c29      	adds	r1, r5, #0
    50a4:	4798      	blx	r3
	tmpldrfrac = tmpldr & 0x0f;
    50a6:	220f      	movs	r2, #15
    50a8:	4002      	ands	r2, r0
	tmpldr = (tmpldr >> 4) - 1;
    50aa:	0900      	lsrs	r0, r0, #4

	SYSCTRL->DPLLCTRLA.reg =
    50ac:	7866      	ldrb	r6, [r4, #1]
    50ae:	01b6      	lsls	r6, r6, #6
    50b0:	7823      	ldrb	r3, [r4, #0]
    50b2:	01db      	lsls	r3, r3, #7
    50b4:	431e      	orrs	r6, r3
    50b6:	b2f6      	uxtb	r6, r6
    50b8:	4b19      	ldr	r3, [pc, #100]	; (5120 <system_clock_source_dpll_set_config+0xa8>)
    50ba:	2144      	movs	r1, #68	; 0x44
    50bc:	545e      	strb	r6, [r3, r1]
			((uint32_t)config->on_demand << SYSCTRL_DPLLCTRLA_ONDEMAND_Pos) |
			((uint32_t)config->run_in_standby << SYSCTRL_DPLLCTRLA_RUNSTDBY_Pos);

	SYSCTRL->DPLLRATIO.reg =
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
    50be:	0416      	lsls	r6, r2, #16
	}

	/* Calculate LDRFRAC and LDR */
	tmpldr = (config->output_frequency << 4) / refclk;
	tmpldrfrac = tmpldr & 0x0f;
	tmpldr = (tmpldr >> 4) - 1;
    50c0:	1e41      	subs	r1, r0, #1
			((uint32_t)config->on_demand << SYSCTRL_DPLLCTRLA_ONDEMAND_Pos) |
			((uint32_t)config->run_in_standby << SYSCTRL_DPLLCTRLA_RUNSTDBY_Pos);

	SYSCTRL->DPLLRATIO.reg =
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
			SYSCTRL_DPLLRATIO_LDR(tmpldr);
    50c2:	0509      	lsls	r1, r1, #20
    50c4:	0d09      	lsrs	r1, r1, #20
	SYSCTRL->DPLLCTRLA.reg =
			((uint32_t)config->on_demand << SYSCTRL_DPLLCTRLA_ONDEMAND_Pos) |
			((uint32_t)config->run_in_standby << SYSCTRL_DPLLCTRLA_RUNSTDBY_Pos);

	SYSCTRL->DPLLRATIO.reg =
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
    50c6:	4331      	orrs	r1, r6

	SYSCTRL->DPLLCTRLA.reg =
			((uint32_t)config->on_demand << SYSCTRL_DPLLCTRLA_ONDEMAND_Pos) |
			((uint32_t)config->run_in_standby << SYSCTRL_DPLLCTRLA_RUNSTDBY_Pos);

	SYSCTRL->DPLLRATIO.reg =
    50c8:	6499      	str	r1, [r3, #72]	; 0x48
	SYSCTRL->DPLLCTRLB.reg =
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
			((uint32_t)config->wake_up_fast << SYSCTRL_DPLLCTRLB_WUF_Pos) |
    50ca:	78e6      	ldrb	r6, [r4, #3]
    50cc:	00f6      	lsls	r6, r6, #3
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
			SYSCTRL_DPLLRATIO_LDR(tmpldr);

	SYSCTRL->DPLLCTRLB.reg =
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
    50ce:	78a1      	ldrb	r1, [r4, #2]
    50d0:	0309      	lsls	r1, r1, #12
	SYSCTRL->DPLLRATIO.reg =
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
			SYSCTRL_DPLLRATIO_LDR(tmpldr);

	SYSCTRL->DPLLCTRLB.reg =
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
    50d2:	4331      	orrs	r1, r6
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
			((uint32_t)config->wake_up_fast << SYSCTRL_DPLLCTRLB_WUF_Pos) |
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
    50d4:	7926      	ldrb	r6, [r4, #4]
    50d6:	00b6      	lsls	r6, r6, #2
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
			SYSCTRL_DPLLRATIO_LDR(tmpldr);

	SYSCTRL->DPLLCTRLB.reg =
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
    50d8:	4331      	orrs	r1, r6
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
			((uint32_t)config->wake_up_fast << SYSCTRL_DPLLCTRLB_WUF_Pos) |
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
			SYSCTRL_DPLLCTRLB_FILTER(config->filter);
    50da:	7ca6      	ldrb	r6, [r4, #18]
    50dc:	2703      	movs	r7, #3
    50de:	403e      	ands	r6, r7
			SYSCTRL_DPLLRATIO_LDR(tmpldr);

	SYSCTRL->DPLLCTRLB.reg =
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
    50e0:	4331      	orrs	r1, r6
	SYSCTRL->DPLLRATIO.reg =
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
			SYSCTRL_DPLLRATIO_LDR(tmpldr);

	SYSCTRL->DPLLCTRLB.reg =
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
    50e2:	8a26      	ldrh	r6, [r4, #16]
    50e4:	0436      	lsls	r6, r6, #16
    50e6:	4f0f      	ldr	r7, [pc, #60]	; (5124 <system_clock_source_dpll_set_config+0xac>)
    50e8:	403e      	ands	r6, r7
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
    50ea:	4331      	orrs	r1, r6
			SYSCTRL_DPLLRATIO_LDR(tmpldr);

	SYSCTRL->DPLLCTRLB.reg =
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
    50ec:	7ce7      	ldrb	r7, [r4, #19]
    50ee:	023f      	lsls	r7, r7, #8
    50f0:	26e0      	movs	r6, #224	; 0xe0
    50f2:	00f6      	lsls	r6, r6, #3
    50f4:	403e      	ands	r6, r7
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
			((uint32_t)config->wake_up_fast << SYSCTRL_DPLLCTRLB_WUF_Pos) |
    50f6:	4331      	orrs	r1, r6

	SYSCTRL->DPLLCTRLB.reg =
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
    50f8:	7d24      	ldrb	r4, [r4, #20]
    50fa:	0124      	lsls	r4, r4, #4
    50fc:	2630      	movs	r6, #48	; 0x30
    50fe:	4034      	ands	r4, r6
			((uint32_t)config->wake_up_fast << SYSCTRL_DPLLCTRLB_WUF_Pos) |
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
    5100:	4321      	orrs	r1, r4

	SYSCTRL->DPLLRATIO.reg =
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
			SYSCTRL_DPLLRATIO_LDR(tmpldr);

	SYSCTRL->DPLLCTRLB.reg =
    5102:	64d9      	str	r1, [r3, #76]	; 0x4c

	/*
	 * Fck = Fckrx * (LDR + 1 + LDRFRAC / 16)
	 */
	_system_clock_inst.dpll.frequency =
			(refclk * (((tmpldr + 1) << 4) + tmpldrfrac)) >> 4;
    5104:	0100      	lsls	r0, r0, #4
    5106:	1812      	adds	r2, r2, r0
    5108:	4355      	muls	r5, r2
    510a:	092d      	lsrs	r5, r5, #4
			SYSCTRL_DPLLCTRLB_FILTER(config->filter);

	/*
	 * Fck = Fckrx * (LDR + 1 + LDRFRAC / 16)
	 */
	_system_clock_inst.dpll.frequency =
    510c:	4b06      	ldr	r3, [pc, #24]	; (5128 <system_clock_source_dpll_set_config+0xb0>)
    510e:	447b      	add	r3, pc
    5110:	60dd      	str	r5, [r3, #12]
			(refclk * (((tmpldr + 1) << 4) + tmpldrfrac)) >> 4;
}
    5112:	b003      	add	sp, #12
    5114:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5116:	46c0      	nop			; (mov r8, r8)
    5118:	00001ca0 	.word	0x00001ca0
    511c:	0000019c 	.word	0x0000019c
    5120:	40000800 	.word	0x40000800
    5124:	07ff0000 	.word	0x07ff0000
    5128:	1fffc14a 	.word	0x1fffc14a

0000512c <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    512c:	b500      	push	{lr}
	switch (clock_source) {
    512e:	2808      	cmp	r0, #8
    5130:	d84f      	bhi.n	51d2 <system_clock_source_enable+0xa6>
    5132:	f000 fba9 	bl	5888 <__gnu_thumb1_case_uqi>
    5136:	4e15      	.short	0x4e15
    5138:	1c0e054e 	.word	0x1c0e054e
    513c:	2307      	.short	0x2307
    513e:	46          	.byte	0x46
    513f:	00          	.byte	0x00
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    5140:	2000      	movs	r0, #0
    5142:	e047      	b.n	51d4 <system_clock_source_enable+0xa8>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    5144:	4b24      	ldr	r3, [pc, #144]	; (51d8 <system_clock_source_enable+0xac>)
    5146:	6a19      	ldr	r1, [r3, #32]
    5148:	2202      	movs	r2, #2
    514a:	430a      	orrs	r2, r1
    514c:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    514e:	2000      	movs	r0, #0
    5150:	e040      	b.n	51d4 <system_clock_source_enable+0xa8>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    5152:	4b21      	ldr	r3, [pc, #132]	; (51d8 <system_clock_source_enable+0xac>)
    5154:	6999      	ldr	r1, [r3, #24]
    5156:	2202      	movs	r2, #2
    5158:	430a      	orrs	r2, r1
    515a:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    515c:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    515e:	e039      	b.n	51d4 <system_clock_source_enable+0xa8>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    5160:	4b1d      	ldr	r3, [pc, #116]	; (51d8 <system_clock_source_enable+0xac>)
    5162:	8a19      	ldrh	r1, [r3, #16]
    5164:	2202      	movs	r2, #2
    5166:	430a      	orrs	r2, r1
    5168:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    516a:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    516c:	e032      	b.n	51d4 <system_clock_source_enable+0xa8>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    516e:	4b1a      	ldr	r3, [pc, #104]	; (51d8 <system_clock_source_enable+0xac>)
    5170:	8a99      	ldrh	r1, [r3, #20]
    5172:	2202      	movs	r2, #2
    5174:	430a      	orrs	r2, r1
    5176:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    5178:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    517a:	e02b      	b.n	51d4 <system_clock_source_enable+0xa8>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    517c:	4a17      	ldr	r2, [pc, #92]	; (51dc <system_clock_source_enable+0xb0>)
    517e:	447a      	add	r2, pc
    5180:	6811      	ldr	r1, [r2, #0]
    5182:	2302      	movs	r3, #2
    5184:	4319      	orrs	r1, r3
    5186:	6011      	str	r1, [r2, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    5188:	4a13      	ldr	r2, [pc, #76]	; (51d8 <system_clock_source_enable+0xac>)
    518a:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    518c:	1c11      	adds	r1, r2, #0
    518e:	2210      	movs	r2, #16
    5190:	68cb      	ldr	r3, [r1, #12]
    5192:	421a      	tst	r2, r3
    5194:	d0fc      	beq.n	5190 <system_clock_source_enable+0x64>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    5196:	4a12      	ldr	r2, [pc, #72]	; (51e0 <system_clock_source_enable+0xb4>)
    5198:	447a      	add	r2, pc
    519a:	6891      	ldr	r1, [r2, #8]
    519c:	4b0e      	ldr	r3, [pc, #56]	; (51d8 <system_clock_source_enable+0xac>)
    519e:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    51a0:	6852      	ldr	r2, [r2, #4]
    51a2:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    51a4:	2200      	movs	r2, #0
    51a6:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    51a8:	1c19      	adds	r1, r3, #0
    51aa:	2210      	movs	r2, #16
    51ac:	68cb      	ldr	r3, [r1, #12]
    51ae:	421a      	tst	r2, r3
    51b0:	d0fc      	beq.n	51ac <system_clock_source_enable+0x80>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    51b2:	4b0c      	ldr	r3, [pc, #48]	; (51e4 <system_clock_source_enable+0xb8>)
    51b4:	447b      	add	r3, pc
    51b6:	681a      	ldr	r2, [r3, #0]
    51b8:	b292      	uxth	r2, r2
    51ba:	4b07      	ldr	r3, [pc, #28]	; (51d8 <system_clock_source_enable+0xac>)
    51bc:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    51be:	2000      	movs	r0, #0
    51c0:	e008      	b.n	51d4 <system_clock_source_enable+0xa8>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    51c2:	4a05      	ldr	r2, [pc, #20]	; (51d8 <system_clock_source_enable+0xac>)
    51c4:	2344      	movs	r3, #68	; 0x44
    51c6:	5cd0      	ldrb	r0, [r2, r3]
    51c8:	2102      	movs	r1, #2
    51ca:	4301      	orrs	r1, r0
    51cc:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    51ce:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    51d0:	e000      	b.n	51d4 <system_clock_source_enable+0xa8>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    51d2:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    51d4:	bd00      	pop	{pc}
    51d6:	46c0      	nop			; (mov r8, r8)
    51d8:	40000800 	.word	0x40000800
    51dc:	1fffc0da 	.word	0x1fffc0da
    51e0:	1fffc0c0 	.word	0x1fffc0c0
    51e4:	1fffc0a4 	.word	0x1fffc0a4

000051e8 <system_clock_source_is_ready>:
 * \retval true   Clock source is enabled and ready
 * \retval false  Clock source is disabled or not yet ready
 */
bool system_clock_source_is_ready(
		const enum system_clock_source clock_source)
{
    51e8:	b500      	push	{lr}
	uint32_t mask = 0;

	switch (clock_source) {
    51ea:	2808      	cmp	r0, #8
    51ec:	d823      	bhi.n	5236 <system_clock_source_is_ready+0x4e>
    51ee:	f000 fb4b 	bl	5888 <__gnu_thumb1_case_uqi>
    51f2:	2207      	.short	0x2207
    51f4:	09190522 	.word	0x09190522
    51f8:	0b17      	.short	0x0b17
    51fa:	0d          	.byte	0x0d
    51fb:	00          	.byte	0x00
				(SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK));
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Not possible to disable */
		return true;
    51fc:	2001      	movs	r0, #1
    51fe:	e01b      	b.n	5238 <system_clock_source_is_ready+0x50>
	case SYSTEM_CLOCK_SOURCE_OSC32K:
		mask = SYSCTRL_PCLKSR_OSC32KRDY;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		mask = SYSCTRL_PCLKSR_XOSCRDY;
    5200:	2301      	movs	r3, #1
		break;
    5202:	e010      	b.n	5226 <system_clock_source_is_ready+0x3e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = SYSCTRL_PCLKSR_XOSC32KRDY;
    5204:	2302      	movs	r3, #2
		break;
    5206:	e00e      	b.n	5226 <system_clock_source_is_ready+0x3e>
	case SYSTEM_CLOCK_SOURCE_DFLL:
		if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
			mask = (SYSCTRL_PCLKSR_DFLLRDY |
			        SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC);
		} else {
			mask = SYSCTRL_PCLKSR_DFLLRDY;
    5208:	2310      	movs	r3, #16
		}
		break;
    520a:	e00c      	b.n	5226 <system_clock_source_is_ready+0x3e>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		return ((SYSCTRL->DPLLSTATUS.reg &
    520c:	2350      	movs	r3, #80	; 0x50
    520e:	4a0b      	ldr	r2, [pc, #44]	; (523c <system_clock_source_is_ready+0x54>)
    5210:	5cd0      	ldrb	r0, [r2, r3]
    5212:	2303      	movs	r3, #3
    5214:	4018      	ands	r0, r3
    5216:	3803      	subs	r0, #3
    5218:	4243      	negs	r3, r0
    521a:	4158      	adcs	r0, r3
    521c:	b2c0      	uxtb	r0, r0
    521e:	e00b      	b.n	5238 <system_clock_source_is_ready+0x50>
{
	uint32_t mask = 0;

	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		mask = SYSCTRL_PCLKSR_OSC8MRDY;
    5220:	2308      	movs	r3, #8
    5222:	e000      	b.n	5226 <system_clock_source_is_ready+0x3e>
		break;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		mask = SYSCTRL_PCLKSR_OSC32KRDY;
    5224:	2304      	movs	r3, #4

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    5226:	4a05      	ldr	r2, [pc, #20]	; (523c <system_clock_source_is_ready+0x54>)
    5228:	68d0      	ldr	r0, [r2, #12]
    522a:	4018      	ands	r0, r3
    522c:	1ac0      	subs	r0, r0, r3
    522e:	4243      	negs	r3, r0
    5230:	4158      	adcs	r0, r3
    5232:	b2c0      	uxtb	r0, r0
    5234:	e000      	b.n	5238 <system_clock_source_is_ready+0x50>
	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Not possible to disable */
		return true;

	default:
		return false;
    5236:	2000      	movs	r0, #0
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
}
    5238:	bd00      	pop	{pc}
    523a:	46c0      	nop			; (mov r8, r8)
    523c:	40000800 	.word	0x40000800

00005240 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    5240:	b5f0      	push	{r4, r5, r6, r7, lr}
    5242:	b091      	sub	sp, #68	; 0x44
    5244:	4f48      	ldr	r7, [pc, #288]	; (5368 <system_clock_init+0x128>)
    5246:	447f      	add	r7, pc
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    5248:	22c2      	movs	r2, #194	; 0xc2
    524a:	00d2      	lsls	r2, r2, #3
    524c:	4b47      	ldr	r3, [pc, #284]	; (536c <system_clock_init+0x12c>)
    524e:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    5250:	4a47      	ldr	r2, [pc, #284]	; (5370 <system_clock_init+0x130>)
    5252:	6851      	ldr	r1, [r2, #4]
    5254:	231e      	movs	r3, #30
    5256:	4399      	bics	r1, r3
    5258:	2302      	movs	r3, #2
    525a:	4319      	orrs	r1, r3
    525c:	6051      	str	r1, [r2, #4]
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    525e:	aa02      	add	r2, sp, #8
    5260:	7013      	strb	r3, [r2, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    5262:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    5264:	1c16      	adds	r6, r2, #0
    5266:	4b43      	ldr	r3, [pc, #268]	; (5374 <system_clock_init+0x134>)
    5268:	58fd      	ldr	r5, [r7, r3]
    526a:	b2e0      	uxtb	r0, r4
    526c:	1c31      	adds	r1, r6, #0
    526e:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    5270:	3401      	adds	r4, #1
    5272:	2c25      	cmp	r4, #37	; 0x25
    5274:	d1f9      	bne.n	526a <system_clock_init+0x2a>
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    5276:	2300      	movs	r3, #0
    5278:	a80c      	add	r0, sp, #48	; 0x30
    527a:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->auto_gain_control   = false;
    527c:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
    527e:	2280      	movs	r2, #128	; 0x80
    5280:	0212      	lsls	r2, r2, #8
    5282:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    5284:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    5286:	2201      	movs	r2, #1
    5288:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    528a:	7303      	strb	r3, [r0, #12]
	config->on_demand           = true;
	config->write_once          = false;
    528c:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    528e:	2206      	movs	r2, #6
    5290:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    5292:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    5294:	4b38      	ldr	r3, [pc, #224]	; (5378 <system_clock_init+0x138>)
    5296:	58fb      	ldr	r3, [r7, r3]
    5298:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    529a:	2005      	movs	r0, #5
    529c:	4b37      	ldr	r3, [pc, #220]	; (537c <system_clock_init+0x13c>)
    529e:	58fb      	ldr	r3, [r7, r3]
    52a0:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    52a2:	4b37      	ldr	r3, [pc, #220]	; (5380 <system_clock_init+0x140>)
    52a4:	58fc      	ldr	r4, [r7, r3]
    52a6:	2005      	movs	r0, #5
    52a8:	47a0      	blx	r4
    52aa:	2800      	cmp	r0, #0
    52ac:	d0fb      	beq.n	52a6 <system_clock_init+0x66>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    52ae:	4b2f      	ldr	r3, [pc, #188]	; (536c <system_clock_init+0x12c>)
    52b0:	8a99      	ldrh	r1, [r3, #20]
    52b2:	2280      	movs	r2, #128	; 0x80
    52b4:	430a      	orrs	r2, r1
    52b6:	829a      	strh	r2, [r3, #20]
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    52b8:	2400      	movs	r4, #0
    52ba:	a80b      	add	r0, sp, #44	; 0x2c
    52bc:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    52be:	2601      	movs	r6, #1
    52c0:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    52c2:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    52c4:	4b2f      	ldr	r3, [pc, #188]	; (5384 <system_clock_init+0x144>)
    52c6:	58fb      	ldr	r3, [r7, r3]
    52c8:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    52ca:	2006      	movs	r0, #6
    52cc:	4b2b      	ldr	r3, [pc, #172]	; (537c <system_clock_init+0x13c>)
    52ce:	58fd      	ldr	r5, [r7, r3]
    52d0:	47a8      	blx	r5


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    52d2:	4b2d      	ldr	r3, [pc, #180]	; (5388 <system_clock_init+0x148>)
    52d4:	58fb      	ldr	r3, [r7, r3]
    52d6:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    52d8:	a902      	add	r1, sp, #8
    52da:	604e      	str	r6, [r1, #4]
	config->high_when_disabled = false;
    52dc:	704c      	strb	r4, [r1, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    52de:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    52e0:	724c      	strb	r4, [r1, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    52e2:	2305      	movs	r3, #5
    52e4:	700b      	strb	r3, [r1, #0]
    52e6:	2001      	movs	r0, #1
    52e8:	4b28      	ldr	r3, [pc, #160]	; (538c <system_clock_init+0x14c>)
    52ea:	58fb      	ldr	r3, [r7, r3]
    52ec:	4798      	blx	r3
    52ee:	2001      	movs	r0, #1
    52f0:	4b27      	ldr	r3, [pc, #156]	; (5390 <system_clock_init+0x150>)
    52f2:	58fb      	ldr	r3, [r7, r3]
    52f4:	4798      	blx	r3
 */
static inline void system_clock_source_dpll_get_config_defaults(
		struct system_clock_source_dpll_config *const config)
{
	config->on_demand           = true;
	config->run_in_standby      = false;
    52f6:	a805      	add	r0, sp, #20
    52f8:	7044      	strb	r4, [r0, #1]
	config->lock_bypass         = false;
    52fa:	7084      	strb	r4, [r0, #2]
	config->wake_up_fast        = false;
    52fc:	70c4      	strb	r4, [r0, #3]
	config->low_power_enable    = false;
    52fe:	7104      	strb	r4, [r0, #4]

	config->output_frequency    = 48000000;
    5300:	4b24      	ldr	r3, [pc, #144]	; (5394 <system_clock_init+0x154>)
    5302:	6083      	str	r3, [r0, #8]
	config->reference_frequency = 32768;
    5304:	2380      	movs	r3, #128	; 0x80
    5306:	021b      	lsls	r3, r3, #8
    5308:	60c3      	str	r3, [r0, #12]
	config->reference_divider   = 1;
    530a:	8206      	strh	r6, [r0, #16]
	config->reference_clock     = SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC32K;
    530c:	7504      	strb	r4, [r0, #20]

	config->lock_time           = SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_DEFAULT;
    530e:	74c4      	strb	r4, [r0, #19]
	config->filter              = SYSTEM_CLOCK_SOURCE_DPLL_FILTER_DEFAULT;
    5310:	7484      	strb	r4, [r0, #18]
	}

	struct system_clock_source_dpll_config dpll_config;
	system_clock_source_dpll_get_config_defaults(&dpll_config);

	dpll_config.on_demand        = false;
    5312:	7004      	strb	r4, [r0, #0]
	dpll_config.reference_clock     = CONF_CLOCK_DPLL_REFERENCE_CLOCK;
	dpll_config.reference_frequency = CONF_CLOCK_DPLL_REFERENCE_FREQUENCY;
	dpll_config.reference_divider   = CONF_CLOCK_DPLL_REFERENCE_DIVIDER;
	dpll_config.output_frequency    = CONF_CLOCK_DPLL_OUTPUT_FREQUENCY;

	system_clock_source_dpll_set_config(&dpll_config);
    5314:	4b20      	ldr	r3, [pc, #128]	; (5398 <system_clock_init+0x158>)
    5316:	58fb      	ldr	r3, [r7, r3]
    5318:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DPLL);
    531a:	2008      	movs	r0, #8
    531c:	47a8      	blx	r5
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DPLL));
    531e:	4b18      	ldr	r3, [pc, #96]	; (5380 <system_clock_init+0x140>)
    5320:	58fc      	ldr	r4, [r7, r3]
    5322:	2008      	movs	r0, #8
    5324:	47a0      	blx	r4
    5326:	2800      	cmp	r0, #0
    5328:	d0fb      	beq.n	5322 <system_clock_init+0xe2>
	if (CONF_CLOCK_DPLL_ON_DEMAND) {
		SYSCTRL->DPLLCTRLA.bit.ONDEMAND = 1;
    532a:	4a10      	ldr	r2, [pc, #64]	; (536c <system_clock_init+0x12c>)
    532c:	2344      	movs	r3, #68	; 0x44
    532e:	5cd0      	ldrb	r0, [r2, r3]
    5330:	2180      	movs	r1, #128	; 0x80
    5332:	4249      	negs	r1, r1
    5334:	4301      	orrs	r1, r0
    5336:	54d1      	strb	r1, [r2, r3]
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    5338:	4a18      	ldr	r2, [pc, #96]	; (539c <system_clock_init+0x15c>)
    533a:	2300      	movs	r3, #0
    533c:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    533e:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    5340:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    5342:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    5344:	2201      	movs	r2, #1
    5346:	a902      	add	r1, sp, #8
    5348:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    534a:	704b      	strb	r3, [r1, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    534c:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    534e:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    5350:	2308      	movs	r3, #8
    5352:	700b      	strb	r3, [r1, #0]
    5354:	2000      	movs	r0, #0
    5356:	4b0d      	ldr	r3, [pc, #52]	; (538c <system_clock_init+0x14c>)
    5358:	58fb      	ldr	r3, [r7, r3]
    535a:	4798      	blx	r3
    535c:	2000      	movs	r0, #0
    535e:	4b0c      	ldr	r3, [pc, #48]	; (5390 <system_clock_init+0x150>)
    5360:	58fb      	ldr	r3, [r7, r3]
    5362:	4798      	blx	r3
#endif
}
    5364:	b011      	add	sp, #68	; 0x44
    5366:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5368:	00001ada 	.word	0x00001ada
    536c:	40000800 	.word	0x40000800
    5370:	41004000 	.word	0x41004000
    5374:	00000088 	.word	0x00000088
    5378:	000001bc 	.word	0x000001bc
    537c:	00000210 	.word	0x00000210
    5380:	00000238 	.word	0x00000238
    5384:	000000f0 	.word	0x000000f0
    5388:	00000270 	.word	0x00000270
    538c:	000000bc 	.word	0x000000bc
    5390:	00000164 	.word	0x00000164
    5394:	02dc6c00 	.word	0x02dc6c00
    5398:	00000000 	.word	0x00000000
    539c:	40000400 	.word	0x40000400

000053a0 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    53a0:	4b06      	ldr	r3, [pc, #24]	; (53bc <system_gclk_init+0x1c>)
    53a2:	6999      	ldr	r1, [r3, #24]
    53a4:	2208      	movs	r2, #8
    53a6:	430a      	orrs	r2, r1
    53a8:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    53aa:	2201      	movs	r2, #1
    53ac:	4b04      	ldr	r3, [pc, #16]	; (53c0 <system_gclk_init+0x20>)
    53ae:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    53b0:	1c19      	adds	r1, r3, #0
    53b2:	780b      	ldrb	r3, [r1, #0]
    53b4:	4213      	tst	r3, r2
    53b6:	d1fc      	bne.n	53b2 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    53b8:	4770      	bx	lr
    53ba:	46c0      	nop			; (mov r8, r8)
    53bc:	40000400 	.word	0x40000400
    53c0:	40000c00 	.word	0x40000c00

000053c4 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    53c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    53c6:	4647      	mov	r7, r8
    53c8:	b480      	push	{r7}
    53ca:	b082      	sub	sp, #8
    53cc:	1c07      	adds	r7, r0, #0
    53ce:	4e2d      	ldr	r6, [pc, #180]	; (5484 <system_gclk_gen_set_config+0xc0>)
    53d0:	447e      	add	r6, pc
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    53d2:	4680      	mov	r8, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    53d4:	780d      	ldrb	r5, [r1, #0]
    53d6:	022d      	lsls	r5, r5, #8
    53d8:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    53da:	784b      	ldrb	r3, [r1, #1]
    53dc:	2b00      	cmp	r3, #0
    53de:	d002      	beq.n	53e6 <system_gclk_gen_set_config+0x22>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    53e0:	2380      	movs	r3, #128	; 0x80
    53e2:	02db      	lsls	r3, r3, #11
    53e4:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    53e6:	7a4b      	ldrb	r3, [r1, #9]
    53e8:	2b00      	cmp	r3, #0
    53ea:	d002      	beq.n	53f2 <system_gclk_gen_set_config+0x2e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    53ec:	2380      	movs	r3, #128	; 0x80
    53ee:	031b      	lsls	r3, r3, #12
    53f0:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    53f2:	684c      	ldr	r4, [r1, #4]
    53f4:	2c01      	cmp	r4, #1
    53f6:	d919      	bls.n	542c <system_gclk_gen_set_config+0x68>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    53f8:	1e63      	subs	r3, r4, #1
    53fa:	421c      	tst	r4, r3
    53fc:	d110      	bne.n	5420 <system_gclk_gen_set_config+0x5c>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    53fe:	2c02      	cmp	r4, #2
    5400:	d906      	bls.n	5410 <system_gclk_gen_set_config+0x4c>
    5402:	2302      	movs	r3, #2
    5404:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    5406:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    5408:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    540a:	429c      	cmp	r4, r3
    540c:	d8fb      	bhi.n	5406 <system_gclk_gen_set_config+0x42>
    540e:	e000      	b.n	5412 <system_gclk_gen_set_config+0x4e>
    5410:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    5412:	0212      	lsls	r2, r2, #8
    5414:	433a      	orrs	r2, r7
    5416:	4690      	mov	r8, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    5418:	2380      	movs	r3, #128	; 0x80
    541a:	035b      	lsls	r3, r3, #13
    541c:	431d      	orrs	r5, r3
    541e:	e005      	b.n	542c <system_gclk_gen_set_config+0x68>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    5420:	0224      	lsls	r4, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    5422:	433c      	orrs	r4, r7
    5424:	46a0      	mov	r8, r4
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    5426:	2380      	movs	r3, #128	; 0x80
    5428:	029b      	lsls	r3, r3, #10
    542a:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    542c:	7a0b      	ldrb	r3, [r1, #8]
    542e:	2b00      	cmp	r3, #0
    5430:	d002      	beq.n	5438 <system_gclk_gen_set_config+0x74>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    5432:	2380      	movs	r3, #128	; 0x80
    5434:	039b      	lsls	r3, r3, #14
    5436:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5438:	4a13      	ldr	r2, [pc, #76]	; (5488 <system_gclk_gen_set_config+0xc4>)
    543a:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    543c:	b25b      	sxtb	r3, r3
    543e:	2b00      	cmp	r3, #0
    5440:	dbfb      	blt.n	543a <system_gclk_gen_set_config+0x76>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5442:	4b12      	ldr	r3, [pc, #72]	; (548c <system_gclk_gen_set_config+0xc8>)
    5444:	58f3      	ldr	r3, [r6, r3]
    5446:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    5448:	4b11      	ldr	r3, [pc, #68]	; (5490 <system_gclk_gen_set_config+0xcc>)
    544a:	701f      	strb	r7, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    544c:	4a0e      	ldr	r2, [pc, #56]	; (5488 <system_gclk_gen_set_config+0xc4>)
    544e:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    5450:	b25b      	sxtb	r3, r3
    5452:	2b00      	cmp	r3, #0
    5454:	dbfb      	blt.n	544e <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    5456:	4b0c      	ldr	r3, [pc, #48]	; (5488 <system_gclk_gen_set_config+0xc4>)
    5458:	4642      	mov	r2, r8
    545a:	609a      	str	r2, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    545c:	1c1a      	adds	r2, r3, #0
    545e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    5460:	b25b      	sxtb	r3, r3
    5462:	2b00      	cmp	r3, #0
    5464:	dbfb      	blt.n	545e <system_gclk_gen_set_config+0x9a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    5466:	4b08      	ldr	r3, [pc, #32]	; (5488 <system_gclk_gen_set_config+0xc4>)
    5468:	6859      	ldr	r1, [r3, #4]
    546a:	2280      	movs	r2, #128	; 0x80
    546c:	0252      	lsls	r2, r2, #9
    546e:	400a      	ands	r2, r1
    5470:	4315      	orrs	r5, r2
    5472:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5474:	4b07      	ldr	r3, [pc, #28]	; (5494 <system_gclk_gen_set_config+0xd0>)
    5476:	58f3      	ldr	r3, [r6, r3]
    5478:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    547a:	b002      	add	sp, #8
    547c:	bc04      	pop	{r2}
    547e:	4690      	mov	r8, r2
    5480:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5482:	46c0      	nop			; (mov r8, r8)
    5484:	00001950 	.word	0x00001950
    5488:	40000c00 	.word	0x40000c00
    548c:	000000a0 	.word	0x000000a0
    5490:	40000c08 	.word	0x40000c08
    5494:	00000008 	.word	0x00000008

00005498 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    5498:	b530      	push	{r4, r5, lr}
    549a:	b083      	sub	sp, #12
    549c:	1c05      	adds	r5, r0, #0
    549e:	4c0e      	ldr	r4, [pc, #56]	; (54d8 <system_gclk_gen_enable+0x40>)
    54a0:	447c      	add	r4, pc
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    54a2:	4a0e      	ldr	r2, [pc, #56]	; (54dc <system_gclk_gen_enable+0x44>)
    54a4:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    54a6:	b25b      	sxtb	r3, r3
    54a8:	2b00      	cmp	r3, #0
    54aa:	dbfb      	blt.n	54a4 <system_gclk_gen_enable+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    54ac:	4b0c      	ldr	r3, [pc, #48]	; (54e0 <system_gclk_gen_enable+0x48>)
    54ae:	58e3      	ldr	r3, [r4, r3]
    54b0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    54b2:	4b0c      	ldr	r3, [pc, #48]	; (54e4 <system_gclk_gen_enable+0x4c>)
    54b4:	701d      	strb	r5, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    54b6:	4a09      	ldr	r2, [pc, #36]	; (54dc <system_gclk_gen_enable+0x44>)
    54b8:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    54ba:	b25b      	sxtb	r3, r3
    54bc:	2b00      	cmp	r3, #0
    54be:	dbfb      	blt.n	54b8 <system_gclk_gen_enable+0x20>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    54c0:	4b06      	ldr	r3, [pc, #24]	; (54dc <system_gclk_gen_enable+0x44>)
    54c2:	6859      	ldr	r1, [r3, #4]
    54c4:	2280      	movs	r2, #128	; 0x80
    54c6:	0252      	lsls	r2, r2, #9
    54c8:	430a      	orrs	r2, r1
    54ca:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    54cc:	4b06      	ldr	r3, [pc, #24]	; (54e8 <system_gclk_gen_enable+0x50>)
    54ce:	58e3      	ldr	r3, [r4, r3]
    54d0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    54d2:	b003      	add	sp, #12
    54d4:	bd30      	pop	{r4, r5, pc}
    54d6:	46c0      	nop			; (mov r8, r8)
    54d8:	00001880 	.word	0x00001880
    54dc:	40000c00 	.word	0x40000c00
    54e0:	000000a0 	.word	0x000000a0
    54e4:	40000c04 	.word	0x40000c04
    54e8:	00000008 	.word	0x00000008

000054ec <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    54ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    54ee:	b083      	sub	sp, #12
    54f0:	1c05      	adds	r5, r0, #0
    54f2:	4c1e      	ldr	r4, [pc, #120]	; (556c <system_gclk_gen_get_hz+0x80>)
    54f4:	447c      	add	r4, pc
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    54f6:	4a1e      	ldr	r2, [pc, #120]	; (5570 <system_gclk_gen_get_hz+0x84>)
    54f8:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    54fa:	b25b      	sxtb	r3, r3
    54fc:	2b00      	cmp	r3, #0
    54fe:	dbfb      	blt.n	54f8 <system_gclk_gen_get_hz+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5500:	4b1c      	ldr	r3, [pc, #112]	; (5574 <system_gclk_gen_get_hz+0x88>)
    5502:	58e3      	ldr	r3, [r4, r3]
    5504:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    5506:	4b1c      	ldr	r3, [pc, #112]	; (5578 <system_gclk_gen_get_hz+0x8c>)
    5508:	701d      	strb	r5, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    550a:	4a19      	ldr	r2, [pc, #100]	; (5570 <system_gclk_gen_get_hz+0x84>)
    550c:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    550e:	b25b      	sxtb	r3, r3
    5510:	2b00      	cmp	r3, #0
    5512:	dbfb      	blt.n	550c <system_gclk_gen_get_hz+0x20>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    5514:	4f16      	ldr	r7, [pc, #88]	; (5570 <system_gclk_gen_get_hz+0x84>)
    5516:	6878      	ldr	r0, [r7, #4]
    5518:	04c0      	lsls	r0, r0, #19
    551a:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    551c:	4b17      	ldr	r3, [pc, #92]	; (557c <system_gclk_gen_get_hz+0x90>)
    551e:	58e3      	ldr	r3, [r4, r3]
    5520:	4798      	blx	r3
    5522:	1c06      	adds	r6, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    5524:	4b14      	ldr	r3, [pc, #80]	; (5578 <system_gclk_gen_get_hz+0x8c>)
    5526:	701d      	strb	r5, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    5528:	687f      	ldr	r7, [r7, #4]
    552a:	02ff      	lsls	r7, r7, #11
    552c:	0fff      	lsrs	r7, r7, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    552e:	4b14      	ldr	r3, [pc, #80]	; (5580 <system_gclk_gen_get_hz+0x94>)
    5530:	701d      	strb	r5, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5532:	4a0f      	ldr	r2, [pc, #60]	; (5570 <system_gclk_gen_get_hz+0x84>)
    5534:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    5536:	b25b      	sxtb	r3, r3
    5538:	2b00      	cmp	r3, #0
    553a:	dbfb      	blt.n	5534 <system_gclk_gen_get_hz+0x48>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    553c:	4b0c      	ldr	r3, [pc, #48]	; (5570 <system_gclk_gen_get_hz+0x84>)
    553e:	689d      	ldr	r5, [r3, #8]
    5540:	0a2d      	lsrs	r5, r5, #8
    5542:	b2ad      	uxth	r5, r5
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5544:	4b0f      	ldr	r3, [pc, #60]	; (5584 <system_gclk_gen_get_hz+0x98>)
    5546:	58e3      	ldr	r3, [r4, r3]
    5548:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    554a:	2f00      	cmp	r7, #0
    554c:	d108      	bne.n	5560 <system_gclk_gen_get_hz+0x74>
    554e:	2d01      	cmp	r5, #1
    5550:	d908      	bls.n	5564 <system_gclk_gen_get_hz+0x78>
		gen_input_hz /= divider;
    5552:	4b0d      	ldr	r3, [pc, #52]	; (5588 <system_gclk_gen_get_hz+0x9c>)
    5554:	58e3      	ldr	r3, [r4, r3]
    5556:	1c30      	adds	r0, r6, #0
    5558:	1c29      	adds	r1, r5, #0
    555a:	4798      	blx	r3
    555c:	1c06      	adds	r6, r0, #0
    555e:	e001      	b.n	5564 <system_gclk_gen_get_hz+0x78>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    5560:	3501      	adds	r5, #1
    5562:	40ee      	lsrs	r6, r5
	}

	return gen_input_hz;
}
    5564:	1c30      	adds	r0, r6, #0
    5566:	b003      	add	sp, #12
    5568:	bdf0      	pop	{r4, r5, r6, r7, pc}
    556a:	46c0      	nop			; (mov r8, r8)
    556c:	0000182c 	.word	0x0000182c
    5570:	40000c00 	.word	0x40000c00
    5574:	000000a0 	.word	0x000000a0
    5578:	40000c04 	.word	0x40000c04
    557c:	00000224 	.word	0x00000224
    5580:	40000c08 	.word	0x40000c08
    5584:	00000008 	.word	0x00000008
    5588:	0000019c 	.word	0x0000019c

0000558c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    558c:	b530      	push	{r4, r5, lr}
    558e:	b083      	sub	sp, #12
    5590:	1c05      	adds	r5, r0, #0
    5592:	4c09      	ldr	r4, [pc, #36]	; (55b8 <system_gclk_chan_enable+0x2c>)
    5594:	447c      	add	r4, pc
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5596:	4b09      	ldr	r3, [pc, #36]	; (55bc <system_gclk_chan_enable+0x30>)
    5598:	58e3      	ldr	r3, [r4, r3]
    559a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    559c:	4b08      	ldr	r3, [pc, #32]	; (55c0 <system_gclk_chan_enable+0x34>)
    559e:	701d      	strb	r5, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    55a0:	4b08      	ldr	r3, [pc, #32]	; (55c4 <system_gclk_chan_enable+0x38>)
    55a2:	8859      	ldrh	r1, [r3, #2]
    55a4:	2280      	movs	r2, #128	; 0x80
    55a6:	01d2      	lsls	r2, r2, #7
    55a8:	430a      	orrs	r2, r1
    55aa:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    55ac:	4b06      	ldr	r3, [pc, #24]	; (55c8 <system_gclk_chan_enable+0x3c>)
    55ae:	58e3      	ldr	r3, [r4, r3]
    55b0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    55b2:	b003      	add	sp, #12
    55b4:	bd30      	pop	{r4, r5, pc}
    55b6:	46c0      	nop			; (mov r8, r8)
    55b8:	0000178c 	.word	0x0000178c
    55bc:	000000a0 	.word	0x000000a0
    55c0:	40000c02 	.word	0x40000c02
    55c4:	40000c00 	.word	0x40000c00
    55c8:	00000008 	.word	0x00000008

000055cc <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    55cc:	b530      	push	{r4, r5, lr}
    55ce:	b083      	sub	sp, #12
    55d0:	1c05      	adds	r5, r0, #0
    55d2:	4c12      	ldr	r4, [pc, #72]	; (561c <system_gclk_chan_disable+0x50>)
    55d4:	447c      	add	r4, pc
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    55d6:	4b12      	ldr	r3, [pc, #72]	; (5620 <system_gclk_chan_disable+0x54>)
    55d8:	58e3      	ldr	r3, [r4, r3]
    55da:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    55dc:	4b11      	ldr	r3, [pc, #68]	; (5624 <system_gclk_chan_disable+0x58>)
    55de:	701d      	strb	r5, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    55e0:	4b11      	ldr	r3, [pc, #68]	; (5628 <system_gclk_chan_disable+0x5c>)
    55e2:	8858      	ldrh	r0, [r3, #2]
    55e4:	0500      	lsls	r0, r0, #20
    55e6:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    55e8:	8859      	ldrh	r1, [r3, #2]
    55ea:	4a10      	ldr	r2, [pc, #64]	; (562c <system_gclk_chan_disable+0x60>)
    55ec:	400a      	ands	r2, r1
    55ee:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    55f0:	8859      	ldrh	r1, [r3, #2]
    55f2:	4a0f      	ldr	r2, [pc, #60]	; (5630 <system_gclk_chan_disable+0x64>)
    55f4:	400a      	ands	r2, r1
    55f6:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    55f8:	1c19      	adds	r1, r3, #0
    55fa:	2280      	movs	r2, #128	; 0x80
    55fc:	01d2      	lsls	r2, r2, #7
    55fe:	884b      	ldrh	r3, [r1, #2]
    5600:	4213      	tst	r3, r2
    5602:	d1fc      	bne.n	55fe <system_gclk_chan_disable+0x32>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    5604:	4b08      	ldr	r3, [pc, #32]	; (5628 <system_gclk_chan_disable+0x5c>)
    5606:	0201      	lsls	r1, r0, #8
    5608:	8858      	ldrh	r0, [r3, #2]
    560a:	4a08      	ldr	r2, [pc, #32]	; (562c <system_gclk_chan_disable+0x60>)
    560c:	4002      	ands	r2, r0
    560e:	430a      	orrs	r2, r1
    5610:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5612:	4b08      	ldr	r3, [pc, #32]	; (5634 <system_gclk_chan_disable+0x68>)
    5614:	58e3      	ldr	r3, [r4, r3]
    5616:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    5618:	b003      	add	sp, #12
    561a:	bd30      	pop	{r4, r5, pc}
    561c:	0000174c 	.word	0x0000174c
    5620:	000000a0 	.word	0x000000a0
    5624:	40000c02 	.word	0x40000c02
    5628:	40000c00 	.word	0x40000c00
    562c:	fffff0ff 	.word	0xfffff0ff
    5630:	ffffbfff 	.word	0xffffbfff
    5634:	00000008 	.word	0x00000008

00005638 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    5638:	b510      	push	{r4, lr}
    563a:	b082      	sub	sp, #8
    563c:	4b06      	ldr	r3, [pc, #24]	; (5658 <system_gclk_chan_set_config+0x20>)
    563e:	447b      	add	r3, pc

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    5640:	780c      	ldrb	r4, [r1, #0]
    5642:	0224      	lsls	r4, r4, #8
    5644:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    5646:	4a05      	ldr	r2, [pc, #20]	; (565c <system_gclk_chan_set_config+0x24>)
    5648:	589a      	ldr	r2, [r3, r2]
    564a:	9201      	str	r2, [sp, #4]
    564c:	4790      	blx	r2

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    564e:	b2a4      	uxth	r4, r4
    5650:	4b03      	ldr	r3, [pc, #12]	; (5660 <system_gclk_chan_set_config+0x28>)
    5652:	805c      	strh	r4, [r3, #2]
}
    5654:	b002      	add	sp, #8
    5656:	bd10      	pop	{r4, pc}
    5658:	000016e2 	.word	0x000016e2
    565c:	00000240 	.word	0x00000240
    5660:	40000c00 	.word	0x40000c00

00005664 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    5664:	b530      	push	{r4, r5, lr}
    5666:	b083      	sub	sp, #12
    5668:	1c05      	adds	r5, r0, #0
    566a:	4c0a      	ldr	r4, [pc, #40]	; (5694 <system_gclk_chan_get_hz+0x30>)
    566c:	447c      	add	r4, pc
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    566e:	4b0a      	ldr	r3, [pc, #40]	; (5698 <system_gclk_chan_get_hz+0x34>)
    5670:	58e3      	ldr	r3, [r4, r3]
    5672:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    5674:	4b09      	ldr	r3, [pc, #36]	; (569c <system_gclk_chan_get_hz+0x38>)
    5676:	701d      	strb	r5, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    5678:	4b09      	ldr	r3, [pc, #36]	; (56a0 <system_gclk_chan_get_hz+0x3c>)
    567a:	885d      	ldrh	r5, [r3, #2]
    567c:	052d      	lsls	r5, r5, #20
    567e:	0f2d      	lsrs	r5, r5, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5680:	4b08      	ldr	r3, [pc, #32]	; (56a4 <system_gclk_chan_get_hz+0x40>)
    5682:	58e3      	ldr	r3, [r4, r3]
    5684:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    5686:	1c28      	adds	r0, r5, #0
    5688:	4b07      	ldr	r3, [pc, #28]	; (56a8 <system_gclk_chan_get_hz+0x44>)
    568a:	58e3      	ldr	r3, [r4, r3]
    568c:	4798      	blx	r3
}
    568e:	b003      	add	sp, #12
    5690:	bd30      	pop	{r4, r5, pc}
    5692:	46c0      	nop			; (mov r8, r8)
    5694:	000016b4 	.word	0x000016b4
    5698:	000000a0 	.word	0x000000a0
    569c:	40000c02 	.word	0x40000c02
    56a0:	40000c00 	.word	0x40000c00
    56a4:	00000008 	.word	0x00000008
    56a8:	000000a4 	.word	0x000000a4

000056ac <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    56ac:	4770      	bx	lr
    56ae:	46c0      	nop			; (mov r8, r8)

000056b0 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    56b0:	b510      	push	{r4, lr}
    56b2:	b082      	sub	sp, #8
    56b4:	4c09      	ldr	r4, [pc, #36]	; (56dc <system_init+0x2c>)
    56b6:	447c      	add	r4, pc
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    56b8:	4b09      	ldr	r3, [pc, #36]	; (56e0 <system_init+0x30>)
    56ba:	58e3      	ldr	r3, [r4, r3]
    56bc:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    56be:	4b09      	ldr	r3, [pc, #36]	; (56e4 <system_init+0x34>)
    56c0:	58e3      	ldr	r3, [r4, r3]
    56c2:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    56c4:	4b08      	ldr	r3, [pc, #32]	; (56e8 <system_init+0x38>)
    56c6:	58e3      	ldr	r3, [r4, r3]
    56c8:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    56ca:	4b08      	ldr	r3, [pc, #32]	; (56ec <system_init+0x3c>)
    56cc:	58e3      	ldr	r3, [r4, r3]
    56ce:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    56d0:	4b07      	ldr	r3, [pc, #28]	; (56f0 <system_init+0x40>)
    56d2:	58e3      	ldr	r3, [r4, r3]
    56d4:	4798      	blx	r3
}
    56d6:	b002      	add	sp, #8
    56d8:	bd10      	pop	{r4, pc}
    56da:	46c0      	nop			; (mov r8, r8)
    56dc:	0000166a 	.word	0x0000166a
    56e0:	000001fc 	.word	0x000001fc
    56e4:	0000015c 	.word	0x0000015c
    56e8:	000001f8 	.word	0x000001f8
    56ec:	0000011c 	.word	0x0000011c
    56f0:	0000009c 	.word	0x0000009c

000056f4 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    56f4:	b082      	sub	sp, #8
    56f6:	4b11      	ldr	r3, [pc, #68]	; (573c <cpu_irq_enter_critical+0x48>)
    56f8:	447b      	add	r3, pc
	if (cpu_irq_critical_section_counter == 0) {
    56fa:	4a11      	ldr	r2, [pc, #68]	; (5740 <cpu_irq_enter_critical+0x4c>)
    56fc:	447a      	add	r2, pc
    56fe:	6812      	ldr	r2, [r2, #0]
    5700:	2a00      	cmp	r2, #0
    5702:	d113      	bne.n	572c <cpu_irq_enter_critical+0x38>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    5704:	f3ef 8210 	mrs	r2, PRIMASK
		if (cpu_irq_is_enabled()) {
    5708:	2a00      	cmp	r2, #0
    570a:	d10b      	bne.n	5724 <cpu_irq_enter_critical+0x30>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    570c:	b672      	cpsid	i
    570e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    5712:	4a0c      	ldr	r2, [pc, #48]	; (5744 <cpu_irq_enter_critical+0x50>)
    5714:	589a      	ldr	r2, [r3, r2]
    5716:	2300      	movs	r3, #0
    5718:	7013      	strb	r3, [r2, #0]
			cpu_irq_prev_interrupt_state = true;
    571a:	2201      	movs	r2, #1
    571c:	4b0a      	ldr	r3, [pc, #40]	; (5748 <cpu_irq_enter_critical+0x54>)
    571e:	447b      	add	r3, pc
    5720:	711a      	strb	r2, [r3, #4]
    5722:	e003      	b.n	572c <cpu_irq_enter_critical+0x38>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    5724:	2200      	movs	r2, #0
    5726:	4b09      	ldr	r3, [pc, #36]	; (574c <cpu_irq_enter_critical+0x58>)
    5728:	447b      	add	r3, pc
    572a:	711a      	strb	r2, [r3, #4]
		}

	}

	cpu_irq_critical_section_counter++;
    572c:	4b08      	ldr	r3, [pc, #32]	; (5750 <cpu_irq_enter_critical+0x5c>)
    572e:	447b      	add	r3, pc
    5730:	681a      	ldr	r2, [r3, #0]
    5732:	3201      	adds	r2, #1
    5734:	601a      	str	r2, [r3, #0]
}
    5736:	b002      	add	sp, #8
    5738:	4770      	bx	lr
    573a:	46c0      	nop			; (mov r8, r8)
    573c:	00001628 	.word	0x00001628
    5740:	1fffbb7c 	.word	0x1fffbb7c
    5744:	000000b0 	.word	0x000000b0
    5748:	1fffbb5a 	.word	0x1fffbb5a
    574c:	1fffbb50 	.word	0x1fffbb50
    5750:	1fffbb4a 	.word	0x1fffbb4a

00005754 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    5754:	b082      	sub	sp, #8
    5756:	4a0d      	ldr	r2, [pc, #52]	; (578c <cpu_irq_leave_critical+0x38>)
    5758:	447a      	add	r2, pc
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    575a:	4b0d      	ldr	r3, [pc, #52]	; (5790 <cpu_irq_leave_critical+0x3c>)
    575c:	447b      	add	r3, pc
    575e:	6819      	ldr	r1, [r3, #0]
    5760:	3901      	subs	r1, #1
    5762:	6019      	str	r1, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    5764:	681b      	ldr	r3, [r3, #0]
    5766:	2b00      	cmp	r3, #0
    5768:	d10d      	bne.n	5786 <cpu_irq_leave_critical+0x32>
    576a:	4b0a      	ldr	r3, [pc, #40]	; (5794 <cpu_irq_leave_critical+0x40>)
    576c:	447b      	add	r3, pc
    576e:	791b      	ldrb	r3, [r3, #4]
    5770:	2b00      	cmp	r3, #0
    5772:	d008      	beq.n	5786 <cpu_irq_leave_critical+0x32>
		cpu_irq_enable();
    5774:	4b08      	ldr	r3, [pc, #32]	; (5798 <cpu_irq_leave_critical+0x44>)
    5776:	58d3      	ldr	r3, [r2, r3]
    5778:	9301      	str	r3, [sp, #4]
    577a:	2301      	movs	r3, #1
    577c:	9a01      	ldr	r2, [sp, #4]
    577e:	7013      	strb	r3, [r2, #0]
    5780:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    5784:	b662      	cpsie	i
	}
}
    5786:	b002      	add	sp, #8
    5788:	4770      	bx	lr
    578a:	46c0      	nop			; (mov r8, r8)
    578c:	000015c8 	.word	0x000015c8
    5790:	1fffbb1c 	.word	0x1fffbb1c
    5794:	1fffbb0c 	.word	0x1fffbb0c
    5798:	000000b0 	.word	0x000000b0

0000579c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    579c:	b510      	push	{r4, lr}
    579e:	b084      	sub	sp, #16
    57a0:	4a08      	ldr	r2, [pc, #32]	; (57c4 <port_pin_set_config+0x28>)
    57a2:	447a      	add	r2, pc
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    57a4:	2480      	movs	r4, #128	; 0x80
    57a6:	ab03      	add	r3, sp, #12
    57a8:	701c      	strb	r4, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    57aa:	780c      	ldrb	r4, [r1, #0]
    57ac:	705c      	strb	r4, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    57ae:	784c      	ldrb	r4, [r1, #1]
    57b0:	709c      	strb	r4, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    57b2:	7889      	ldrb	r1, [r1, #2]
    57b4:	70d9      	strb	r1, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    57b6:	1c19      	adds	r1, r3, #0
    57b8:	4b03      	ldr	r3, [pc, #12]	; (57c8 <port_pin_set_config+0x2c>)
    57ba:	58d3      	ldr	r3, [r2, r3]
    57bc:	4798      	blx	r3
}
    57be:	b004      	add	sp, #16
    57c0:	bd10      	pop	{r4, pc}
    57c2:	46c0      	nop			; (mov r8, r8)
    57c4:	0000157e 	.word	0x0000157e
    57c8:	00000268 	.word	0x00000268

000057cc <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    57cc:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    57ce:	78d3      	ldrb	r3, [r2, #3]
    57d0:	2b00      	cmp	r3, #0
    57d2:	d11e      	bne.n	5812 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    57d4:	7813      	ldrb	r3, [r2, #0]
    57d6:	2b80      	cmp	r3, #128	; 0x80
    57d8:	d004      	beq.n	57e4 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    57da:	061b      	lsls	r3, r3, #24
    57dc:	2480      	movs	r4, #128	; 0x80
    57de:	0264      	lsls	r4, r4, #9
    57e0:	4323      	orrs	r3, r4
    57e2:	e000      	b.n	57e6 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    57e4:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    57e6:	7854      	ldrb	r4, [r2, #1]
    57e8:	2502      	movs	r5, #2
    57ea:	43ac      	bics	r4, r5
    57ec:	d10a      	bne.n	5804 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    57ee:	7894      	ldrb	r4, [r2, #2]
    57f0:	2c00      	cmp	r4, #0
    57f2:	d103      	bne.n	57fc <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    57f4:	2480      	movs	r4, #128	; 0x80
    57f6:	02a4      	lsls	r4, r4, #10
    57f8:	4323      	orrs	r3, r4
    57fa:	e002      	b.n	5802 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    57fc:	24c0      	movs	r4, #192	; 0xc0
    57fe:	02e4      	lsls	r4, r4, #11
    5800:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    5802:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    5804:	7854      	ldrb	r4, [r2, #1]
    5806:	3c01      	subs	r4, #1
    5808:	2c01      	cmp	r4, #1
    580a:	d804      	bhi.n	5816 <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    580c:	4c11      	ldr	r4, [pc, #68]	; (5854 <_system_pinmux_config+0x88>)
    580e:	4023      	ands	r3, r4
    5810:	e001      	b.n	5816 <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    5812:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    5814:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    5816:	040d      	lsls	r5, r1, #16
    5818:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    581a:	24a0      	movs	r4, #160	; 0xa0
    581c:	05e4      	lsls	r4, r4, #23
    581e:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    5820:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    5822:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    5824:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    5826:	24d0      	movs	r4, #208	; 0xd0
    5828:	0624      	lsls	r4, r4, #24
    582a:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    582c:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    582e:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    5830:	78d4      	ldrb	r4, [r2, #3]
    5832:	2c00      	cmp	r4, #0
    5834:	d10c      	bne.n	5850 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    5836:	035c      	lsls	r4, r3, #13
    5838:	d505      	bpl.n	5846 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    583a:	7893      	ldrb	r3, [r2, #2]
    583c:	2b01      	cmp	r3, #1
    583e:	d101      	bne.n	5844 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    5840:	6181      	str	r1, [r0, #24]
    5842:	e000      	b.n	5846 <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    5844:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    5846:	7853      	ldrb	r3, [r2, #1]
    5848:	3b01      	subs	r3, #1
    584a:	2b01      	cmp	r3, #1
    584c:	d800      	bhi.n	5850 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    584e:	6081      	str	r1, [r0, #8]
		}
	}
}
    5850:	bd30      	pop	{r4, r5, pc}
    5852:	46c0      	nop			; (mov r8, r8)
    5854:	fffbffff 	.word	0xfffbffff

00005858 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    5858:	b508      	push	{r3, lr}
    585a:	1c03      	adds	r3, r0, #0
    585c:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    585e:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    5860:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    5862:	2900      	cmp	r1, #0
    5864:	d103      	bne.n	586e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    5866:	0958      	lsrs	r0, r3, #5
    5868:	01c0      	lsls	r0, r0, #7
    586a:	4905      	ldr	r1, [pc, #20]	; (5880 <system_pinmux_pin_set_config+0x28>)
    586c:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    586e:	211f      	movs	r1, #31
    5870:	400b      	ands	r3, r1
    5872:	2101      	movs	r1, #1
    5874:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    5876:	4b03      	ldr	r3, [pc, #12]	; (5884 <system_pinmux_pin_set_config+0x2c>)
    5878:	447b      	add	r3, pc
    587a:	4798      	blx	r3
}
    587c:	bd08      	pop	{r3, pc}
    587e:	46c0      	nop			; (mov r8, r8)
    5880:	41004400 	.word	0x41004400
    5884:	ffffff51 	.word	0xffffff51

00005888 <__gnu_thumb1_case_uqi>:
    5888:	b402      	push	{r1}
    588a:	4671      	mov	r1, lr
    588c:	0849      	lsrs	r1, r1, #1
    588e:	0049      	lsls	r1, r1, #1
    5890:	5c09      	ldrb	r1, [r1, r0]
    5892:	0049      	lsls	r1, r1, #1
    5894:	448e      	add	lr, r1
    5896:	bc02      	pop	{r1}
    5898:	4770      	bx	lr
    589a:	46c0      	nop			; (mov r8, r8)

0000589c <__udivsi3>:
    589c:	2900      	cmp	r1, #0
    589e:	d034      	beq.n	590a <.udivsi3_skip_div0_test+0x6a>

000058a0 <.udivsi3_skip_div0_test>:
    58a0:	2301      	movs	r3, #1
    58a2:	2200      	movs	r2, #0
    58a4:	b410      	push	{r4}
    58a6:	4288      	cmp	r0, r1
    58a8:	d32c      	bcc.n	5904 <.udivsi3_skip_div0_test+0x64>
    58aa:	2401      	movs	r4, #1
    58ac:	0724      	lsls	r4, r4, #28
    58ae:	42a1      	cmp	r1, r4
    58b0:	d204      	bcs.n	58bc <.udivsi3_skip_div0_test+0x1c>
    58b2:	4281      	cmp	r1, r0
    58b4:	d202      	bcs.n	58bc <.udivsi3_skip_div0_test+0x1c>
    58b6:	0109      	lsls	r1, r1, #4
    58b8:	011b      	lsls	r3, r3, #4
    58ba:	e7f8      	b.n	58ae <.udivsi3_skip_div0_test+0xe>
    58bc:	00e4      	lsls	r4, r4, #3
    58be:	42a1      	cmp	r1, r4
    58c0:	d204      	bcs.n	58cc <.udivsi3_skip_div0_test+0x2c>
    58c2:	4281      	cmp	r1, r0
    58c4:	d202      	bcs.n	58cc <.udivsi3_skip_div0_test+0x2c>
    58c6:	0049      	lsls	r1, r1, #1
    58c8:	005b      	lsls	r3, r3, #1
    58ca:	e7f8      	b.n	58be <.udivsi3_skip_div0_test+0x1e>
    58cc:	4288      	cmp	r0, r1
    58ce:	d301      	bcc.n	58d4 <.udivsi3_skip_div0_test+0x34>
    58d0:	1a40      	subs	r0, r0, r1
    58d2:	431a      	orrs	r2, r3
    58d4:	084c      	lsrs	r4, r1, #1
    58d6:	42a0      	cmp	r0, r4
    58d8:	d302      	bcc.n	58e0 <.udivsi3_skip_div0_test+0x40>
    58da:	1b00      	subs	r0, r0, r4
    58dc:	085c      	lsrs	r4, r3, #1
    58de:	4322      	orrs	r2, r4
    58e0:	088c      	lsrs	r4, r1, #2
    58e2:	42a0      	cmp	r0, r4
    58e4:	d302      	bcc.n	58ec <.udivsi3_skip_div0_test+0x4c>
    58e6:	1b00      	subs	r0, r0, r4
    58e8:	089c      	lsrs	r4, r3, #2
    58ea:	4322      	orrs	r2, r4
    58ec:	08cc      	lsrs	r4, r1, #3
    58ee:	42a0      	cmp	r0, r4
    58f0:	d302      	bcc.n	58f8 <.udivsi3_skip_div0_test+0x58>
    58f2:	1b00      	subs	r0, r0, r4
    58f4:	08dc      	lsrs	r4, r3, #3
    58f6:	4322      	orrs	r2, r4
    58f8:	2800      	cmp	r0, #0
    58fa:	d003      	beq.n	5904 <.udivsi3_skip_div0_test+0x64>
    58fc:	091b      	lsrs	r3, r3, #4
    58fe:	d001      	beq.n	5904 <.udivsi3_skip_div0_test+0x64>
    5900:	0909      	lsrs	r1, r1, #4
    5902:	e7e3      	b.n	58cc <.udivsi3_skip_div0_test+0x2c>
    5904:	1c10      	adds	r0, r2, #0
    5906:	bc10      	pop	{r4}
    5908:	4770      	bx	lr
    590a:	2800      	cmp	r0, #0
    590c:	d001      	beq.n	5912 <.udivsi3_skip_div0_test+0x72>
    590e:	2000      	movs	r0, #0
    5910:	43c0      	mvns	r0, r0
    5912:	b407      	push	{r0, r1, r2}
    5914:	4802      	ldr	r0, [pc, #8]	; (5920 <.udivsi3_skip_div0_test+0x80>)
    5916:	a102      	add	r1, pc, #8	; (adr r1, 5920 <.udivsi3_skip_div0_test+0x80>)
    5918:	1840      	adds	r0, r0, r1
    591a:	9002      	str	r0, [sp, #8]
    591c:	bd03      	pop	{r0, r1, pc}
    591e:	46c0      	nop			; (mov r8, r8)
    5920:	00000019 	.word	0x00000019

00005924 <__aeabi_uidivmod>:
    5924:	2900      	cmp	r1, #0
    5926:	d0f0      	beq.n	590a <.udivsi3_skip_div0_test+0x6a>
    5928:	b503      	push	{r0, r1, lr}
    592a:	f7ff ffb9 	bl	58a0 <.udivsi3_skip_div0_test>
    592e:	bc0e      	pop	{r1, r2, r3}
    5930:	4342      	muls	r2, r0
    5932:	1a89      	subs	r1, r1, r2
    5934:	4718      	bx	r3
    5936:	46c0      	nop			; (mov r8, r8)

00005938 <__aeabi_idiv0>:
    5938:	4770      	bx	lr
    593a:	46c0      	nop			; (mov r8, r8)

0000593c <__muldi3>:
    593c:	469c      	mov	ip, r3
    593e:	0403      	lsls	r3, r0, #16
    5940:	b5f0      	push	{r4, r5, r6, r7, lr}
    5942:	0c1b      	lsrs	r3, r3, #16
    5944:	0417      	lsls	r7, r2, #16
    5946:	0c3f      	lsrs	r7, r7, #16
    5948:	0c15      	lsrs	r5, r2, #16
    594a:	1c1e      	adds	r6, r3, #0
    594c:	1c04      	adds	r4, r0, #0
    594e:	0c00      	lsrs	r0, r0, #16
    5950:	437e      	muls	r6, r7
    5952:	436b      	muls	r3, r5
    5954:	4347      	muls	r7, r0
    5956:	4345      	muls	r5, r0
    5958:	18fb      	adds	r3, r7, r3
    595a:	0c30      	lsrs	r0, r6, #16
    595c:	1818      	adds	r0, r3, r0
    595e:	4287      	cmp	r7, r0
    5960:	d902      	bls.n	5968 <__muldi3+0x2c>
    5962:	2380      	movs	r3, #128	; 0x80
    5964:	025b      	lsls	r3, r3, #9
    5966:	18ed      	adds	r5, r5, r3
    5968:	0c03      	lsrs	r3, r0, #16
    596a:	18ed      	adds	r5, r5, r3
    596c:	4663      	mov	r3, ip
    596e:	435c      	muls	r4, r3
    5970:	434a      	muls	r2, r1
    5972:	0436      	lsls	r6, r6, #16
    5974:	0c36      	lsrs	r6, r6, #16
    5976:	18a1      	adds	r1, r4, r2
    5978:	0400      	lsls	r0, r0, #16
    597a:	1980      	adds	r0, r0, r6
    597c:	1949      	adds	r1, r1, r5
    597e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005980 <__libc_init_array>:
    5980:	b570      	push	{r4, r5, r6, lr}
    5982:	4e0d      	ldr	r6, [pc, #52]	; (59b8 <__libc_init_array+0x38>)
    5984:	4d0d      	ldr	r5, [pc, #52]	; (59bc <__libc_init_array+0x3c>)
    5986:	2400      	movs	r4, #0
    5988:	1bad      	subs	r5, r5, r6
    598a:	10ad      	asrs	r5, r5, #2
    598c:	d005      	beq.n	599a <__libc_init_array+0x1a>
    598e:	00a3      	lsls	r3, r4, #2
    5990:	58f3      	ldr	r3, [r6, r3]
    5992:	3401      	adds	r4, #1
    5994:	4798      	blx	r3
    5996:	42a5      	cmp	r5, r4
    5998:	d1f9      	bne.n	598e <__libc_init_array+0xe>
    599a:	f001 f9b1 	bl	6d00 <_init>
    599e:	4e08      	ldr	r6, [pc, #32]	; (59c0 <__libc_init_array+0x40>)
    59a0:	4d08      	ldr	r5, [pc, #32]	; (59c4 <__libc_init_array+0x44>)
    59a2:	2400      	movs	r4, #0
    59a4:	1bad      	subs	r5, r5, r6
    59a6:	10ad      	asrs	r5, r5, #2
    59a8:	d005      	beq.n	59b6 <__libc_init_array+0x36>
    59aa:	00a3      	lsls	r3, r4, #2
    59ac:	58f3      	ldr	r3, [r6, r3]
    59ae:	3401      	adds	r4, #1
    59b0:	4798      	blx	r3
    59b2:	42a5      	cmp	r5, r4
    59b4:	d1f9      	bne.n	59aa <__libc_init_array+0x2a>
    59b6:	bd70      	pop	{r4, r5, r6, pc}
    59b8:	00006d0c 	.word	0x00006d0c
    59bc:	00006d0c 	.word	0x00006d0c
    59c0:	00006d0c 	.word	0x00006d0c
    59c4:	00006d14 	.word	0x00006d14

000059c8 <memcpy>:
    59c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    59ca:	2a0f      	cmp	r2, #15
    59cc:	d935      	bls.n	5a3a <memcpy+0x72>
    59ce:	1c03      	adds	r3, r0, #0
    59d0:	430b      	orrs	r3, r1
    59d2:	079c      	lsls	r4, r3, #30
    59d4:	d135      	bne.n	5a42 <memcpy+0x7a>
    59d6:	1c16      	adds	r6, r2, #0
    59d8:	3e10      	subs	r6, #16
    59da:	0936      	lsrs	r6, r6, #4
    59dc:	0135      	lsls	r5, r6, #4
    59de:	1945      	adds	r5, r0, r5
    59e0:	3510      	adds	r5, #16
    59e2:	1c0c      	adds	r4, r1, #0
    59e4:	1c03      	adds	r3, r0, #0
    59e6:	6827      	ldr	r7, [r4, #0]
    59e8:	601f      	str	r7, [r3, #0]
    59ea:	6867      	ldr	r7, [r4, #4]
    59ec:	605f      	str	r7, [r3, #4]
    59ee:	68a7      	ldr	r7, [r4, #8]
    59f0:	609f      	str	r7, [r3, #8]
    59f2:	68e7      	ldr	r7, [r4, #12]
    59f4:	3410      	adds	r4, #16
    59f6:	60df      	str	r7, [r3, #12]
    59f8:	3310      	adds	r3, #16
    59fa:	42ab      	cmp	r3, r5
    59fc:	d1f3      	bne.n	59e6 <memcpy+0x1e>
    59fe:	1c73      	adds	r3, r6, #1
    5a00:	011b      	lsls	r3, r3, #4
    5a02:	18c5      	adds	r5, r0, r3
    5a04:	18c9      	adds	r1, r1, r3
    5a06:	230f      	movs	r3, #15
    5a08:	4013      	ands	r3, r2
    5a0a:	2b03      	cmp	r3, #3
    5a0c:	d91b      	bls.n	5a46 <memcpy+0x7e>
    5a0e:	1f1c      	subs	r4, r3, #4
    5a10:	08a4      	lsrs	r4, r4, #2
    5a12:	3401      	adds	r4, #1
    5a14:	00a4      	lsls	r4, r4, #2
    5a16:	2300      	movs	r3, #0
    5a18:	58ce      	ldr	r6, [r1, r3]
    5a1a:	50ee      	str	r6, [r5, r3]
    5a1c:	3304      	adds	r3, #4
    5a1e:	42a3      	cmp	r3, r4
    5a20:	d1fa      	bne.n	5a18 <memcpy+0x50>
    5a22:	18ed      	adds	r5, r5, r3
    5a24:	18c9      	adds	r1, r1, r3
    5a26:	2303      	movs	r3, #3
    5a28:	401a      	ands	r2, r3
    5a2a:	d005      	beq.n	5a38 <memcpy+0x70>
    5a2c:	2300      	movs	r3, #0
    5a2e:	5ccc      	ldrb	r4, [r1, r3]
    5a30:	54ec      	strb	r4, [r5, r3]
    5a32:	3301      	adds	r3, #1
    5a34:	4293      	cmp	r3, r2
    5a36:	d1fa      	bne.n	5a2e <memcpy+0x66>
    5a38:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5a3a:	1c05      	adds	r5, r0, #0
    5a3c:	2a00      	cmp	r2, #0
    5a3e:	d1f5      	bne.n	5a2c <memcpy+0x64>
    5a40:	e7fa      	b.n	5a38 <memcpy+0x70>
    5a42:	1c05      	adds	r5, r0, #0
    5a44:	e7f2      	b.n	5a2c <memcpy+0x64>
    5a46:	1c1a      	adds	r2, r3, #0
    5a48:	e7f8      	b.n	5a3c <memcpy+0x74>
    5a4a:	46c0      	nop			; (mov r8, r8)

00005a4c <memset>:
    5a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5a4e:	0783      	lsls	r3, r0, #30
    5a50:	d046      	beq.n	5ae0 <memset+0x94>
    5a52:	1e54      	subs	r4, r2, #1
    5a54:	2a00      	cmp	r2, #0
    5a56:	d042      	beq.n	5ade <memset+0x92>
    5a58:	b2ce      	uxtb	r6, r1
    5a5a:	1c03      	adds	r3, r0, #0
    5a5c:	2503      	movs	r5, #3
    5a5e:	e003      	b.n	5a68 <memset+0x1c>
    5a60:	1e62      	subs	r2, r4, #1
    5a62:	2c00      	cmp	r4, #0
    5a64:	d03b      	beq.n	5ade <memset+0x92>
    5a66:	1c14      	adds	r4, r2, #0
    5a68:	3301      	adds	r3, #1
    5a6a:	1e5a      	subs	r2, r3, #1
    5a6c:	7016      	strb	r6, [r2, #0]
    5a6e:	422b      	tst	r3, r5
    5a70:	d1f6      	bne.n	5a60 <memset+0x14>
    5a72:	2c03      	cmp	r4, #3
    5a74:	d92b      	bls.n	5ace <memset+0x82>
    5a76:	25ff      	movs	r5, #255	; 0xff
    5a78:	400d      	ands	r5, r1
    5a7a:	022a      	lsls	r2, r5, #8
    5a7c:	4315      	orrs	r5, r2
    5a7e:	042a      	lsls	r2, r5, #16
    5a80:	4315      	orrs	r5, r2
    5a82:	2c0f      	cmp	r4, #15
    5a84:	d915      	bls.n	5ab2 <memset+0x66>
    5a86:	1c27      	adds	r7, r4, #0
    5a88:	3f10      	subs	r7, #16
    5a8a:	093f      	lsrs	r7, r7, #4
    5a8c:	1c1e      	adds	r6, r3, #0
    5a8e:	013a      	lsls	r2, r7, #4
    5a90:	3610      	adds	r6, #16
    5a92:	18b6      	adds	r6, r6, r2
    5a94:	1c1a      	adds	r2, r3, #0
    5a96:	6015      	str	r5, [r2, #0]
    5a98:	6055      	str	r5, [r2, #4]
    5a9a:	6095      	str	r5, [r2, #8]
    5a9c:	60d5      	str	r5, [r2, #12]
    5a9e:	3210      	adds	r2, #16
    5aa0:	42b2      	cmp	r2, r6
    5aa2:	d1f8      	bne.n	5a96 <memset+0x4a>
    5aa4:	3701      	adds	r7, #1
    5aa6:	013f      	lsls	r7, r7, #4
    5aa8:	220f      	movs	r2, #15
    5aaa:	19db      	adds	r3, r3, r7
    5aac:	4014      	ands	r4, r2
    5aae:	2c03      	cmp	r4, #3
    5ab0:	d90d      	bls.n	5ace <memset+0x82>
    5ab2:	1f27      	subs	r7, r4, #4
    5ab4:	08bf      	lsrs	r7, r7, #2
    5ab6:	00ba      	lsls	r2, r7, #2
    5ab8:	1d1e      	adds	r6, r3, #4
    5aba:	18b6      	adds	r6, r6, r2
    5abc:	1c1a      	adds	r2, r3, #0
    5abe:	c220      	stmia	r2!, {r5}
    5ac0:	42b2      	cmp	r2, r6
    5ac2:	d1fc      	bne.n	5abe <memset+0x72>
    5ac4:	3701      	adds	r7, #1
    5ac6:	00bf      	lsls	r7, r7, #2
    5ac8:	2203      	movs	r2, #3
    5aca:	19db      	adds	r3, r3, r7
    5acc:	4014      	ands	r4, r2
    5ace:	2c00      	cmp	r4, #0
    5ad0:	d005      	beq.n	5ade <memset+0x92>
    5ad2:	191c      	adds	r4, r3, r4
    5ad4:	b2c9      	uxtb	r1, r1
    5ad6:	7019      	strb	r1, [r3, #0]
    5ad8:	3301      	adds	r3, #1
    5ada:	42a3      	cmp	r3, r4
    5adc:	d1fb      	bne.n	5ad6 <memset+0x8a>
    5ade:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5ae0:	1c14      	adds	r4, r2, #0
    5ae2:	1c03      	adds	r3, r0, #0
    5ae4:	e7c5      	b.n	5a72 <memset+0x26>
    5ae6:	46c0      	nop			; (mov r8, r8)

00005ae8 <strncmp>:
    5ae8:	b570      	push	{r4, r5, r6, lr}
    5aea:	1c05      	adds	r5, r0, #0
    5aec:	2000      	movs	r0, #0
    5aee:	2a00      	cmp	r2, #0
    5af0:	d02c      	beq.n	5b4c <strncmp+0x64>
    5af2:	1c2b      	adds	r3, r5, #0
    5af4:	430b      	orrs	r3, r1
    5af6:	079c      	lsls	r4, r3, #30
    5af8:	d129      	bne.n	5b4e <strncmp+0x66>
    5afa:	2a03      	cmp	r2, #3
    5afc:	d927      	bls.n	5b4e <strncmp+0x66>
    5afe:	682c      	ldr	r4, [r5, #0]
    5b00:	680e      	ldr	r6, [r1, #0]
    5b02:	42b4      	cmp	r4, r6
    5b04:	d123      	bne.n	5b4e <strncmp+0x66>
    5b06:	1f13      	subs	r3, r2, #4
    5b08:	2b00      	cmp	r3, #0
    5b0a:	d01f      	beq.n	5b4c <strncmp+0x64>
    5b0c:	4e22      	ldr	r6, [pc, #136]	; (5b98 <strncmp+0xb0>)
    5b0e:	19a2      	adds	r2, r4, r6
    5b10:	4e22      	ldr	r6, [pc, #136]	; (5b9c <strncmp+0xb4>)
    5b12:	43a2      	bics	r2, r4
    5b14:	4232      	tst	r2, r6
    5b16:	d00e      	beq.n	5b36 <strncmp+0x4e>
    5b18:	e018      	b.n	5b4c <strncmp+0x64>
    5b1a:	686a      	ldr	r2, [r5, #4]
    5b1c:	6849      	ldr	r1, [r1, #4]
    5b1e:	428a      	cmp	r2, r1
    5b20:	d12e      	bne.n	5b80 <strncmp+0x98>
    5b22:	3b04      	subs	r3, #4
    5b24:	2b00      	cmp	r3, #0
    5b26:	d010      	beq.n	5b4a <strncmp+0x62>
    5b28:	4d1b      	ldr	r5, [pc, #108]	; (5b98 <strncmp+0xb0>)
    5b2a:	1951      	adds	r1, r2, r5
    5b2c:	4391      	bics	r1, r2
    5b2e:	4231      	tst	r1, r6
    5b30:	d10b      	bne.n	5b4a <strncmp+0x62>
    5b32:	1c21      	adds	r1, r4, #0
    5b34:	1c05      	adds	r5, r0, #0
    5b36:	1d28      	adds	r0, r5, #4
    5b38:	1d0c      	adds	r4, r1, #4
    5b3a:	2b03      	cmp	r3, #3
    5b3c:	d8ed      	bhi.n	5b1a <strncmp+0x32>
    5b3e:	1e5a      	subs	r2, r3, #1
    5b40:	2b00      	cmp	r3, #0
    5b42:	d021      	beq.n	5b88 <strncmp+0xa0>
    5b44:	1c21      	adds	r1, r4, #0
    5b46:	1c05      	adds	r5, r0, #0
    5b48:	e002      	b.n	5b50 <strncmp+0x68>
    5b4a:	2000      	movs	r0, #0
    5b4c:	bd70      	pop	{r4, r5, r6, pc}
    5b4e:	3a01      	subs	r2, #1
    5b50:	782c      	ldrb	r4, [r5, #0]
    5b52:	7808      	ldrb	r0, [r1, #0]
    5b54:	4284      	cmp	r4, r0
    5b56:	d11b      	bne.n	5b90 <strncmp+0xa8>
    5b58:	2a00      	cmp	r2, #0
    5b5a:	d0f6      	beq.n	5b4a <strncmp+0x62>
    5b5c:	2c00      	cmp	r4, #0
    5b5e:	d0f4      	beq.n	5b4a <strncmp+0x62>
    5b60:	1c6b      	adds	r3, r5, #1
    5b62:	3101      	adds	r1, #1
    5b64:	18ad      	adds	r5, r5, r2
    5b66:	e005      	b.n	5b74 <strncmp+0x8c>
    5b68:	42ab      	cmp	r3, r5
    5b6a:	d0ee      	beq.n	5b4a <strncmp+0x62>
    5b6c:	2c00      	cmp	r4, #0
    5b6e:	d0ec      	beq.n	5b4a <strncmp+0x62>
    5b70:	3301      	adds	r3, #1
    5b72:	3101      	adds	r1, #1
    5b74:	781c      	ldrb	r4, [r3, #0]
    5b76:	780a      	ldrb	r2, [r1, #0]
    5b78:	4294      	cmp	r4, r2
    5b7a:	d0f5      	beq.n	5b68 <strncmp+0x80>
    5b7c:	1aa0      	subs	r0, r4, r2
    5b7e:	e7e5      	b.n	5b4c <strncmp+0x64>
    5b80:	1e5a      	subs	r2, r3, #1
    5b82:	1c21      	adds	r1, r4, #0
    5b84:	1c05      	adds	r5, r0, #0
    5b86:	e7e3      	b.n	5b50 <strncmp+0x68>
    5b88:	792c      	ldrb	r4, [r5, #4]
    5b8a:	790a      	ldrb	r2, [r1, #4]
    5b8c:	1aa0      	subs	r0, r4, r2
    5b8e:	e7dd      	b.n	5b4c <strncmp+0x64>
    5b90:	1c02      	adds	r2, r0, #0
    5b92:	1aa0      	subs	r0, r4, r2
    5b94:	e7da      	b.n	5b4c <strncmp+0x64>
    5b96:	46c0      	nop			; (mov r8, r8)
    5b98:	fefefeff 	.word	0xfefefeff
    5b9c:	80808080 	.word	0x80808080

00005ba0 <strncpy>:
    5ba0:	1c03      	adds	r3, r0, #0
    5ba2:	430b      	orrs	r3, r1
    5ba4:	b5f0      	push	{r4, r5, r6, r7, lr}
    5ba6:	1c04      	adds	r4, r0, #0
    5ba8:	079d      	lsls	r5, r3, #30
    5baa:	d101      	bne.n	5bb0 <strncpy+0x10>
    5bac:	2a03      	cmp	r2, #3
    5bae:	d815      	bhi.n	5bdc <strncpy+0x3c>
    5bb0:	2a00      	cmp	r2, #0
    5bb2:	d012      	beq.n	5bda <strncpy+0x3a>
    5bb4:	780d      	ldrb	r5, [r1, #0]
    5bb6:	3a01      	subs	r2, #1
    5bb8:	1c63      	adds	r3, r4, #1
    5bba:	1c4e      	adds	r6, r1, #1
    5bbc:	7025      	strb	r5, [r4, #0]
    5bbe:	2d00      	cmp	r5, #0
    5bc0:	d01b      	beq.n	5bfa <strncpy+0x5a>
    5bc2:	1c31      	adds	r1, r6, #0
    5bc4:	e007      	b.n	5bd6 <strncpy+0x36>
    5bc6:	780c      	ldrb	r4, [r1, #0]
    5bc8:	3301      	adds	r3, #1
    5bca:	1e5d      	subs	r5, r3, #1
    5bcc:	3a01      	subs	r2, #1
    5bce:	702c      	strb	r4, [r5, #0]
    5bd0:	3101      	adds	r1, #1
    5bd2:	2c00      	cmp	r4, #0
    5bd4:	d011      	beq.n	5bfa <strncpy+0x5a>
    5bd6:	2a00      	cmp	r2, #0
    5bd8:	d1f5      	bne.n	5bc6 <strncpy+0x26>
    5bda:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5bdc:	4e0b      	ldr	r6, [pc, #44]	; (5c0c <strncpy+0x6c>)
    5bde:	680b      	ldr	r3, [r1, #0]
    5be0:	4f0b      	ldr	r7, [pc, #44]	; (5c10 <strncpy+0x70>)
    5be2:	19dd      	adds	r5, r3, r7
    5be4:	439d      	bics	r5, r3
    5be6:	4235      	tst	r5, r6
    5be8:	d1e2      	bne.n	5bb0 <strncpy+0x10>
    5bea:	3404      	adds	r4, #4
    5bec:	1f25      	subs	r5, r4, #4
    5bee:	3a04      	subs	r2, #4
    5bf0:	3104      	adds	r1, #4
    5bf2:	602b      	str	r3, [r5, #0]
    5bf4:	2a03      	cmp	r2, #3
    5bf6:	d8f2      	bhi.n	5bde <strncpy+0x3e>
    5bf8:	e7da      	b.n	5bb0 <strncpy+0x10>
    5bfa:	189c      	adds	r4, r3, r2
    5bfc:	2100      	movs	r1, #0
    5bfe:	2a00      	cmp	r2, #0
    5c00:	d0eb      	beq.n	5bda <strncpy+0x3a>
    5c02:	7019      	strb	r1, [r3, #0]
    5c04:	3301      	adds	r3, #1
    5c06:	42a3      	cmp	r3, r4
    5c08:	d1fb      	bne.n	5c02 <strncpy+0x62>
    5c0a:	e7e6      	b.n	5bda <strncpy+0x3a>
    5c0c:	80808080 	.word	0x80808080
    5c10:	fefefeff 	.word	0xfefefeff

00005c14 <register_fini>:
    5c14:	b508      	push	{r3, lr}
    5c16:	4b03      	ldr	r3, [pc, #12]	; (5c24 <register_fini+0x10>)
    5c18:	2b00      	cmp	r3, #0
    5c1a:	d002      	beq.n	5c22 <register_fini+0xe>
    5c1c:	4802      	ldr	r0, [pc, #8]	; (5c28 <register_fini+0x14>)
    5c1e:	f000 f805 	bl	5c2c <atexit>
    5c22:	bd08      	pop	{r3, pc}
    5c24:	00000000 	.word	0x00000000
    5c28:	00005c3d 	.word	0x00005c3d

00005c2c <atexit>:
    5c2c:	b508      	push	{r3, lr}
    5c2e:	1c01      	adds	r1, r0, #0
    5c30:	2200      	movs	r2, #0
    5c32:	2000      	movs	r0, #0
    5c34:	2300      	movs	r3, #0
    5c36:	f000 f819 	bl	5c6c <__register_exitproc>
    5c3a:	bd08      	pop	{r3, pc}

00005c3c <__libc_fini_array>:
    5c3c:	b538      	push	{r3, r4, r5, lr}
    5c3e:	4b09      	ldr	r3, [pc, #36]	; (5c64 <__libc_fini_array+0x28>)
    5c40:	4d09      	ldr	r5, [pc, #36]	; (5c68 <__libc_fini_array+0x2c>)
    5c42:	1aed      	subs	r5, r5, r3
    5c44:	10ad      	asrs	r5, r5, #2
    5c46:	d009      	beq.n	5c5c <__libc_fini_array+0x20>
    5c48:	3d01      	subs	r5, #1
    5c4a:	00ac      	lsls	r4, r5, #2
    5c4c:	18e4      	adds	r4, r4, r3
    5c4e:	e000      	b.n	5c52 <__libc_fini_array+0x16>
    5c50:	3d01      	subs	r5, #1
    5c52:	6823      	ldr	r3, [r4, #0]
    5c54:	4798      	blx	r3
    5c56:	3c04      	subs	r4, #4
    5c58:	2d00      	cmp	r5, #0
    5c5a:	d1f9      	bne.n	5c50 <__libc_fini_array+0x14>
    5c5c:	f001 f85a 	bl	6d14 <_fini>
    5c60:	bd38      	pop	{r3, r4, r5, pc}
    5c62:	46c0      	nop			; (mov r8, r8)
    5c64:	00006d20 	.word	0x00006d20
    5c68:	00006d24 	.word	0x00006d24

00005c6c <__register_exitproc>:
    5c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5c6e:	464f      	mov	r7, r9
    5c70:	4646      	mov	r6, r8
    5c72:	b4c0      	push	{r6, r7}
    5c74:	4698      	mov	r8, r3
    5c76:	4b2b      	ldr	r3, [pc, #172]	; (5d24 <__register_exitproc+0xb8>)
    5c78:	25a4      	movs	r5, #164	; 0xa4
    5c7a:	681b      	ldr	r3, [r3, #0]
    5c7c:	006d      	lsls	r5, r5, #1
    5c7e:	595c      	ldr	r4, [r3, r5]
    5c80:	b083      	sub	sp, #12
    5c82:	1c06      	adds	r6, r0, #0
    5c84:	1c0f      	adds	r7, r1, #0
    5c86:	4691      	mov	r9, r2
    5c88:	9301      	str	r3, [sp, #4]
    5c8a:	2c00      	cmp	r4, #0
    5c8c:	d044      	beq.n	5d18 <__register_exitproc+0xac>
    5c8e:	6865      	ldr	r5, [r4, #4]
    5c90:	2d1f      	cmp	r5, #31
    5c92:	dd1a      	ble.n	5cca <__register_exitproc+0x5e>
    5c94:	4b24      	ldr	r3, [pc, #144]	; (5d28 <__register_exitproc+0xbc>)
    5c96:	2b00      	cmp	r3, #0
    5c98:	d102      	bne.n	5ca0 <__register_exitproc+0x34>
    5c9a:	2001      	movs	r0, #1
    5c9c:	4240      	negs	r0, r0
    5c9e:	e01c      	b.n	5cda <__register_exitproc+0x6e>
    5ca0:	20c8      	movs	r0, #200	; 0xc8
    5ca2:	0040      	lsls	r0, r0, #1
    5ca4:	e000      	b.n	5ca8 <__register_exitproc+0x3c>
    5ca6:	bf00      	nop
    5ca8:	1e04      	subs	r4, r0, #0
    5caa:	d0f6      	beq.n	5c9a <__register_exitproc+0x2e>
    5cac:	2500      	movs	r5, #0
    5cae:	6045      	str	r5, [r0, #4]
    5cb0:	23a4      	movs	r3, #164	; 0xa4
    5cb2:	9801      	ldr	r0, [sp, #4]
    5cb4:	005b      	lsls	r3, r3, #1
    5cb6:	58c0      	ldr	r0, [r0, r3]
    5cb8:	9901      	ldr	r1, [sp, #4]
    5cba:	6020      	str	r0, [r4, #0]
    5cbc:	50cc      	str	r4, [r1, r3]
    5cbe:	23c4      	movs	r3, #196	; 0xc4
    5cc0:	005b      	lsls	r3, r3, #1
    5cc2:	50e5      	str	r5, [r4, r3]
    5cc4:	23c6      	movs	r3, #198	; 0xc6
    5cc6:	005b      	lsls	r3, r3, #1
    5cc8:	50e5      	str	r5, [r4, r3]
    5cca:	2e00      	cmp	r6, #0
    5ccc:	d10a      	bne.n	5ce4 <__register_exitproc+0x78>
    5cce:	1c6b      	adds	r3, r5, #1
    5cd0:	3502      	adds	r5, #2
    5cd2:	00ad      	lsls	r5, r5, #2
    5cd4:	6063      	str	r3, [r4, #4]
    5cd6:	2000      	movs	r0, #0
    5cd8:	512f      	str	r7, [r5, r4]
    5cda:	b003      	add	sp, #12
    5cdc:	bc0c      	pop	{r2, r3}
    5cde:	4690      	mov	r8, r2
    5ce0:	4699      	mov	r9, r3
    5ce2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5ce4:	00ab      	lsls	r3, r5, #2
    5ce6:	18e3      	adds	r3, r4, r3
    5ce8:	2288      	movs	r2, #136	; 0x88
    5cea:	4648      	mov	r0, r9
    5cec:	5098      	str	r0, [r3, r2]
    5cee:	20c4      	movs	r0, #196	; 0xc4
    5cf0:	0040      	lsls	r0, r0, #1
    5cf2:	1822      	adds	r2, r4, r0
    5cf4:	6810      	ldr	r0, [r2, #0]
    5cf6:	2101      	movs	r1, #1
    5cf8:	40a9      	lsls	r1, r5
    5cfa:	4308      	orrs	r0, r1
    5cfc:	6010      	str	r0, [r2, #0]
    5cfe:	2284      	movs	r2, #132	; 0x84
    5d00:	0052      	lsls	r2, r2, #1
    5d02:	4640      	mov	r0, r8
    5d04:	5098      	str	r0, [r3, r2]
    5d06:	2e02      	cmp	r6, #2
    5d08:	d1e1      	bne.n	5cce <__register_exitproc+0x62>
    5d0a:	22c6      	movs	r2, #198	; 0xc6
    5d0c:	0052      	lsls	r2, r2, #1
    5d0e:	18a3      	adds	r3, r4, r2
    5d10:	6818      	ldr	r0, [r3, #0]
    5d12:	4301      	orrs	r1, r0
    5d14:	6019      	str	r1, [r3, #0]
    5d16:	e7da      	b.n	5cce <__register_exitproc+0x62>
    5d18:	1c1c      	adds	r4, r3, #0
    5d1a:	344d      	adds	r4, #77	; 0x4d
    5d1c:	34ff      	adds	r4, #255	; 0xff
    5d1e:	515c      	str	r4, [r3, r5]
    5d20:	e7b5      	b.n	5c8e <__register_exitproc+0x22>
    5d22:	46c0      	nop			; (mov r8, r8)
    5d24:	00006cfc 	.word	0x00006cfc
    5d28:	00000000 	.word	0x00000000
    5d2c:	41447249 	.word	0x41447249
    5d30:	00000000 	.word	0x00000000
    5d34:	676e6950 	.word	0x676e6950
    5d38:	00000000 	.word	0x00000000
    5d3c:	636e7953 	.word	0x636e7953
    5d40:	00000000 	.word	0x00000000
    5d44:	42000800 	.word	0x42000800
    5d48:	42000c00 	.word	0x42000c00
    5d4c:	42001000 	.word	0x42001000
    5d50:	42001400 	.word	0x42001400
    5d54:	0c0b0a09 	.word	0x0c0b0a09
    5d58:	43415254 	.word	0x43415254
    5d5c:	53415f45 	.word	0x53415f45
    5d60:	54524553 	.word	0x54524553
    5d64:	5476203a 	.word	0x5476203a
    5d68:	65636172 	.word	0x65636172
    5d6c:	6f727245 	.word	0x6f727245
    5d70:	6d203a72 	.word	0x6d203a72
    5d74:	3d206773 	.word	0x3d206773
    5d78:	554e203d 	.word	0x554e203d
    5d7c:	00004c4c 	.word	0x00004c4c
    5d80:	43415254 	.word	0x43415254
    5d84:	53415f45 	.word	0x53415f45
    5d88:	54524553 	.word	0x54524553
    5d8c:	5476203a 	.word	0x5476203a
    5d90:	65636172 	.word	0x65636172
    5d94:	6f727245 	.word	0x6f727245
    5d98:	52203a72 	.word	0x52203a72
    5d9c:	726f6365 	.word	0x726f6365
    5da0:	44726564 	.word	0x44726564
    5da4:	50617461 	.word	0x50617461
    5da8:	3d207274 	.word	0x3d207274
    5dac:	554e203d 	.word	0x554e203d
    5db0:	00004c4c 	.word	0x00004c4c
    5db4:	63617254 	.word	0x63617254
    5db8:	65522065 	.word	0x65522065
    5dbc:	64726f63 	.word	0x64726f63
    5dc0:	44207265 	.word	0x44207265
    5dc4:	006f6d65 	.word	0x006f6d65
    5dc8:	63617254 	.word	0x63617254
    5dcc:	74732065 	.word	0x74732065
    5dd0:	20747261 	.word	0x20747261
    5dd4:	6b72616d 	.word	0x6b72616d
    5dd8:	20737265 	.word	0x20737265
    5ddc:	65726c61 	.word	0x65726c61
    5de0:	20796461 	.word	0x20796461
    5de4:	74696e69 	.word	0x74696e69
    5de8:	696c6169 	.word	0x696c6169
    5dec:	2164657a 	.word	0x2164657a
    5df0:	00000000 	.word	0x00000000
    5df4:	65747441 	.word	0x65747441
    5df8:	2074706d 	.word	0x2074706d
    5dfc:	69206f74 	.word	0x69206f74
    5e00:	7865646e 	.word	0x7865646e
    5e04:	74756f20 	.word	0x74756f20
    5e08:	65646973 	.word	0x65646973
    5e0c:	65766520 	.word	0x65766520
    5e10:	6220746e 	.word	0x6220746e
    5e14:	65666675 	.word	0x65666675
    5e18:	00002172 	.word	0x00002172
    5e1c:	43415254 	.word	0x43415254
    5e20:	53415f45 	.word	0x53415f45
    5e24:	54524553 	.word	0x54524553
    5e28:	6975203a 	.word	0x6975203a
    5e2c:	65646e49 	.word	0x65646e49
    5e30:	4f664f78 	.word	0x4f664f78
    5e34:	63656a62 	.word	0x63656a62
    5e38:	49203a74 	.word	0x49203a74
    5e3c:	6c61766e 	.word	0x6c61766e
    5e40:	76206469 	.word	0x76206469
    5e44:	65756c61 	.word	0x65756c61
    5e48:	726f6620 	.word	0x726f6620
    5e4c:	6a626f20 	.word	0x6a626f20
    5e50:	63746365 	.word	0x63746365
    5e54:	7373616c 	.word	0x7373616c
    5e58:	00000000 	.word	0x00000000
    5e5c:	43415254 	.word	0x43415254
    5e60:	53415f45 	.word	0x53415f45
    5e64:	54524553 	.word	0x54524553
    5e68:	6975203a 	.word	0x6975203a
    5e6c:	65646e49 	.word	0x65646e49
    5e70:	4f664f78 	.word	0x4f664f78
    5e74:	63656a62 	.word	0x63656a62
    5e78:	49203a74 	.word	0x49203a74
    5e7c:	6c61766e 	.word	0x6c61766e
    5e80:	76206469 	.word	0x76206469
    5e84:	65756c61 	.word	0x65756c61
    5e88:	726f6620 	.word	0x726f6620
    5e8c:	6a626f20 	.word	0x6a626f20
    5e90:	68746365 	.word	0x68746365
    5e94:	6c646e61 	.word	0x6c646e61
    5e98:	00000065 	.word	0x00000065
    5e9c:	43415254 	.word	0x43415254
    5ea0:	53415f45 	.word	0x53415f45
    5ea4:	54524553 	.word	0x54524553
    5ea8:	5478203a 	.word	0x5478203a
    5eac:	65636172 	.word	0x65636172
    5eb0:	4f746547 	.word	0x4f746547
    5eb4:	63656a62 	.word	0x63656a62
    5eb8:	6e614874 	.word	0x6e614874
    5ebc:	3a656c64 	.word	0x3a656c64
    5ec0:	766e4920 	.word	0x766e4920
    5ec4:	64696c61 	.word	0x64696c61
    5ec8:	6c617620 	.word	0x6c617620
    5ecc:	66206575 	.word	0x66206575
    5ed0:	6f20726f 	.word	0x6f20726f
    5ed4:	63656a62 	.word	0x63656a62
    5ed8:	616c6374 	.word	0x616c6374
    5edc:	00007373 	.word	0x00007373
    5ee0:	43415254 	.word	0x43415254
    5ee4:	53415f45 	.word	0x53415f45
    5ee8:	54524553 	.word	0x54524553
    5eec:	5476203a 	.word	0x5476203a
    5ef0:	65636172 	.word	0x65636172
    5ef4:	65657246 	.word	0x65657246
    5ef8:	656a624f 	.word	0x656a624f
    5efc:	61487463 	.word	0x61487463
    5f00:	656c646e 	.word	0x656c646e
    5f04:	6e49203a 	.word	0x6e49203a
    5f08:	696c6176 	.word	0x696c6176
    5f0c:	61762064 	.word	0x61762064
    5f10:	2065756c 	.word	0x2065756c
    5f14:	20726f66 	.word	0x20726f66
    5f18:	656a626f 	.word	0x656a626f
    5f1c:	6c637463 	.word	0x6c637463
    5f20:	00737361 	.word	0x00737361
    5f24:	43415254 	.word	0x43415254
    5f28:	53415f45 	.word	0x53415f45
    5f2c:	54524553 	.word	0x54524553
    5f30:	5476203a 	.word	0x5476203a
    5f34:	65636172 	.word	0x65636172
    5f38:	65657246 	.word	0x65657246
    5f3c:	656a624f 	.word	0x656a624f
    5f40:	61487463 	.word	0x61487463
    5f44:	656c646e 	.word	0x656c646e
    5f48:	6e49203a 	.word	0x6e49203a
    5f4c:	696c6176 	.word	0x696c6176
    5f50:	61762064 	.word	0x61762064
    5f54:	2065756c 	.word	0x2065756c
    5f58:	20726f66 	.word	0x20726f66
    5f5c:	646e6168 	.word	0x646e6168
    5f60:	0000656c 	.word	0x0000656c
    5f64:	65747441 	.word	0x65747441
    5f68:	2074706d 	.word	0x2074706d
    5f6c:	66206f74 	.word	0x66206f74
    5f70:	20656572 	.word	0x20656572
    5f74:	65726f6d 	.word	0x65726f6d
    5f78:	6e616820 	.word	0x6e616820
    5f7c:	73656c64 	.word	0x73656c64
    5f80:	61687420 	.word	0x61687420
    5f84:	6c61206e 	.word	0x6c61206e
    5f88:	61636f6c 	.word	0x61636f6c
    5f8c:	21646574 	.word	0x21646574
    5f90:	00000000 	.word	0x00000000
    5f94:	43415254 	.word	0x43415254
    5f98:	53415f45 	.word	0x53415f45
    5f9c:	54524553 	.word	0x54524553
    5fa0:	5476203a 	.word	0x5476203a
    5fa4:	65636172 	.word	0x65636172
    5fa8:	4f746553 	.word	0x4f746553
    5fac:	63656a62 	.word	0x63656a62
    5fb0:	6d614e74 	.word	0x6d614e74
    5fb4:	6e203a65 	.word	0x6e203a65
    5fb8:	20656d61 	.word	0x20656d61
    5fbc:	4e203d3d 	.word	0x4e203d3d
    5fc0:	004c4c55 	.word	0x004c4c55
    5fc4:	656c6c49 	.word	0x656c6c49
    5fc8:	206c6167 	.word	0x206c6167
    5fcc:	656a626f 	.word	0x656a626f
    5fd0:	63207463 	.word	0x63207463
    5fd4:	7373616c 	.word	0x7373616c
    5fd8:	206e6920 	.word	0x206e6920
    5fdc:	61725476 	.word	0x61725476
    5fe0:	65536563 	.word	0x65536563
    5fe4:	6a624f74 	.word	0x6a624f74
    5fe8:	4e746365 	.word	0x4e746365
    5fec:	00656d61 	.word	0x00656d61
    5ff0:	656c6c49 	.word	0x656c6c49
    5ff4:	206c6167 	.word	0x206c6167
    5ff8:	646e6168 	.word	0x646e6168
    5ffc:	2820656c 	.word	0x2820656c
    6000:	69202930 	.word	0x69202930
    6004:	5476206e 	.word	0x5476206e
    6008:	65636172 	.word	0x65636172
    600c:	4f746553 	.word	0x4f746553
    6010:	63656a62 	.word	0x63656a62
    6014:	6d614e74 	.word	0x6d614e74
    6018:	00002e65 	.word	0x00002e65
    601c:	43415254 	.word	0x43415254
    6020:	53415f45 	.word	0x53415f45
    6024:	54524553 	.word	0x54524553
    6028:	7270203a 	.word	0x7270203a
    602c:	65684376 	.word	0x65684376
    6030:	61446b63 	.word	0x61446b63
    6034:	6f546174 	.word	0x6f546174
    6038:	764f6542 	.word	0x764f6542
    603c:	72777265 	.word	0x72777265
    6040:	65747469 	.word	0x65747469
    6044:	726f466e 	.word	0x726f466e
    6048:	746c754d 	.word	0x746c754d
    604c:	746e4569 	.word	0x746e4569
    6050:	76457972 	.word	0x76457972
    6054:	73746e65 	.word	0x73746e65
    6058:	6f6e203a 	.word	0x6f6e203a
    605c:	746e4566 	.word	0x746e4566
    6060:	73656972 	.word	0x73656972
    6064:	68436f54 	.word	0x68436f54
    6068:	206b6365 	.word	0x206b6365
    606c:	30203d3d 	.word	0x30203d3d
    6070:	00000000 	.word	0x00000000
    6074:	43415254 	.word	0x43415254
    6078:	53415f45 	.word	0x53415f45
    607c:	54524553 	.word	0x54524553
    6080:	7270203a 	.word	0x7270203a
    6084:	61725476 	.word	0x61725476
    6088:	65476563 	.word	0x65476563
    608c:	53544474 	.word	0x53544474
    6090:	6e49203a 	.word	0x6e49203a
    6094:	696c6176 	.word	0x696c6176
    6098:	61762064 	.word	0x61762064
    609c:	2065756c 	.word	0x2065756c
    60a0:	20726f66 	.word	0x20726f66
    60a4:	61726170 	.word	0x61726170
    60a8:	616d5f6d 	.word	0x616d5f6d
    60ac:	53544478 	.word	0x53544478
    60b0:	00000000 	.word	0x00000000
    60b4:	20646142 	.word	0x20646142
    60b8:	61726170 	.word	0x61726170
    60bc:	616d5f6d 	.word	0x616d5f6d
    60c0:	53544478 	.word	0x53544478
    60c4:	206e6920 	.word	0x206e6920
    60c8:	54767270 	.word	0x54767270
    60cc:	65636172 	.word	0x65636172
    60d0:	44746547 	.word	0x44746547
    60d4:	00005354 	.word	0x00005354
    60d8:	43415254 	.word	0x43415254
    60dc:	53415f45 	.word	0x53415f45
    60e0:	54524553 	.word	0x54524553
    60e4:	7270203a 	.word	0x7270203a
    60e8:	61725476 	.word	0x61725476
    60ec:	6f4c6563 	.word	0x6f4c6563
    60f0:	70756b6f 	.word	0x70756b6f
    60f4:	626d7953 	.word	0x626d7953
    60f8:	61546c6f 	.word	0x61546c6f
    60fc:	45656c62 	.word	0x45656c62
    6100:	7972746e 	.word	0x7972746e
    6104:	616e203a 	.word	0x616e203a
    6108:	3d20656d 	.word	0x3d20656d
    610c:	554e203d 	.word	0x554e203d
    6110:	00004c4c 	.word	0x00004c4c
    6114:	43415254 	.word	0x43415254
    6118:	53415f45 	.word	0x53415f45
    611c:	54524553 	.word	0x54524553
    6120:	7270203a 	.word	0x7270203a
    6124:	61725476 	.word	0x61725476
    6128:	6f4c6563 	.word	0x6f4c6563
    612c:	70756b6f 	.word	0x70756b6f
    6130:	626d7953 	.word	0x626d7953
    6134:	61546c6f 	.word	0x61546c6f
    6138:	45656c62 	.word	0x45656c62
    613c:	7972746e 	.word	0x7972746e
    6140:	656c203a 	.word	0x656c203a
    6144:	3d3d206e 	.word	0x3d3d206e
    6148:	00003020 	.word	0x00003020
    614c:	43415254 	.word	0x43415254
    6150:	53415f45 	.word	0x53415f45
    6154:	54524553 	.word	0x54524553
    6158:	7270203a 	.word	0x7270203a
    615c:	61725476 	.word	0x61725476
    6160:	72436563 	.word	0x72436563
    6164:	65746165 	.word	0x65746165
    6168:	626d7953 	.word	0x626d7953
    616c:	61546c6f 	.word	0x61546c6f
    6170:	45656c62 	.word	0x45656c62
    6174:	7972746e 	.word	0x7972746e
    6178:	616e203a 	.word	0x616e203a
    617c:	3d20656d 	.word	0x3d20656d
    6180:	554e203d 	.word	0x554e203d
    6184:	00004c4c 	.word	0x00004c4c
    6188:	43415254 	.word	0x43415254
    618c:	53415f45 	.word	0x53415f45
    6190:	54524553 	.word	0x54524553
    6194:	7270203a 	.word	0x7270203a
    6198:	61725476 	.word	0x61725476
    619c:	72436563 	.word	0x72436563
    61a0:	65746165 	.word	0x65746165
    61a4:	626d7953 	.word	0x626d7953
    61a8:	61546c6f 	.word	0x61546c6f
    61ac:	45656c62 	.word	0x45656c62
    61b0:	7972746e 	.word	0x7972746e
    61b4:	656c203a 	.word	0x656c203a
    61b8:	3d3d206e 	.word	0x3d3d206e
    61bc:	00003020 	.word	0x00003020
    61c0:	626d7953 	.word	0x626d7953
    61c4:	74206c6f 	.word	0x74206c6f
    61c8:	656c6261 	.word	0x656c6261
    61cc:	6c756620 	.word	0x6c756620
    61d0:	49202e6c 	.word	0x49202e6c
    61d4:	6572636e 	.word	0x6572636e
    61d8:	20657361 	.word	0x20657361
    61dc:	424d5953 	.word	0x424d5953
    61e0:	545f4c4f 	.word	0x545f4c4f
    61e4:	454c4241 	.word	0x454c4241
    61e8:	5a49535f 	.word	0x5a49535f
    61ec:	6e692045 	.word	0x6e692045
    61f0:	63727420 	.word	0x63727420
    61f4:	666e6f43 	.word	0x666e6f43
    61f8:	682e6769 	.word	0x682e6769
    61fc:	00000000 	.word	0x00000000
    6200:	43415254 	.word	0x43415254
    6204:	53415f45 	.word	0x53415f45
    6208:	54524553 	.word	0x54524553
    620c:	7270203a 	.word	0x7270203a
    6210:	61725476 	.word	0x61725476
    6214:	65476563 	.word	0x65476563
    6218:	65684374 	.word	0x65684374
    621c:	75736b63 	.word	0x75736b63
    6220:	70203a6d 	.word	0x70203a6d
    6224:	656d616e 	.word	0x656d616e
    6228:	203d3d20 	.word	0x203d3d20
    622c:	4c4c554e 	.word	0x4c4c554e
    6230:	00000000 	.word	0x00000000
    6234:	43415254 	.word	0x43415254
    6238:	53415f45 	.word	0x53415f45
    623c:	54524553 	.word	0x54524553
    6240:	7270203a 	.word	0x7270203a
    6244:	61725476 	.word	0x61725476
    6248:	65476563 	.word	0x65476563
    624c:	65684374 	.word	0x65684374
    6250:	75736b63 	.word	0x75736b63
    6254:	70203a6d 	.word	0x70203a6d
    6258:	20637263 	.word	0x20637263
    625c:	4e203d3d 	.word	0x4e203d3d
    6260:	004c4c55 	.word	0x004c4c55
    6264:	43415254 	.word	0x43415254
    6268:	53415f45 	.word	0x53415f45
    626c:	54524553 	.word	0x54524553
    6270:	7270203a 	.word	0x7270203a
    6274:	61725476 	.word	0x61725476
    6278:	65476563 	.word	0x65476563
    627c:	65684374 	.word	0x65684374
    6280:	75736b63 	.word	0x75736b63
    6284:	70203a6d 	.word	0x70203a6d
    6288:	676e656c 	.word	0x676e656c
    628c:	3d206874 	.word	0x3d206874
    6290:	554e203d 	.word	0x554e203d
    6294:	00004c4c 	.word	0x00004c4c
    6298:	43415254 	.word	0x43415254
    629c:	53415f45 	.word	0x53415f45
    62a0:	54524553 	.word	0x54524553
    62a4:	7270203a 	.word	0x7270203a
    62a8:	61725476 	.word	0x61725476
    62ac:	704f6563 	.word	0x704f6563
    62b0:	79536e65 	.word	0x79536e65
    62b4:	6c6f626d 	.word	0x6c6f626d
    62b8:	616e203a 	.word	0x616e203a
    62bc:	3d20656d 	.word	0x3d20656d
    62c0:	554e203d 	.word	0x554e203d
    62c4:	00004c4c 	.word	0x00004c4c
    62c8:	43415254 	.word	0x43415254
    62cc:	53415f45 	.word	0x53415f45
    62d0:	54524553 	.word	0x54524553
    62d4:	5476203a 	.word	0x5476203a
    62d8:	65636172 	.word	0x65636172
    62dc:	726f7453 	.word	0x726f7453
    62e0:	73615465 	.word	0x73615465
    62e4:	6165526b 	.word	0x6165526b
    62e8:	203a7964 	.word	0x203a7964
    62ec:	61766e49 	.word	0x61766e49
    62f0:	2064696c 	.word	0x2064696c
    62f4:	756c6176 	.word	0x756c6176
    62f8:	6f662065 	.word	0x6f662065
    62fc:	61682072 	.word	0x61682072
    6300:	656c646e 	.word	0x656c646e
    6304:	00000000 	.word	0x00000000
    6308:	6f636552 	.word	0x6f636552
    630c:	72656472 	.word	0x72656472
    6310:	73756220 	.word	0x73756220
    6314:	202d2079 	.word	0x202d2079
    6318:	68676968 	.word	0x68676968
    631c:	69727020 	.word	0x69727020
    6320:	7469726f 	.word	0x7469726f
    6324:	53492079 	.word	0x53492079
    6328:	73752052 	.word	0x73752052
    632c:	20676e69 	.word	0x20676e69
    6330:	63737973 	.word	0x63737973
    6334:	3f6c6c61 	.word	0x3f6c6c61
    6338:	29312820 	.word	0x29312820
    633c:	00000000 	.word	0x00000000
    6340:	43415254 	.word	0x43415254
    6344:	53415f45 	.word	0x53415f45
    6348:	54524553 	.word	0x54524553
    634c:	5476203a 	.word	0x5476203a
    6350:	65636172 	.word	0x65636172
    6354:	726f7453 	.word	0x726f7453
    6358:	776f4c65 	.word	0x776f4c65
    635c:	65776f50 	.word	0x65776f50
    6360:	49203a72 	.word	0x49203a72
    6364:	6c61766e 	.word	0x6c61766e
    6368:	66206469 	.word	0x66206469
    636c:	2067616c 	.word	0x2067616c
    6370:	756c6176 	.word	0x756c6176
    6374:	00000065 	.word	0x00000065
    6378:	43415254 	.word	0x43415254
    637c:	53415f45 	.word	0x53415f45
    6380:	54524553 	.word	0x54524553
    6384:	5476203a 	.word	0x5476203a
    6388:	65636172 	.word	0x65636172
    638c:	726f7453 	.word	0x726f7453
    6390:	6a624f65 	.word	0x6a624f65
    6394:	4e746365 	.word	0x4e746365
    6398:	4f656d61 	.word	0x4f656d61
    639c:	6f6c436e 	.word	0x6f6c436e
    63a0:	76456573 	.word	0x76456573
    63a4:	3a746e65 	.word	0x3a746e65
    63a8:	6a626f20 	.word	0x6a626f20
    63ac:	63746365 	.word	0x63746365
    63b0:	7373616c 	.word	0x7373616c
    63b4:	203d3e20 	.word	0x203d3e20
    63b8:	43415254 	.word	0x43415254
    63bc:	434e5f45 	.word	0x434e5f45
    63c0:	5353414c 	.word	0x5353414c
    63c4:	00005345 	.word	0x00005345
    63c8:	43415254 	.word	0x43415254
    63cc:	53415f45 	.word	0x53415f45
    63d0:	54524553 	.word	0x54524553
    63d4:	5476203a 	.word	0x5476203a
    63d8:	65636172 	.word	0x65636172
    63dc:	726f7453 	.word	0x726f7453
    63e0:	6a624f65 	.word	0x6a624f65
    63e4:	4e746365 	.word	0x4e746365
    63e8:	4f656d61 	.word	0x4f656d61
    63ec:	6f6c436e 	.word	0x6f6c436e
    63f0:	76456573 	.word	0x76456573
    63f4:	3a746e65 	.word	0x3a746e65
    63f8:	766e4920 	.word	0x766e4920
    63fc:	64696c61 	.word	0x64696c61
    6400:	6c617620 	.word	0x6c617620
    6404:	66206575 	.word	0x66206575
    6408:	6820726f 	.word	0x6820726f
    640c:	6c646e61 	.word	0x6c646e61
    6410:	00000065 	.word	0x00000065
    6414:	43415254 	.word	0x43415254
    6418:	53415f45 	.word	0x53415f45
    641c:	54524553 	.word	0x54524553
    6420:	5476203a 	.word	0x5476203a
    6424:	65636172 	.word	0x65636172
    6428:	726f7453 	.word	0x726f7453
    642c:	6a624f65 	.word	0x6a624f65
    6430:	50746365 	.word	0x50746365
    6434:	65706f72 	.word	0x65706f72
    6438:	65697472 	.word	0x65697472
    643c:	436e4f73 	.word	0x436e4f73
    6440:	65736f6c 	.word	0x65736f6c
    6444:	6e657645 	.word	0x6e657645
    6448:	6f203a74 	.word	0x6f203a74
    644c:	63656a62 	.word	0x63656a62
    6450:	616c6374 	.word	0x616c6374
    6454:	3e207373 	.word	0x3e207373
    6458:	5254203d 	.word	0x5254203d
    645c:	5f454341 	.word	0x5f454341
    6460:	414c434e 	.word	0x414c434e
    6464:	53455353 	.word	0x53455353
    6468:	00000000 	.word	0x00000000
    646c:	43415254 	.word	0x43415254
    6470:	53415f45 	.word	0x53415f45
    6474:	54524553 	.word	0x54524553
    6478:	5476203a 	.word	0x5476203a
    647c:	65636172 	.word	0x65636172
    6480:	726f7453 	.word	0x726f7453
    6484:	6a624f65 	.word	0x6a624f65
    6488:	50746365 	.word	0x50746365
    648c:	65706f72 	.word	0x65706f72
    6490:	65697472 	.word	0x65697472
    6494:	436e4f73 	.word	0x436e4f73
    6498:	65736f6c 	.word	0x65736f6c
    649c:	6e657645 	.word	0x6e657645
    64a0:	49203a74 	.word	0x49203a74
    64a4:	6c61766e 	.word	0x6c61766e
    64a8:	76206469 	.word	0x76206469
    64ac:	65756c61 	.word	0x65756c61
    64b0:	726f6620 	.word	0x726f6620
    64b4:	6e616820 	.word	0x6e616820
    64b8:	00656c64 	.word	0x00656c64
    64bc:	43415254 	.word	0x43415254
    64c0:	53415f45 	.word	0x53415f45
    64c4:	54524553 	.word	0x54524553
    64c8:	5476203a 	.word	0x5476203a
    64cc:	65636172 	.word	0x65636172
    64d0:	50746553 	.word	0x50746553
    64d4:	726f6972 	.word	0x726f6972
    64d8:	50797469 	.word	0x50797469
    64dc:	65706f72 	.word	0x65706f72
    64e0:	3a797472 	.word	0x3a797472
    64e4:	6a626f20 	.word	0x6a626f20
    64e8:	63746365 	.word	0x63746365
    64ec:	7373616c 	.word	0x7373616c
    64f0:	203d3e20 	.word	0x203d3e20
    64f4:	43415254 	.word	0x43415254
    64f8:	434e5f45 	.word	0x434e5f45
    64fc:	5353414c 	.word	0x5353414c
    6500:	00005345 	.word	0x00005345
    6504:	43415254 	.word	0x43415254
    6508:	53415f45 	.word	0x53415f45
    650c:	54524553 	.word	0x54524553
    6510:	5476203a 	.word	0x5476203a
    6514:	65636172 	.word	0x65636172
    6518:	50746553 	.word	0x50746553
    651c:	726f6972 	.word	0x726f6972
    6520:	50797469 	.word	0x50797469
    6524:	65706f72 	.word	0x65706f72
    6528:	3a797472 	.word	0x3a797472
    652c:	766e4920 	.word	0x766e4920
    6530:	64696c61 	.word	0x64696c61
    6534:	6c617620 	.word	0x6c617620
    6538:	66206575 	.word	0x66206575
    653c:	6920726f 	.word	0x6920726f
    6540:	00000064 	.word	0x00000064
    6544:	43415254 	.word	0x43415254
    6548:	53415f45 	.word	0x53415f45
    654c:	54524553 	.word	0x54524553
    6550:	6975203a 	.word	0x6975203a
    6554:	63617254 	.word	0x63617254
    6558:	74654765 	.word	0x74654765
    655c:	6f697250 	.word	0x6f697250
    6560:	79746972 	.word	0x79746972
    6564:	706f7250 	.word	0x706f7250
    6568:	79747265 	.word	0x79747265
    656c:	626f203a 	.word	0x626f203a
    6570:	7463656a 	.word	0x7463656a
    6574:	73616c63 	.word	0x73616c63
    6578:	3d3e2073 	.word	0x3d3e2073
    657c:	41525420 	.word	0x41525420
    6580:	4e5f4543 	.word	0x4e5f4543
    6584:	53414c43 	.word	0x53414c43
    6588:	00534553 	.word	0x00534553
    658c:	43415254 	.word	0x43415254
    6590:	53415f45 	.word	0x53415f45
    6594:	54524553 	.word	0x54524553
    6598:	6975203a 	.word	0x6975203a
    659c:	63617254 	.word	0x63617254
    65a0:	74654765 	.word	0x74654765
    65a4:	6f697250 	.word	0x6f697250
    65a8:	79746972 	.word	0x79746972
    65ac:	706f7250 	.word	0x706f7250
    65b0:	79747265 	.word	0x79747265
    65b4:	6e49203a 	.word	0x6e49203a
    65b8:	696c6176 	.word	0x696c6176
    65bc:	61762064 	.word	0x61762064
    65c0:	2065756c 	.word	0x2065756c
    65c4:	20726f66 	.word	0x20726f66
    65c8:	00006469 	.word	0x00006469
    65cc:	43415254 	.word	0x43415254
    65d0:	53415f45 	.word	0x53415f45
    65d4:	54524553 	.word	0x54524553
    65d8:	5476203a 	.word	0x5476203a
    65dc:	65636172 	.word	0x65636172
    65e0:	4f746553 	.word	0x4f746553
    65e4:	63656a62 	.word	0x63656a62
    65e8:	61745374 	.word	0x61745374
    65ec:	203a6574 	.word	0x203a6574
    65f0:	656a626f 	.word	0x656a626f
    65f4:	6c637463 	.word	0x6c637463
    65f8:	20737361 	.word	0x20737361
    65fc:	54203d3e 	.word	0x54203d3e
    6600:	45434152 	.word	0x45434152
    6604:	4c434e5f 	.word	0x4c434e5f
    6608:	45535341 	.word	0x45535341
    660c:	00000053 	.word	0x00000053
    6610:	43415254 	.word	0x43415254
    6614:	53415f45 	.word	0x53415f45
    6618:	54524553 	.word	0x54524553
    661c:	5476203a 	.word	0x5476203a
    6620:	65636172 	.word	0x65636172
    6624:	4f746553 	.word	0x4f746553
    6628:	63656a62 	.word	0x63656a62
    662c:	61745374 	.word	0x61745374
    6630:	203a6574 	.word	0x203a6574
    6634:	61766e49 	.word	0x61766e49
    6638:	2064696c 	.word	0x2064696c
    663c:	756c6176 	.word	0x756c6176
    6640:	6f662065 	.word	0x6f662065
    6644:	64692072 	.word	0x64692072
    6648:	00000000 	.word	0x00000000
    664c:	43415254 	.word	0x43415254
    6650:	53415f45 	.word	0x53415f45
    6654:	54524553 	.word	0x54524553
    6658:	6975203a 	.word	0x6975203a
    665c:	63617254 	.word	0x63617254
    6660:	74654765 	.word	0x74654765
    6664:	656a624f 	.word	0x656a624f
    6668:	74537463 	.word	0x74537463
    666c:	3a657461 	.word	0x3a657461
    6670:	6a626f20 	.word	0x6a626f20
    6674:	63746365 	.word	0x63746365
    6678:	7373616c 	.word	0x7373616c
    667c:	203d3e20 	.word	0x203d3e20
    6680:	43415254 	.word	0x43415254
    6684:	434e5f45 	.word	0x434e5f45
    6688:	5353414c 	.word	0x5353414c
    668c:	00005345 	.word	0x00005345
    6690:	43415254 	.word	0x43415254
    6694:	53415f45 	.word	0x53415f45
    6698:	54524553 	.word	0x54524553
    669c:	6975203a 	.word	0x6975203a
    66a0:	63617254 	.word	0x63617254
    66a4:	74654765 	.word	0x74654765
    66a8:	656a624f 	.word	0x656a624f
    66ac:	74537463 	.word	0x74537463
    66b0:	3a657461 	.word	0x3a657461
    66b4:	766e4920 	.word	0x766e4920
    66b8:	64696c61 	.word	0x64696c61
    66bc:	6c617620 	.word	0x6c617620
    66c0:	66206575 	.word	0x66206575
    66c4:	6920726f 	.word	0x6920726f
    66c8:	00000064 	.word	0x00000064
    66cc:	43415254 	.word	0x43415254
    66d0:	53415f45 	.word	0x53415f45
    66d4:	54524553 	.word	0x54524553
    66d8:	5476203a 	.word	0x5476203a
    66dc:	65636172 	.word	0x65636172
    66e0:	726f7453 	.word	0x726f7453
    66e4:	73615465 	.word	0x73615465
    66e8:	6977736b 	.word	0x6977736b
    66ec:	3a686374 	.word	0x3a686374
    66f0:	766e4920 	.word	0x766e4920
    66f4:	64696c61 	.word	0x64696c61
    66f8:	6c617620 	.word	0x6c617620
    66fc:	66206575 	.word	0x66206575
    6700:	7420726f 	.word	0x7420726f
    6704:	5f6b7361 	.word	0x5f6b7361
    6708:	646e6168 	.word	0x646e6168
    670c:	0000656c 	.word	0x0000656c
    6710:	43415254 	.word	0x43415254
    6714:	53415f45 	.word	0x53415f45
    6718:	54524553 	.word	0x54524553
    671c:	5476203a 	.word	0x5476203a
    6720:	65636172 	.word	0x65636172
    6724:	54746553 	.word	0x54746553
    6728:	496b7361 	.word	0x496b7361
    672c:	6174736e 	.word	0x6174736e
    6730:	4665636e 	.word	0x4665636e
    6734:	73696e69 	.word	0x73696e69
    6738:	3a646568 	.word	0x3a646568
    673c:	766e4920 	.word	0x766e4920
    6740:	64696c61 	.word	0x64696c61
    6744:	6c617620 	.word	0x6c617620
    6748:	66206575 	.word	0x66206575
    674c:	6820726f 	.word	0x6820726f
    6750:	6c646e61 	.word	0x6c646e61
    6754:	00000065 	.word	0x00000065
    6758:	20746f4e 	.word	0x20746f4e
    675c:	756f6e65 	.word	0x756f6e65
    6760:	54206867 	.word	0x54206867
    6764:	204b5341 	.word	0x204b5341
    6768:	646e6168 	.word	0x646e6168
    676c:	2073656c 	.word	0x2073656c
    6770:	6e69202d 	.word	0x6e69202d
    6774:	61657263 	.word	0x61657263
    6778:	4e206573 	.word	0x4e206573
    677c:	6b736154 	.word	0x6b736154
    6780:	206e6920 	.word	0x206e6920
    6784:	43637274 	.word	0x43637274
    6788:	69666e6f 	.word	0x69666e6f
    678c:	00682e67 	.word	0x00682e67
    6790:	20746f4e 	.word	0x20746f4e
    6794:	756f6e65 	.word	0x756f6e65
    6798:	49206867 	.word	0x49206867
    679c:	68205253 	.word	0x68205253
    67a0:	6c646e61 	.word	0x6c646e61
    67a4:	2d207365 	.word	0x2d207365
    67a8:	636e6920 	.word	0x636e6920
    67ac:	73616572 	.word	0x73616572
    67b0:	494e2065 	.word	0x494e2065
    67b4:	69205253 	.word	0x69205253
    67b8:	7274206e 	.word	0x7274206e
    67bc:	6e6f4363 	.word	0x6e6f4363
    67c0:	2e676966 	.word	0x2e676966
    67c4:	00000068 	.word	0x00000068
    67c8:	20746f4e 	.word	0x20746f4e
    67cc:	756f6e65 	.word	0x756f6e65
    67d0:	53206867 	.word	0x53206867
    67d4:	50414d45 	.word	0x50414d45
    67d8:	45524f48 	.word	0x45524f48
    67dc:	6e616820 	.word	0x6e616820
    67e0:	73656c64 	.word	0x73656c64
    67e4:	69202d20 	.word	0x69202d20
    67e8:	6572636e 	.word	0x6572636e
    67ec:	20657361 	.word	0x20657361
    67f0:	6d65534e 	.word	0x6d65534e
    67f4:	6f687061 	.word	0x6f687061
    67f8:	69206572 	.word	0x69206572
    67fc:	7274206e 	.word	0x7274206e
    6800:	6e6f4363 	.word	0x6e6f4363
    6804:	2e676966 	.word	0x2e676966
    6808:	00000068 	.word	0x00000068
    680c:	20746f4e 	.word	0x20746f4e
    6810:	756f6e65 	.word	0x756f6e65
    6814:	4d206867 	.word	0x4d206867
    6818:	58455455 	.word	0x58455455
    681c:	6e616820 	.word	0x6e616820
    6820:	73656c64 	.word	0x73656c64
    6824:	69202d20 	.word	0x69202d20
    6828:	6572636e 	.word	0x6572636e
    682c:	20657361 	.word	0x20657361
    6830:	74754d4e 	.word	0x74754d4e
    6834:	69207865 	.word	0x69207865
    6838:	7274206e 	.word	0x7274206e
    683c:	6e6f4363 	.word	0x6e6f4363
    6840:	2e676966 	.word	0x2e676966
    6844:	00000068 	.word	0x00000068
    6848:	20746f4e 	.word	0x20746f4e
    684c:	756f6e65 	.word	0x756f6e65
    6850:	51206867 	.word	0x51206867
    6854:	45554555 	.word	0x45554555
    6858:	6e616820 	.word	0x6e616820
    685c:	73656c64 	.word	0x73656c64
    6860:	69202d20 	.word	0x69202d20
    6864:	6572636e 	.word	0x6572636e
    6868:	20657361 	.word	0x20657361
    686c:	6575514e 	.word	0x6575514e
    6870:	69206575 	.word	0x69206575
    6874:	7274206e 	.word	0x7274206e
    6878:	6e6f4363 	.word	0x6e6f4363
    687c:	2e676966 	.word	0x2e676966
    6880:	00000068 	.word	0x00000068
    6884:	20746f4e 	.word	0x20746f4e
    6888:	756f6e65 	.word	0x756f6e65
    688c:	54206867 	.word	0x54206867
    6890:	52454d49 	.word	0x52454d49
    6894:	6e616820 	.word	0x6e616820
    6898:	73656c64 	.word	0x73656c64
    689c:	69202d20 	.word	0x69202d20
    68a0:	6572636e 	.word	0x6572636e
    68a4:	20657361 	.word	0x20657361
    68a8:	6d69544e 	.word	0x6d69544e
    68ac:	69207265 	.word	0x69207265
    68b0:	7274206e 	.word	0x7274206e
    68b4:	6e6f4363 	.word	0x6e6f4363
    68b8:	2e676966 	.word	0x2e676966
    68bc:	00000068 	.word	0x00000068
    68c0:	20746f4e 	.word	0x20746f4e
    68c4:	756f6e65 	.word	0x756f6e65
    68c8:	45206867 	.word	0x45206867
    68cc:	544e4556 	.word	0x544e4556
    68d0:	554f5247 	.word	0x554f5247
    68d4:	61682050 	.word	0x61682050
    68d8:	656c646e 	.word	0x656c646e
    68dc:	202d2073 	.word	0x202d2073
    68e0:	72636e69 	.word	0x72636e69
    68e4:	65736165 	.word	0x65736165
    68e8:	76454e20 	.word	0x76454e20
    68ec:	47746e65 	.word	0x47746e65
    68f0:	70756f72 	.word	0x70756f72
    68f4:	206e6920 	.word	0x206e6920
    68f8:	43637274 	.word	0x43637274
    68fc:	69666e6f 	.word	0x69666e6f
    6900:	00682e67 	.word	0x00682e67
    6904:	547a7370 	.word	0x547a7370
    6908:	65636172 	.word	0x65636172
    690c:	45746547 	.word	0x45746547
    6910:	726f7272 	.word	0x726f7272
    6914:	646e6148 	.word	0x646e6148
    6918:	3a73656c 	.word	0x3a73656c
    691c:	766e4920 	.word	0x766e4920
    6920:	64696c61 	.word	0x64696c61
    6924:	6a626f20 	.word	0x6a626f20
    6928:	63746365 	.word	0x63746365
    692c:	7373616c 	.word	0x7373616c
    6930:	00000021 	.word	0x00000021
    6934:	43415254 	.word	0x43415254
    6938:	53415f45 	.word	0x53415f45
    693c:	54524553 	.word	0x54524553
    6940:	7270203a 	.word	0x7270203a
    6944:	61725476 	.word	0x61725476
    6948:	73496563 	.word	0x73496563
    694c:	656a624f 	.word	0x656a624f
    6950:	78457463 	.word	0x78457463
    6954:	64756c63 	.word	0x64756c63
    6958:	203a6465 	.word	0x203a6465
    695c:	656a626f 	.word	0x656a626f
    6960:	6c637463 	.word	0x6c637463
    6964:	20737361 	.word	0x20737361
    6968:	54203d3e 	.word	0x54203d3e
    696c:	45434152 	.word	0x45434152
    6970:	4c434e5f 	.word	0x4c434e5f
    6974:	45535341 	.word	0x45535341
    6978:	00000053 	.word	0x00000053
    697c:	43415254 	.word	0x43415254
    6980:	53415f45 	.word	0x53415f45
    6984:	54524553 	.word	0x54524553
    6988:	6975203a 	.word	0x6975203a
    698c:	63617254 	.word	0x63617254
    6990:	4f734965 	.word	0x4f734965
    6994:	63656a62 	.word	0x63656a62
    6998:	63784574 	.word	0x63784574
    699c:	6564756c 	.word	0x6564756c
    69a0:	49203a64 	.word	0x49203a64
    69a4:	6c61766e 	.word	0x6c61766e
    69a8:	76206469 	.word	0x76206469
    69ac:	65756c61 	.word	0x65756c61
    69b0:	726f6620 	.word	0x726f6620
    69b4:	6e616820 	.word	0x6e616820
    69b8:	00656c64 	.word	0x00656c64
    69bc:	61766e49 	.word	0x61766e49
    69c0:	2064696c 	.word	0x2064696c
    69c4:	656a626f 	.word	0x656a626f
    69c8:	63207463 	.word	0x63207463
    69cc:	7373616c 	.word	0x7373616c
    69d0:	20444920 	.word	0x20444920
    69d4:	75206e69 	.word	0x75206e69
    69d8:	61725469 	.word	0x61725469
    69dc:	73496563 	.word	0x73496563
    69e0:	656a624f 	.word	0x656a624f
    69e4:	78457463 	.word	0x78457463
    69e8:	64756c63 	.word	0x64756c63
    69ec:	00216465 	.word	0x00216465
    69f0:	43415254 	.word	0x43415254
    69f4:	53415f45 	.word	0x53415f45
    69f8:	54524553 	.word	0x54524553
    69fc:	7277203a 	.word	0x7277203a
    6a00:	49657469 	.word	0x49657469
    6a04:	3233746e 	.word	0x3233746e
    6a08:	7562203a 	.word	0x7562203a
    6a0c:	72656666 	.word	0x72656666
    6a10:	203d3d20 	.word	0x203d3d20
    6a14:	4c4c554e 	.word	0x4c4c554e
    6a18:	00000000 	.word	0x00000000
    6a1c:	43415254 	.word	0x43415254
    6a20:	53415f45 	.word	0x53415f45
    6a24:	54524553 	.word	0x54524553
    6a28:	7277203a 	.word	0x7277203a
    6a2c:	49657469 	.word	0x49657469
    6a30:	3631746e 	.word	0x3631746e
    6a34:	7562203a 	.word	0x7562203a
    6a38:	72656666 	.word	0x72656666
    6a3c:	203d3d20 	.word	0x203d3d20
    6a40:	4c4c554e 	.word	0x4c4c554e
    6a44:	00000000 	.word	0x00000000
    6a48:	6f636552 	.word	0x6f636552
    6a4c:	72656472 	.word	0x72656472
    6a50:	61746144 	.word	0x61746144
    6a54:	20727450 	.word	0x20727450
    6a58:	4e207369 	.word	0x4e207369
    6a5c:	2e4c4c55 	.word	0x2e4c4c55
    6a60:	6c614320 	.word	0x6c614320
    6a64:	5476206c 	.word	0x5476206c
    6a68:	65636172 	.word	0x65636172
    6a6c:	74696e49 	.word	0x74696e49
    6a70:	63617254 	.word	0x63617254
    6a74:	74614465 	.word	0x74614465
    6a78:	20292861 	.word	0x20292861
    6a7c:	6f666562 	.word	0x6f666562
    6a80:	73206572 	.word	0x73206572
    6a84:	74726174 	.word	0x74726174
    6a88:	20676e69 	.word	0x20676e69
    6a8c:	63617274 	.word	0x63617274
    6a90:	00002e65 	.word	0x00002e65
    6a94:	61747328 	.word	0x61747328
    6a98:	70757472 	.word	0x70757472
    6a9c:	00000029 	.word	0x00000029
    6aa0:	43415254 	.word	0x43415254
    6aa4:	53415f45 	.word	0x53415f45
    6aa8:	54524553 	.word	0x54524553
    6aac:	5476203a 	.word	0x5476203a
    6ab0:	65636172 	.word	0x65636172
    6ab4:	49746553 	.word	0x49746553
    6ab8:	72505253 	.word	0x72505253
    6abc:	7265706f 	.word	0x7265706f
    6ac0:	73656974 	.word	0x73656974
    6ac4:	6e49203a 	.word	0x6e49203a
    6ac8:	696c6176 	.word	0x696c6176
    6acc:	61762064 	.word	0x61762064
    6ad0:	2065756c 	.word	0x2065756c
    6ad4:	20726f66 	.word	0x20726f66
    6ad8:	646e6168 	.word	0x646e6168
    6adc:	0000656c 	.word	0x0000656c
    6ae0:	43415254 	.word	0x43415254
    6ae4:	53415f45 	.word	0x53415f45
    6ae8:	54524553 	.word	0x54524553
    6aec:	5476203a 	.word	0x5476203a
    6af0:	65636172 	.word	0x65636172
    6af4:	49746553 	.word	0x49746553
    6af8:	72505253 	.word	0x72505253
    6afc:	7265706f 	.word	0x7265706f
    6b00:	73656974 	.word	0x73656974
    6b04:	616e203a 	.word	0x616e203a
    6b08:	3d20656d 	.word	0x3d20656d
    6b0c:	554e203d 	.word	0x554e203d
    6b10:	00004c4c 	.word	0x00004c4c
    6b14:	656c6c49 	.word	0x656c6c49
    6b18:	206c6167 	.word	0x206c6167
    6b1c:	6c6c6163 	.word	0x6c6c6163
    6b20:	206f7420 	.word	0x206f7420
    6b24:	61725476 	.word	0x61725476
    6b28:	74536563 	.word	0x74536563
    6b2c:	4965726f 	.word	0x4965726f
    6b30:	65425253 	.word	0x65425253
    6b34:	2c6e6967 	.word	0x2c6e6967
    6b38:	63657220 	.word	0x63657220
    6b3c:	6564726f 	.word	0x6564726f
    6b40:	75622072 	.word	0x75622072
    6b44:	00217973 	.word	0x00217973
    6b48:	43415254 	.word	0x43415254
    6b4c:	53415f45 	.word	0x53415f45
    6b50:	54524553 	.word	0x54524553
    6b54:	5476203a 	.word	0x5476203a
    6b58:	65636172 	.word	0x65636172
    6b5c:	726f7453 	.word	0x726f7453
    6b60:	52534965 	.word	0x52534965
    6b64:	69676542 	.word	0x69676542
    6b68:	49203a6e 	.word	0x49203a6e
    6b6c:	6c61766e 	.word	0x6c61766e
    6b70:	76206469 	.word	0x76206469
    6b74:	65756c61 	.word	0x65756c61
    6b78:	726f6620 	.word	0x726f6620
    6b7c:	6e616820 	.word	0x6e616820
    6b80:	00656c64 	.word	0x00656c64
    6b84:	206f6f54 	.word	0x206f6f54
    6b88:	796e616d 	.word	0x796e616d
    6b8c:	73656e20 	.word	0x73656e20
    6b90:	20646574 	.word	0x20646574
    6b94:	65746e69 	.word	0x65746e69
    6b98:	70757272 	.word	0x70757272
    6b9c:	00217374 	.word	0x00217374
    6ba0:	656c6c49 	.word	0x656c6c49
    6ba4:	206c6167 	.word	0x206c6167
    6ba8:	6c6c6163 	.word	0x6c6c6163
    6bac:	206f7420 	.word	0x206f7420
    6bb0:	61725476 	.word	0x61725476
    6bb4:	74536563 	.word	0x74536563
    6bb8:	4965726f 	.word	0x4965726f
    6bbc:	6e455253 	.word	0x6e455253
    6bc0:	72202c64 	.word	0x72202c64
    6bc4:	726f6365 	.word	0x726f6365
    6bc8:	20726564 	.word	0x20726564
    6bcc:	79737562 	.word	0x79737562
    6bd0:	00000021 	.word	0x00000021
    6bd4:	616d6e55 	.word	0x616d6e55
    6bd8:	65686374 	.word	0x65686374
    6bdc:	61632064 	.word	0x61632064
    6be0:	74206c6c 	.word	0x74206c6c
    6be4:	5476206f 	.word	0x5476206f
    6be8:	65636172 	.word	0x65636172
    6bec:	726f7453 	.word	0x726f7453
    6bf0:	52534965 	.word	0x52534965
    6bf4:	20646e45 	.word	0x20646e45
    6bf8:	53496e28 	.word	0x53496e28
    6bfc:	74636152 	.word	0x74636152
    6c00:	20657669 	.word	0x20657669
    6c04:	30203d3d 	.word	0x30203d3d
    6c08:	7865202c 	.word	0x7865202c
    6c0c:	74636570 	.word	0x74636570
    6c10:	3e206465 	.word	0x3e206465
    6c14:	00293020 	.word	0x00293020
    6c18:	43415254 	.word	0x43415254
    6c1c:	53415f45 	.word	0x53415f45
    6c20:	54524553 	.word	0x54524553
    6c24:	5478203a 	.word	0x5478203a
    6c28:	65636172 	.word	0x65636172
    6c2c:	6e65704f 	.word	0x6e65704f
    6c30:	6562614c 	.word	0x6562614c
    6c34:	6c203a6c 	.word	0x6c203a6c
    6c38:	6c656261 	.word	0x6c656261
    6c3c:	203d3d20 	.word	0x203d3d20
    6c40:	4c4c554e 	.word	0x4c4c554e
    6c44:	00000000 	.word	0x00000000
    6c48:	43415254 	.word	0x43415254
    6c4c:	53415f45 	.word	0x53415f45
    6c50:	54524553 	.word	0x54524553
    6c54:	5476203a 	.word	0x5476203a
    6c58:	65636172 	.word	0x65636172
    6c5c:	6e697250 	.word	0x6e697250
    6c60:	203a4674 	.word	0x203a4674
    6c64:	6d726f66 	.word	0x6d726f66
    6c68:	74537461 	.word	0x74537461
    6c6c:	3d3d2072 	.word	0x3d3d2072
    6c70:	4c554e20 	.word	0x4c554e20
    6c74:	0000004c 	.word	0x0000004c
    6c78:	61725476 	.word	0x61725476
    6c7c:	72506563 	.word	0x72506563
    6c80:	46746e69 	.word	0x46746e69
    6c84:	54202d20 	.word	0x54202d20
    6c88:	6d206f6f 	.word	0x6d206f6f
    6c8c:	20796e61 	.word	0x20796e61
    6c90:	75677261 	.word	0x75677261
    6c94:	746e656d 	.word	0x746e656d
    6c98:	6d202c73 	.word	0x6d202c73
    6c9c:	31207861 	.word	0x31207861
    6ca0:	6c612035 	.word	0x6c612035
    6ca4:	65776f6c 	.word	0x65776f6c
    6ca8:	00002164 	.word	0x00002164
    6cac:	61725476 	.word	0x61725476
    6cb0:	72506563 	.word	0x72506563
    6cb4:	46746e69 	.word	0x46746e69
    6cb8:	54202d20 	.word	0x54202d20
    6cbc:	6c206f6f 	.word	0x6c206f6f
    6cc0:	65677261 	.word	0x65677261
    6cc4:	67726120 	.word	0x67726120
    6cc8:	6e656d75 	.word	0x6e656d75
    6ccc:	202c7374 	.word	0x202c7374
    6cd0:	2078616d 	.word	0x2078616d
    6cd4:	62203233 	.word	0x62203233
    6cd8:	20657479 	.word	0x20657479
    6cdc:	6f6c6c61 	.word	0x6f6c6c61
    6ce0:	21646577 	.word	0x21646577
    6ce4:	00000000 	.word	0x00000000
    6ce8:	454c4449 	.word	0x454c4449
    6cec:	00000000 	.word	0x00000000
    6cf0:	20726d54 	.word	0x20726d54
    6cf4:	00637653 	.word	0x00637653
    6cf8:	00000043 	.word	0x00000043

00006cfc <_global_impure_ptr>:
    6cfc:	20000018                                ... 

00006d00 <_init>:
    6d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6d02:	46c0      	nop			; (mov r8, r8)
    6d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6d06:	bc08      	pop	{r3}
    6d08:	469e      	mov	lr, r3
    6d0a:	4770      	bx	lr

00006d0c <__init_array_start>:
    6d0c:	00005c15 	.word	0x00005c15

00006d10 <__frame_dummy_init_array_entry>:
    6d10:	000000d9                                ....

00006d14 <_fini>:
    6d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6d16:	46c0      	nop			; (mov r8, r8)
    6d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6d1a:	bc08      	pop	{r3}
    6d1c:	469e      	mov	lr, r3
    6d1e:	4770      	bx	lr

00006d20 <__fini_array_start>:
    6d20:	000000b1 	.word	0x000000b1
