
*** Running vivado
    with args -log User_IHM_control_control_v2_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source User_IHM_control_control_v2_ip_0_0.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Nov 24 11:37:53 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source User_IHM_control_control_v2_ip_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1522.383 ; gain = 146.809 ; free physical = 150 ; free virtual = 2516
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/ip_repo/control_v2_ip_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/louis/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: User_IHM_control_control_v2_ip_0_0
Command: synth_design -top User_IHM_control_control_v2_ip_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1

*** Running vivado
    with args -log User_IHM_control_control_v2_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source User_IHM_control_control_v2_ip_0_0.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Nov 24 12:31:15 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source User_IHM_control_control_v2_ip_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1457.762 ; gain = 54.840 ; free physical = 342 ; free virtual = 7117
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/ip_repo/control_v2_ip_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/louis/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: User_IHM_control_control_v2_ip_0_0
Command: synth_design -top User_IHM_control_control_v2_ip_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 395687
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 2223.469 ; gain = 411.746 ; free physical = 173 ; free virtual = 4148
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'User_IHM_control_control_v2_ip_0_0' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ip/User_IHM_control_control_v2_ip_0_0/synth/User_IHM_control_control_v2_ip_0_0.vhd:91]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'control_v2_ip' declared at '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/hdl/control_v2_ip.vhd:5' bound to instance 'U0' of component 'control_v2_ip' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ip/User_IHM_control_control_v2_ip_0_0/synth/User_IHM_control_control_v2_ip_0_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'control_v2_ip' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/hdl/control_v2_ip.vhd:57]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'control_v2_ip_slave_lite_v1_0_S00_AXI' declared at '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/hdl/control_v2_ip_slave_lite_v1_0_S00_AXI.vhd:5' bound to instance 'control_v2_ip_slave_lite_v1_0_S00_AXI_inst' of component 'control_v2_ip_slave_lite_v1_0_S00_AXI' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/hdl/control_v2_ip.vhd:104]
INFO: [Synth 8-638] synthesizing module 'control_v2_ip_slave_lite_v1_0_S00_AXI' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/hdl/control_v2_ip_slave_lite_v1_0_S00_AXI.vhd:94]
INFO: [Synth 8-226] default block is never used [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/hdl/control_v2_ip_slave_lite_v1_0_S00_AXI.vhd:249]
INFO: [Synth 8-3491] module 'control_v2' declared at '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:35' bound to instance 'users_control0' of component 'control_v2' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/hdl/control_v2_ip_slave_lite_v1_0_S00_AXI.vhd:343]
INFO: [Synth 8-638] synthesizing module 'control_v2' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:48]
WARNING: [Synth 8-614] signal 'present_state' is read in the process but is not in the sensitivity list [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:62]
WARNING: [Synth 8-614] signal 'sele' is read in the process but is not in the sensitivity list [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:62]
WARNING: [Synth 8-614] signal 'btn2_front' is read in the process but is not in the sensitivity list [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:82]
WARNING: [Synth 8-614] signal 'btn1_front' is read in the process but is not in the sensitivity list [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:82]
WARNING: [Synth 8-614] signal 'start' is read in the process but is not in the sensitivity list [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:100]
WARNING: [Synth 8-614] signal 'butn_in' is read in the process but is not in the sensitivity list [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:100]
WARNING: [Synth 8-614] signal 'memoEn' is read in the process but is not in the sensitivity list [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:100]
WARNING: [Synth 8-614] signal 'memoOptions' is read in the process but is not in the sensitivity list [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'control_v2' (0#1) [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'control_v2_ip_slave_lite_v1_0_S00_AXI' (0#1) [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/hdl/control_v2_ip_slave_lite_v1_0_S00_AXI.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'control_v2_ip' (0#1) [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/hdl/control_v2_ip.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'User_IHM_control_control_v2_ip_0_0' (0#1) [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ip/User_IHM_control_control_v2_ip_0_0/synth/User_IHM_control_control_v2_ip_0_0.vhd:91]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module control_v2_ip_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module control_v2_ip_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module control_v2_ip_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module control_v2_ip_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module control_v2_ip_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module control_v2_ip_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:41 . Memory (MB): peak = 2313.438 ; gain = 501.715 ; free physical = 132 ; free virtual = 3475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 2328.281 ; gain = 516.559 ; free physical = 164 ; free virtual = 3326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 2328.281 ; gain = 516.559 ; free physical = 175 ; free virtual = 3337
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2328.281 ; gain = 0.000 ; free physical = 122 ; free virtual = 3283
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2478.031 ; gain = 0.000 ; free physical = 184 ; free virtual = 2833
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:04 . Memory (MB): peak = 2478.031 ; gain = 0.000 ; free physical = 139 ; free virtual = 2817
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:01:36 . Memory (MB): peak = 2478.031 ; gain = 666.309 ; free physical = 165 ; free virtual = 2615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:01:36 . Memory (MB): peak = 2478.031 ; gain = 666.309 ; free physical = 165 ; free virtual = 2611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:36 . Memory (MB): peak = 2478.031 ; gain = 666.309 ; free physical = 165 ; free virtual = 2611
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'control_v2'
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'control_v2_ip_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'control_v2_ip_slave_lite_v1_0_S00_AXI'
WARNING: [Synth 8-327] inferring latch for variable 'en_reg' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:106]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 state_0 |                               00 |                               00
                 state_1 |                               01 |                               01
                 state_2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'control_v2'
WARNING: [Synth 8-327] inferring latch for variable 'options0_reg' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:108]
WARNING: [Synth 8-327] inferring latch for variable 'options1_reg' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:109]
WARNING: [Synth 8-327] inferring latch for variable 'options2_reg' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:110]
WARNING: [Synth 8-327] inferring latch for variable 'options3_reg' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:111]
WARNING: [Synth 8-327] inferring latch for variable 'memoEn_reg' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'start_reg' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:105]
WARNING: [Synth 8-327] inferring latch for variable 'memoOptions_reg' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:137]
WARNING: [Synth 8-327] inferring latch for variable 'sele_reg' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/4951/src/control_v2.vhd:68]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   waddr |                              010 |                               10
                   wdata |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'control_v2_ip_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   raddr |                               01 |                               10
                   rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'control_v2_ip_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 2478.031 ; gain = 666.309 ; free physical = 156 ; free virtual = 2608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 8     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 20    
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module User_IHM_control_control_v2_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module User_IHM_control_control_v2_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module User_IHM_control_control_v2_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module User_IHM_control_control_v2_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module User_IHM_control_control_v2_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module User_IHM_control_control_v2_ip_0_0 is either unconnected or has no load
INFO: [Synth 8-3332] Sequential element (U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/sele_reg[0]) is unused and will be removed from module User_IHM_control_control_v2_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:44 . Memory (MB): peak = 2478.031 ; gain = 666.309 ; free physical = 237 ; free virtual = 2589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:02:02 . Memory (MB): peak = 2478.031 ; gain = 666.309 ; free physical = 203 ; free virtual = 2569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:02:03 . Memory (MB): peak = 2478.031 ; gain = 666.309 ; free physical = 187 ; free virtual = 2552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:02:03 . Memory (MB): peak = 2478.031 ; gain = 666.309 ; free physical = 130 ; free virtual = 2495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:02:13 . Memory (MB): peak = 2478.031 ; gain = 666.309 ; free physical = 138 ; free virtual = 2446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:02:14 . Memory (MB): peak = 2478.031 ; gain = 666.309 ; free physical = 138 ; free virtual = 2446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:02:14 . Memory (MB): peak = 2478.031 ; gain = 666.309 ; free physical = 138 ; free virtual = 2446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:02:14 . Memory (MB): peak = 2478.031 ; gain = 666.309 ; free physical = 138 ; free virtual = 2446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:02:14 . Memory (MB): peak = 2478.031 ; gain = 666.309 ; free physical = 138 ; free virtual = 2446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:02:14 . Memory (MB): peak = 2478.031 ; gain = 666.309 ; free physical = 138 ; free virtual = 2446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     4|
|3     |LUT3 |     6|
|4     |LUT4 |     7|
|5     |LUT5 |     4|
|6     |LUT6 |    76|
|7     |FDRE |   143|
|8     |FDSE |     1|
|9     |LD   |    31|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:02:14 . Memory (MB): peak = 2478.031 ; gain = 666.309 ; free physical = 138 ; free virtual = 2446
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:36 . Memory (MB): peak = 2478.031 ; gain = 516.559 ; free physical = 137 ; free virtual = 2437
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:02:16 . Memory (MB): peak = 2478.039 ; gain = 666.309 ; free physical = 144 ; free virtual = 2439
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2478.039 ; gain = 0.000 ; free physical = 207 ; free virtual = 2437
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2478.039 ; gain = 0.000 ; free physical = 1192 ; free virtual = 3440
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  LD => LDCE: 31 instances

Synth Design complete | Checksum: 3eaf6034
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:02:33 . Memory (MB): peak = 2478.039 ; gain = 998.496 ; free physical = 1194 ; free virtual = 3445
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1521.500; main = 1315.563; forked = 319.943
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3541.664; main = 2478.035; forked = 1063.629
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2502.043 ; gain = 0.000 ; free physical = 1207 ; free virtual = 3459
INFO: [Common 17-1381] The checkpoint '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.runs/User_IHM_control_control_v2_ip_0_0_synth_1/User_IHM_control_control_v2_ip_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:08 . Memory (MB): peak = 2502.043 ; gain = 24.004 ; free physical = 1176 ; free virtual = 3447
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP User_IHM_control_control_v2_ip_0_0, cache-ID = 8e3a7f75b80ae88c
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.043 ; gain = 0.000 ; free physical = 1161 ; free virtual = 3456
INFO: [Common 17-1381] The checkpoint '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.runs/User_IHM_control_control_v2_ip_0_0_synth_1/User_IHM_control_control_v2_ip_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file User_IHM_control_control_v2_ip_0_0_utilization_synth.rpt -pb User_IHM_control_control_v2_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 12:34:38 2024...
