// Seed: 2491954892
module module_0 #(
    parameter id_2 = 32'd99
) (
    id_1
);
  output wire id_1;
  wire _id_2;
  wire [-1 : id_2] id_3;
  wire id_4;
  logic id_5;
  wire id_6;
endmodule : SymbolIdentifier
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout reg id_2;
  inout wire id_1;
  module_0 modCall_1 (id_1);
  always id_2 <= id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8[-1 :-1]
);
  output logic [7:0] id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  module_0 modCall_1 (id_3);
  inout tri1 id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_9;
  wire  id_10;
  assign id_4 = id_6 | -1;
endmodule
