\hypertarget{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields}{}\section{\+\_\+hw\+\_\+sim\+\_\+sopt7\+:\+:\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields Struct Reference}
\label{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields}\index{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_a035107dfb03ecd76ac26b0cfbd447b86}{A\+D\+C0\+T\+R\+G\+S\+EL}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_a814ef58edb6d59ed2e9a26e1df2f2599}{A\+D\+C0\+P\+R\+E\+T\+R\+G\+S\+EL}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_ae7b94d05c8c270bf3203cd83329b2480}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_ae7e967483c1f6d91e0cb573b243556bd}{A\+D\+C0\+A\+L\+T\+T\+R\+G\+EN}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_a87b349c425fe8493e9b6a1c9efef0994}{A\+D\+C1\+T\+R\+G\+S\+EL}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_a0ad0ecac66b2a15657d3506ee586b6a8}{A\+D\+C1\+P\+R\+E\+T\+R\+G\+S\+EL}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_ad8596a29bbf7f0a895d1c73ea3258908}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_acf569fe7d32c26bf869774b9f14d10b3}{A\+D\+C1\+A\+L\+T\+T\+R\+G\+EN}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_ad86c8a285e23a3c2a7bca0f07c1af6f9}{R\+E\+S\+E\+R\+V\+E\+D2}\+: 16
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}!A\+D\+C0\+A\+L\+T\+T\+R\+G\+EN@{A\+D\+C0\+A\+L\+T\+T\+R\+G\+EN}}
\index{A\+D\+C0\+A\+L\+T\+T\+R\+G\+EN@{A\+D\+C0\+A\+L\+T\+T\+R\+G\+EN}!\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+D\+C0\+A\+L\+T\+T\+R\+G\+EN}{ADC0ALTTRGEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields\+::\+A\+D\+C0\+A\+L\+T\+T\+R\+G\+EN}\hypertarget{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_ae7e967483c1f6d91e0cb573b243556bd}{}\label{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_ae7e967483c1f6d91e0cb573b243556bd}
\mbox{[}7\mbox{]} A\+D\+C0 alternate trigger enable \index{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}!A\+D\+C0\+P\+R\+E\+T\+R\+G\+S\+EL@{A\+D\+C0\+P\+R\+E\+T\+R\+G\+S\+EL}}
\index{A\+D\+C0\+P\+R\+E\+T\+R\+G\+S\+EL@{A\+D\+C0\+P\+R\+E\+T\+R\+G\+S\+EL}!\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+D\+C0\+P\+R\+E\+T\+R\+G\+S\+EL}{ADC0PRETRGSEL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields\+::\+A\+D\+C0\+P\+R\+E\+T\+R\+G\+S\+EL}\hypertarget{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_a814ef58edb6d59ed2e9a26e1df2f2599}{}\label{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_a814ef58edb6d59ed2e9a26e1df2f2599}
\mbox{[}4\mbox{]} A\+D\+C0 pretrigger select \index{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}!A\+D\+C0\+T\+R\+G\+S\+EL@{A\+D\+C0\+T\+R\+G\+S\+EL}}
\index{A\+D\+C0\+T\+R\+G\+S\+EL@{A\+D\+C0\+T\+R\+G\+S\+EL}!\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+D\+C0\+T\+R\+G\+S\+EL}{ADC0TRGSEL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields\+::\+A\+D\+C0\+T\+R\+G\+S\+EL}\hypertarget{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_a035107dfb03ecd76ac26b0cfbd447b86}{}\label{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_a035107dfb03ecd76ac26b0cfbd447b86}
\mbox{[}3\+:0\mbox{]} A\+D\+C0 trigger select \index{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}!A\+D\+C1\+A\+L\+T\+T\+R\+G\+EN@{A\+D\+C1\+A\+L\+T\+T\+R\+G\+EN}}
\index{A\+D\+C1\+A\+L\+T\+T\+R\+G\+EN@{A\+D\+C1\+A\+L\+T\+T\+R\+G\+EN}!\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+A\+L\+T\+T\+R\+G\+EN}{ADC1ALTTRGEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields\+::\+A\+D\+C1\+A\+L\+T\+T\+R\+G\+EN}\hypertarget{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_acf569fe7d32c26bf869774b9f14d10b3}{}\label{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_acf569fe7d32c26bf869774b9f14d10b3}
\mbox{[}15\mbox{]} A\+D\+C1 alternate trigger enable \index{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}!A\+D\+C1\+P\+R\+E\+T\+R\+G\+S\+EL@{A\+D\+C1\+P\+R\+E\+T\+R\+G\+S\+EL}}
\index{A\+D\+C1\+P\+R\+E\+T\+R\+G\+S\+EL@{A\+D\+C1\+P\+R\+E\+T\+R\+G\+S\+EL}!\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+P\+R\+E\+T\+R\+G\+S\+EL}{ADC1PRETRGSEL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields\+::\+A\+D\+C1\+P\+R\+E\+T\+R\+G\+S\+EL}\hypertarget{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_a0ad0ecac66b2a15657d3506ee586b6a8}{}\label{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_a0ad0ecac66b2a15657d3506ee586b6a8}
\mbox{[}12\mbox{]} A\+D\+C1 pre-\/trigger select \index{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}!A\+D\+C1\+T\+R\+G\+S\+EL@{A\+D\+C1\+T\+R\+G\+S\+EL}}
\index{A\+D\+C1\+T\+R\+G\+S\+EL@{A\+D\+C1\+T\+R\+G\+S\+EL}!\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+T\+R\+G\+S\+EL}{ADC1TRGSEL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields\+::\+A\+D\+C1\+T\+R\+G\+S\+EL}\hypertarget{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_a87b349c425fe8493e9b6a1c9efef0994}{}\label{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_a87b349c425fe8493e9b6a1c9efef0994}
\mbox{[}11\+:8\mbox{]} A\+D\+C1 trigger select \index{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_ae7b94d05c8c270bf3203cd83329b2480}{}\label{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_ae7b94d05c8c270bf3203cd83329b2480}
\mbox{[}6\+:5\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_ad8596a29bbf7f0a895d1c73ea3258908}{}\label{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_ad8596a29bbf7f0a895d1c73ea3258908}
\mbox{[}14\+:13\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt7\+::\+\_\+hw\+\_\+sim\+\_\+sopt7\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_ad86c8a285e23a3c2a7bca0f07c1af6f9}{}\label{struct__hw__sim__sopt7_1_1__hw__sim__sopt7__bitfields_ad86c8a285e23a3c2a7bca0f07c1af6f9}
\mbox{[}31\+:16\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
