<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>j-marjanovic.io</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi4_activity_led</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">slot0:slot1:slot2</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>slot0</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:monitor spirit:interfaceMode="slave"/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slot0_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slot0_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slot0_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slot0_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SLOT0.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SLOT0.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SLOT0.PROTOCOL">AXI4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SLOT0.DATA_WIDTH">128</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SLOT0.ID_WIDTH">5</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SLOT0.SUPPORTS_NARROW_BURST">1</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>slot1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:monitor spirit:interfaceMode="slave"/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slot1_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slot1_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slot1_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slot1_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SLOT1.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SLOT1.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SLOT1.PROTOCOL">AXI4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SLOT1.DATA_WIDTH">128</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SLOT1.ID_WIDTH">5</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SLOT1.SUPPORTS_NARROW_BURST">1</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>slot2</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:monitor spirit:interfaceMode="slave"/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slot2_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slot2_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slot2_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slot2_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SLOT2.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SLOT2.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SLOT2.PROTOCOL">AXI4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SLOT2.DATA_WIDTH">128</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SLOT2.ID_WIDTH">5</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SLOT2.SUPPORTS_NARROW_BURST">1</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>axi4_activity_led</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3405dabb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>axi4_activity_led</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3405dabb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>176ebc6f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slot0_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slot0_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slot0_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slot0_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slot1_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slot1_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slot1_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slot1_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slot2_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slot2_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slot2_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slot2_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>LED</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>PULSE_LEN_CYCLES</spirit:name>
        <spirit:displayName>Pulse Len Cycles</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PULSE_LEN_CYCLES">25000000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi4_activity_led.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3405dabb</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi4_activity_led.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi4_activity_led_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_176ebc6f</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Indicate AXI activity on an LED</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>PULSE_LEN_CYCLES</spirit:name>
      <spirit:displayName>Pulse Len Cycles</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PULSE_LEN_CYCLES">25000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi4_activity_led_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI4 Activity LED</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-12-26T16:39:18Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7087bd92_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@698a2bb1_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d685203_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d380194_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cf64329_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7832ddf1_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@471cbf86_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24398387_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18b5b83c_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@753444cd_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34b50982_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4273e661_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57a93919_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d6c3ecd_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72799c7c_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6eaf1f7_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@292051c8_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10973f0c_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79adad72_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63f21793_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32dd8eea_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a77a54d_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7043c61c_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ace6133_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21781b32_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c270ded_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d117af4_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d16e353_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76a20d28_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@98899be_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e4c6876_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d448dba_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@372d382_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@dcce2b5_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@315aba0b_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39a22ac2_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a556f4e_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43a1c457_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68eed40f_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36f722b4_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@346388d0_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59268f50_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6176f26d_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10071efe_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67550a6d_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@394ce0a8_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7641b084_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ad573eb_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6827a267_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34d1c933_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77d3b806_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@471f3c43_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69af29b5_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51650575_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bb2af95_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@502d9e87_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b5085de_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ab1809c_ARCHIVE_LOCATION">/home/jan/FPGA/Chisel/chisel-stuff/example-12-axi-proxy/ultra96v2_prj/ip_cores/axi4-activity-led</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c9696763"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="53950fa8"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="966b6c23"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="1c76b243"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="6fcf829d"/>
      <xilinx:targetDRCs>
        <xilinx:targetDRC xilinx:tool="ipi">
          <xilinx:targetDRCOption xilinx:name="ignore_freq_hz" xilinx:value="false"/>
        </xilinx:targetDRC>
      </xilinx:targetDRCs>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
