// Seed: 3756470992
module module_0;
  assign module_1.id_2 = 0;
  wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    output supply1 id_2,
    output supply0 id_3,
    input tri1 id_4,
    input uwire id_5,
    input wire id_6,
    output wand id_7,
    input supply0 id_8,
    input wor id_9
    , id_14,
    input tri1 id_10,
    input supply0 id_11,
    input wand id_12
);
  assign id_1 = -1'd0 | -1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri   id_0,
    input  uwire id_1
);
  module_0 modCall_1 ();
  integer [1 : -1] id_3;
  wire id_4;
  assign id_0 = 1;
  not primCall (id_0, id_1);
endmodule
