#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun  7 08:15:38 2022
# Process ID: 25928
# Current directory: D:/VivadoProject/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent50800 D:\VivadoProject\project_1\project_1.xpr
# Log file: D:/VivadoProject/project_1/vivado.log
# Journal file: D:/VivadoProject/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProject/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado01/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 796.277 ; gain = 182.258
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3812] value for parameter 'index_high' is not constant [D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/sim_cache_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun  7 08:28:51 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 855.164 ; gain = 33.570
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 855.164 ; gain = 33.570
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 856.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 861.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 861.695 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 861.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 871.309 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 871.309 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 898.695 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 898.695 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 945.059 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 945.059 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 945.059 ; gain = 0.000
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 950.863 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 950.863 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_bp {D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v} 138
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
Stopped at time : 60 ns : File "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" Line 138
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/VivadoProject/project_1/project_1.runs/synth_1

add_bp {D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v} 142
run 10 ns
run 10 ns
remove_bps -file {D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v} -line 142
remove_bps -file {D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v} -line 138
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 960.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 960.379 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 977.973 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 977.973 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 977.973 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 977.973 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 977.973 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 977.973 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 977.973 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 977.973 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 977.973 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
run 20 ns
run 20 ns
run 20 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1445.219 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1445.219 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/sim_cache/ch}} 
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
run 20 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1445.219 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1445.219 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1445.219 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1445.219 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1445.219 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1445.219 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1445.219 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1445.219 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
add_bp {D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v} 86
remove_bps -file {D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v} -line 86
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1445.219 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1445.219 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1445.219 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1445.219 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1445.219 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1445.219 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_cache' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_cache_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_1/project_1.srcs/sim_1/new/sim_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cache
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado01/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92781e602b8f47408e56409f01cb0917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cache_behav xil_defaultlib.sim_cache xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.sim_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cache_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_cache_behav -key {Behavioral:sim_1:Functional:sim_cache} -tclbatch {sim_cache.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_cache.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1445.219 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_cache_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1445.219 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  7 11:36:24 2022...
