TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfc5d1b.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -DPLAYER -DALL -DD3500 -DMMC -DLIION -DPL3_FB
                                3 ;          -DSTMP_BUILD_PLAYER -DPLAYER_BUILD -DPLAYER -DSTFM1000_LCD
                                4 ;          -DFULL_PLAYER_KERNEL -DDCDC_POWER_TRANSFER -DBACKLIGHT
                                5 ;          -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DSYNC_LYRICS
                                6 ;          -DTUNER_STFM1000 -DFM_EUROPE_REGION -DSD_USE_100KHZ_TUNING_GRID
                                7 ;          -DNEWSHINGYIH -DREAL_I2S_DATA -DFUNCLET
                                8 ;          -DMEDIA_DDI_COUNT_HIDDEN_SYSTEM_BLOCKS -DFMTUNER -DMP3_ENCODE
                                9 ;          -DCHKDSK -DFAT16 -DDEBUG -DDEVICE_3500 -DSDK2400 -DENGR_BD
                               10 ;          -DUSE_PLAYLIST3 -DBATTERY_TYPE_LI_ION -DBATTERY_CHARGE -w68 -w66
                               11 ;          -I..\output_3500\include
                               12 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player
                               13 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Menus -I..\..
                               14 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                               15 ;          -I..\..\..\..\..\System\Common\symbols
                               16 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Display
                               17 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                               18 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               19 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               20 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               21 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               22 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand -I -I
                               23 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               29 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               30 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               31 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               32 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               33 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               34 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               37 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               38 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               39 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               40 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               41 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               50 ;          -I..\..\..\..\..\devicedriver\media\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               52 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
                               56 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               57 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               58 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               59 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               60 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               61 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               62 ;          -I..\..\..\..\..\libsource\sysserialnumber
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                               63 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               64 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               65 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               66 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               67 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               68 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               69 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               70 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               71 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               72 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               73 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               74 ;          -I..\..\..\..\..\System\MsgModules\Software\Effects\srswow
                               75 ;          -I..\..\..\..\..\System\Common\rtcaccess
                               76 ;          -I..\..\..\..\..\System\Common\playlist3
                               77 ;          -I..\..\..\..\..\System\Common\record
                               78 ;          -I..\..\..\..\..\System\Common\mp3filename
                               79 ;          -I..\..\..\..\..\FileSystem\chkdsk\include
                               80 ;          -I..\..\..\..\..\FileSystem\Fat32\h -DFULL_PLAYER_KERNEL
                               81 ;          -DSYNC_LYRICS -DMP3_ENCODE -DBATTERY_TYPE_LI_ION -Dk_opt_single_fat
                               82 ;          -DPL3_FB -g -O2 -R -Cs -DMS_ADPCM -DIMA_ADPCM -DWINDOWS_PCM
                               83 ;          -I..\..\..\..\..\System\MsgModules\Software\musiclib\ghdr
                               84 ;          -I..\..\..\..\..\devicedriver\display
                               85 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -MmyL
                               86 
                               94 
                               95 ; settingsmenu.c:
                               96 ; 1    |////////////////////////////////////////////////////////////////////////////////
                               97 ; 2    |// SigmaTel Inc. Copyright 2003
                               98 ; 3    |// Filename:            Settingsmenu.c
                               99 ; 4    |// Reviews:             DanhNguyen (06-2008)
                              100 ; 5    |// Description:         Digital Audio Player Settings such as EQ mode, play mode, contrast
                                  ,  
                              101 ; 6    |// inactivity shutdown timeout, record settings.
                              102 ; 7    |////////////////////////////////////////////////////////////////////////////////
                              103 ; 8    |
                              104 ; 9    |#include "exec.h"                                       
                              105 
                              107 
                              108 ; 1    |#ifndef EXEC_H
                              109 ; 2    |#define EXEC_H
                              110 ; 3    |
                              111 ; 4    |
                              112 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                              113 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                              114 ; 7    |long _asmfunc SysGetCurrentTime(void);
                              115 ; 8    |
                              116 ; 9    |
                              117 ; 10   |#endif
                              118 
                              120 
                              121 ; 10   |#include "types.h"
                              122 
                              124 
                              125 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              126 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              127 ; 3    |//
                              128 ; 4    |// Filename: types.h
                              129 ; 5    |// Description: Standard data types
                              130 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              131 ; 7    |
                              132 ; 8    |#ifndef _TYPES_H
                              133 ; 9    |#define _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              134 ; 10   |
                              135 ; 11   |// TODO:  move this outta here!
                              136 ; 12   |#if !defined(NOERROR)
                              137 ; 13   |#define NOERROR 0
                              138 ; 14   |#define SUCCESS 0
                              139 ; 15   |#endif 
                              140 ; 16   |#if !defined(SUCCESS)
                              141 ; 17   |#define SUCCESS  0
                              142 ; 18   |#endif
                              143 ; 19   |#if !defined(ERROR)
                              144 ; 20   |#define ERROR   -1
                              145 ; 21   |#endif
                              146 ; 22   |#if !defined(FALSE)
                              147 ; 23   |#define FALSE 0
                              148 ; 24   |#endif
                              149 ; 25   |#if !defined(TRUE)
                              150 ; 26   |#define TRUE  1
                              151 ; 27   |#endif
                              152 ; 28   |
                              153 ; 29   |#if !defined(NULL)
                              154 ; 30   |#define NULL 0
                              155 ; 31   |#endif
                              156 ; 32   |
                              157 ; 33   |#define MAX_INT     0x7FFFFF
                              158 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              159 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              160 ; 36   |#define MAX_ULONG   (-1) 
                              161 ; 37   |
                              162 ; 38   |#define WORD_SIZE   24              // word size in bits
                              163 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              164 ; 40   |
                              165 ; 41   |
                              166 ; 42   |#define BYTE    unsigned char       // btVarName
                              167 ; 43   |#define CHAR    signed char         // cVarName
                              168 ; 44   |#define USHORT  unsigned short      // usVarName
                              169 ; 45   |#define SHORT   unsigned short      // sVarName
                              170 ; 46   |#define WORD    unsigned int        // wVarName
                              171 ; 47   |#define INT     signed int          // iVarName
                              172 ; 48   |#define DWORD   unsigned long       // dwVarName
                              173 ; 49   |#define LONG    signed long         // lVarName
                              174 ; 50   |#define BOOL    unsigned int        // bVarName
                              175 ; 51   |#define FRACT   _fract              // frVarName
                              176 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              177 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              178 ; 54   |#define FLOAT   float               // fVarName
                              179 ; 55   |#define DBL     double              // dVarName
                              180 ; 56   |#define ENUM    enum                // eVarName
                              181 ; 57   |#define CMX     _complex            // cmxVarName
                              182 ; 58   |typedef WORD UCS3;                   // 
                              183 ; 59   |
                              184 ; 60   |#define UINT16  unsigned short
                              185 ; 61   |#define UINT8   unsigned char   
                              186 ; 62   |#define UINT32  unsigned long
                              187 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              188 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              189 ; 65   |#define WCHAR   UINT16
                              190 ; 66   |
                              191 ; 67   |//UINT128 is 16 bytes or 6 words
                              192 ; 68   |typedef struct UINT128_3500 {   
                              193 ; 69   |    int val[6];     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              194 ; 70   |} UINT128_3500;
                              195 ; 71   |
                              196 ; 72   |#define UINT128   UINT128_3500
                              197 ; 73   |
                              198 ; 74   |// Little endian word packed byte strings:   
                              199 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              200 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              201 ; 77   |// Little endian word packed byte strings:   
                              202 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              203 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              204 ; 80   |
                              205 ; 81   |// Declare Memory Spaces To Use When Coding
                              206 ; 82   |// A. Sector Buffers
                              207 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              208 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              209 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              210 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              211 
                              213 
                              214 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              215 ; 88   |// B. Media DDI Memory
                              216 ; 89   |#define MEDIA_DDI_MEM _Y
                              217 ; 90   |
                              218 ; 91   |
                              219 ; 92   |
                              220 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              221 ; 94   |// Examples of circular pointers:
                              222 ; 95   |//    INT CIRC cpiVarName
                              223 ; 96   |//    DWORD CIRC cpdwVarName
                              224 ; 97   |
                              225 ; 98   |#define RETCODE INT                 // rcVarName
                              226 ; 99   |
                              227 ; 100  |// generic bitfield structure
                              228 ; 101  |struct Bitfield {
                              229 ; 102  |    unsigned int B0  :1;
                              230 ; 103  |    unsigned int B1  :1;
                              231 ; 104  |    unsigned int B2  :1;
                              232 ; 105  |    unsigned int B3  :1;
                              233 ; 106  |    unsigned int B4  :1;
                              234 ; 107  |    unsigned int B5  :1;
                              235 ; 108  |    unsigned int B6  :1;
                              236 ; 109  |    unsigned int B7  :1;
                              237 ; 110  |    unsigned int B8  :1;
                              238 ; 111  |    unsigned int B9  :1;
                              239 ; 112  |    unsigned int B10 :1;
                              240 ; 113  |    unsigned int B11 :1;
                              241 ; 114  |    unsigned int B12 :1;
                              242 ; 115  |    unsigned int B13 :1;
                              243 ; 116  |    unsigned int B14 :1;
                              244 ; 117  |    unsigned int B15 :1;
                              245 ; 118  |    unsigned int B16 :1;
                              246 ; 119  |    unsigned int B17 :1;
                              247 ; 120  |    unsigned int B18 :1;
                              248 ; 121  |    unsigned int B19 :1;
                              249 ; 122  |    unsigned int B20 :1;
                              250 ; 123  |    unsigned int B21 :1;
                              251 ; 124  |    unsigned int B22 :1;
                              252 ; 125  |    unsigned int B23 :1;
                              253 ; 126  |};
                              254 ; 127  |
                              255 ; 128  |union BitInt {
                              256 ; 129  |        struct Bitfield B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                              257 ; 130  |        int        I;
                              258 ; 131  |};
                              259 ; 132  |
                              260 ; 133  |#define MAX_MSG_LENGTH 10
                              261 ; 134  |struct CMessage
                              262 ; 135  |{
                              263 ; 136  |        unsigned int m_uLength;
                              264 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              265 ; 138  |};
                              266 ; 139  |
                              267 ; 140  |typedef struct {
                              268 ; 141  |    WORD m_wLength;
                              269 ; 142  |    WORD m_wMessage;
                              270 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              271 ; 144  |} Message;
                              272 ; 145  |
                              273 ; 146  |struct MessageQueueDescriptor
                              274 ; 147  |{
                              275 ; 148  |        int *m_pBase;
                              276 ; 149  |        int m_iModulo;
                              277 ; 150  |        int m_iSize;
                              278 ; 151  |        int *m_pHead;
                              279 ; 152  |        int *m_pTail;
                              280 ; 153  |};
                              281 ; 154  |
                              282 ; 155  |struct ModuleEntry
                              283 ; 156  |{
                              284 ; 157  |    int m_iSignaledEventMask;
                              285 ; 158  |    int m_iWaitEventMask;
                              286 ; 159  |    int m_iResourceOfCode;
                              287 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              288 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              289 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              290 ; 163  |    int m_uTimeOutHigh;
                              291 ; 164  |    int m_uTimeOutLow;
                              292 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              293 ; 166  |};
                              294 ; 167  |
                              295 ; 168  |union WaitMask{
                              296 ; 169  |    struct B{
                              297 ; 170  |        unsigned int m_bNone     :1;
                              298 ; 171  |        unsigned int m_bMessage  :1;
                              299 ; 172  |        unsigned int m_bTimer    :1;
                              300 ; 173  |        unsigned int m_bButton   :1;
                              301 ; 174  |    } B;
                              302 ; 175  |    int I;
                              303 ; 176  |} ;
                              304 ; 177  |
                              305 ; 178  |
                              306 ; 179  |struct Button {
                              307 ; 180  |        WORD wButtonEvent;
                              308 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              309 ; 182  |};
                              310 ; 183  |
                              311 ; 184  |struct Message {
                              312 ; 185  |        WORD wMsgLength;
                              313 ; 186  |        WORD wMsgCommand;
                              314 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              315 ; 188  |};
                              316 ; 189  |
                              317 ; 190  |union EventTypes {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                              318 ; 191  |        struct CMessage msg;
                              319 ; 192  |        struct Button Button ;
                              320 ; 193  |        struct Message Message;
                              321 ; 194  |};
                              322 ; 195  |
                              323 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              324 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              325 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              326 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              327 ; 200  |
                              328 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              329 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              330 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              331 ; 204  |
                              332 ; 205  |#if DEBUG
                              333 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              334 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              335 ; 208  |#else 
                              336 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              337 ; 210  |#define DebugBuildAssert(x)    
                              338 ; 211  |#endif
                              339 ; 212  |
                              340 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              341 ; 214  |//  #pragma asm
                              342 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              343 ; 216  |//  #pragma endasm
                              344 ; 217  |
                              345 ; 218  |
                              346 ; 219  |#ifdef COLOR_262K
                              347 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              348 ; 221  |#elif defined(COLOR_65K)
                              349 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              350 ; 223  |#else
                              351 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              352 ; 225  |#endif
                              353 ; 226  |    
                              354 ; 227  |#endif // #ifndef _TYPES_H
                              355 
                              357 
                              358 ; 11   |#include "menumanager.h"
                              359 
                              361 
                              362 ; 1    |#ifndef _EXEC_H
                              363 ; 2    |#define _EXEC_H
                              364 ; 3    |
                              365 ; 4    |#include "types.h"
                              366 
                              368 
                              369 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              370 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              371 ; 3    |//
                              372 ; 4    |// Filename: types.h
                              373 ; 5    |// Description: Standard data types
                              374 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              375 ; 7    |
                              376 ; 8    |#ifndef _TYPES_H
                              377 ; 9    |#define _TYPES_H
                              378 ; 10   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                              379 ; 11   |// TODO:  move this outta here!
                              380 ; 12   |#if !defined(NOERROR)
                              381 ; 13   |#define NOERROR 0
                              382 ; 14   |#define SUCCESS 0
                              383 ; 15   |#endif 
                              384 ; 16   |#if !defined(SUCCESS)
                              385 ; 17   |#define SUCCESS  0
                              386 ; 18   |#endif
                              387 ; 19   |#if !defined(ERROR)
                              388 ; 20   |#define ERROR   -1
                              389 ; 21   |#endif
                              390 ; 22   |#if !defined(FALSE)
                              391 ; 23   |#define FALSE 0
                              392 ; 24   |#endif
                              393 ; 25   |#if !defined(TRUE)
                              394 ; 26   |#define TRUE  1
                              395 ; 27   |#endif
                              396 ; 28   |
                              397 ; 29   |#if !defined(NULL)
                              398 ; 30   |#define NULL 0
                              399 ; 31   |#endif
                              400 ; 32   |
                              401 ; 33   |#define MAX_INT     0x7FFFFF
                              402 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              403 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              404 ; 36   |#define MAX_ULONG   (-1) 
                              405 ; 37   |
                              406 ; 38   |#define WORD_SIZE   24              // word size in bits
                              407 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              408 ; 40   |
                              409 ; 41   |
                              410 ; 42   |#define BYTE    unsigned char       // btVarName
                              411 ; 43   |#define CHAR    signed char         // cVarName
                              412 ; 44   |#define USHORT  unsigned short      // usVarName
                              413 ; 45   |#define SHORT   unsigned short      // sVarName
                              414 ; 46   |#define WORD    unsigned int        // wVarName
                              415 ; 47   |#define INT     signed int          // iVarName
                              416 ; 48   |#define DWORD   unsigned long       // dwVarName
                              417 ; 49   |#define LONG    signed long         // lVarName
                              418 ; 50   |#define BOOL    unsigned int        // bVarName
                              419 ; 51   |#define FRACT   _fract              // frVarName
                              420 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              421 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              422 ; 54   |#define FLOAT   float               // fVarName
                              423 ; 55   |#define DBL     double              // dVarName
                              424 ; 56   |#define ENUM    enum                // eVarName
                              425 ; 57   |#define CMX     _complex            // cmxVarName
                              426 ; 58   |typedef WORD UCS3;                   // 
                              427 ; 59   |
                              428 ; 60   |#define UINT16  unsigned short
                              429 ; 61   |#define UINT8   unsigned char   
                              430 ; 62   |#define UINT32  unsigned long
                              431 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              432 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              433 ; 65   |#define WCHAR   UINT16
                              434 ; 66   |
                              435 ; 67   |//UINT128 is 16 bytes or 6 words
                              436 ; 68   |typedef struct UINT128_3500 {   
                              437 ; 69   |    int val[6];     
                              438 ; 70   |} UINT128_3500;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                              439 ; 71   |
                              440 ; 72   |#define UINT128   UINT128_3500
                              441 ; 73   |
                              442 ; 74   |// Little endian word packed byte strings:   
                              443 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              444 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              445 ; 77   |// Little endian word packed byte strings:   
                              446 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              447 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              448 ; 80   |
                              449 ; 81   |// Declare Memory Spaces To Use When Coding
                              450 ; 82   |// A. Sector Buffers
                              451 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              452 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              453 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              454 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              455 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              456 ; 88   |// B. Media DDI Memory
                              457 ; 89   |#define MEDIA_DDI_MEM _Y
                              458 ; 90   |
                              459 ; 91   |
                              460 ; 92   |
                              461 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              462 ; 94   |// Examples of circular pointers:
                              463 ; 95   |//    INT CIRC cpiVarName
                              464 ; 96   |//    DWORD CIRC cpdwVarName
                              465 ; 97   |
                              466 ; 98   |#define RETCODE INT                 // rcVarName
                              467 ; 99   |
                              468 ; 100  |// generic bitfield structure
                              469 ; 101  |struct Bitfield {
                              470 ; 102  |    unsigned int B0  :1;
                              471 ; 103  |    unsigned int B1  :1;
                              472 ; 104  |    unsigned int B2  :1;
                              473 ; 105  |    unsigned int B3  :1;
                              474 ; 106  |    unsigned int B4  :1;
                              475 ; 107  |    unsigned int B5  :1;
                              476 ; 108  |    unsigned int B6  :1;
                              477 ; 109  |    unsigned int B7  :1;
                              478 ; 110  |    unsigned int B8  :1;
                              479 ; 111  |    unsigned int B9  :1;
                              480 ; 112  |    unsigned int B10 :1;
                              481 ; 113  |    unsigned int B11 :1;
                              482 ; 114  |    unsigned int B12 :1;
                              483 ; 115  |    unsigned int B13 :1;
                              484 ; 116  |    unsigned int B14 :1;
                              485 ; 117  |    unsigned int B15 :1;
                              486 ; 118  |    unsigned int B16 :1;
                              487 ; 119  |    unsigned int B17 :1;
                              488 ; 120  |    unsigned int B18 :1;
                              489 ; 121  |    unsigned int B19 :1;
                              490 ; 122  |    unsigned int B20 :1;
                              491 ; 123  |    unsigned int B21 :1;
                              492 ; 124  |    unsigned int B22 :1;
                              493 ; 125  |    unsigned int B23 :1;
                              494 ; 126  |};
                              495 ; 127  |
                              496 ; 128  |union BitInt {
                              497 ; 129  |        struct Bitfield B;
                              498 ; 130  |        int        I;
                              499 ; 131  |};
                              500 ; 132  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                              501 ; 133  |#define MAX_MSG_LENGTH 10
                              502 ; 134  |struct CMessage
                              503 ; 135  |{
                              504 ; 136  |        unsigned int m_uLength;
                              505 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              506 ; 138  |};
                              507 ; 139  |
                              508 ; 140  |typedef struct {
                              509 ; 141  |    WORD m_wLength;
                              510 ; 142  |    WORD m_wMessage;
                              511 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              512 ; 144  |} Message;
                              513 ; 145  |
                              514 ; 146  |struct MessageQueueDescriptor
                              515 ; 147  |{
                              516 ; 148  |        int *m_pBase;
                              517 ; 149  |        int m_iModulo;
                              518 ; 150  |        int m_iSize;
                              519 ; 151  |        int *m_pHead;
                              520 ; 152  |        int *m_pTail;
                              521 ; 153  |};
                              522 ; 154  |
                              523 ; 155  |struct ModuleEntry
                              524 ; 156  |{
                              525 ; 157  |    int m_iSignaledEventMask;
                              526 ; 158  |    int m_iWaitEventMask;
                              527 ; 159  |    int m_iResourceOfCode;
                              528 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              529 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              530 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              531 ; 163  |    int m_uTimeOutHigh;
                              532 ; 164  |    int m_uTimeOutLow;
                              533 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              534 ; 166  |};
                              535 ; 167  |
                              536 ; 168  |union WaitMask{
                              537 ; 169  |    struct B{
                              538 ; 170  |        unsigned int m_bNone     :1;
                              539 ; 171  |        unsigned int m_bMessage  :1;
                              540 ; 172  |        unsigned int m_bTimer    :1;
                              541 ; 173  |        unsigned int m_bButton   :1;
                              542 ; 174  |    } B;
                              543 ; 175  |    int I;
                              544 ; 176  |} ;
                              545 ; 177  |
                              546 ; 178  |
                              547 ; 179  |struct Button {
                              548 ; 180  |        WORD wButtonEvent;
                              549 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              550 ; 182  |};
                              551 ; 183  |
                              552 ; 184  |struct Message {
                              553 ; 185  |        WORD wMsgLength;
                              554 ; 186  |        WORD wMsgCommand;
                              555 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              556 ; 188  |};
                              557 ; 189  |
                              558 ; 190  |union EventTypes {
                              559 ; 191  |        struct CMessage msg;
                              560 ; 192  |        struct Button Button ;
                              561 ; 193  |        struct Message Message;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                              562 ; 194  |};
                              563 ; 195  |
                              564 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              565 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              566 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              567 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              568 ; 200  |
                              569 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              570 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              571 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              572 ; 204  |
                              573 ; 205  |#if DEBUG
                              574 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              575 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              576 ; 208  |#else 
                              577 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              578 ; 210  |#define DebugBuildAssert(x)    
                              579 ; 211  |#endif
                              580 ; 212  |
                              581 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              582 ; 214  |//  #pragma asm
                              583 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              584 ; 216  |//  #pragma endasm
                              585 ; 217  |
                              586 ; 218  |
                              587 ; 219  |#ifdef COLOR_262K
                              588 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              589 ; 221  |#elif defined(COLOR_65K)
                              590 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              591 ; 223  |#else
                              592 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              593 ; 225  |#endif
                              594 ; 226  |    
                              595 ; 227  |#endif // #ifndef _TYPES_H
                              596 
                              598 
                              599 ; 5    |
                              600 ; 6    |int _asmfunc SysWaitOnEvent(unsigned int uEvent,struct CMessage *,int uLength);
                              601 ; 7    |int _asmfunc SysCallFunction(unsigned int RESOURCE,int _reentrant (int,int,int*),  int, in
                                  t, int *);
                              602 ; 8    |
                              603 ; 9    |#if !defined(NULL)
                              604 ; 10   |#define NULL 0
                              605 ; 11   |#endif 
                              606 ; 12   |
                              607 ; 13   |#if !defined(FALSE)
                              608 ; 14   |#define FALSE 0
                              609 ; 15   |#endif
                              610 ; 16   |#if !defined(TRUE)
                              611 ; 17   |#define TRUE  !FALSE
                              612 ; 18   |#endif
                              613 ; 19   |
                              614 ; 20   |// The same memory location contains either a menu message or button event. 
                              615 ; 21   |// The button info is stored in the first word or the entire message is stored.
                              616 ; 22   |
                              617 ; 23   |// CMessage is kept for backards compatibility.
                              618 ; 24   |// The union and 2 new structures are added to aid in readability.
                              619 ; 25   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                              620 ; 26   |
                              621 ; 27   |#include "messages.h"
                              622 
                              624 
                              625 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                              626 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                              627 ; 3    |// Message defs
                              628 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                              629 ; 5    |
                              630 ; 6    |#if (!defined(MSGEQU_INC))
                              631 ; 7    |#define MSGEQU_INC 1
                              632 ; 8    |
                              633 ; 9    |
                              634 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                              635 ; 11   |
                              636 ; 12   |
                              637 ; 13   |#define MSG_TYPE_DECODER 0x000000
                              638 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                              639 ; 15   |#define MSG_TYPE_PARSER 0x020000
                              640 ; 16   |#define MSG_TYPE_LCD 0x030000
                              641 ; 17   |#define MSG_TYPE_MIXER 0x040000
                              642 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                              643 ; 19   |#define MSG_TYPE_MENU 0x060000
                              644 ; 20   |#define MSG_TYPE_LED 0x070000
                              645 ; 21   |#define MSG_TYPE_TUNER 0x080000
                              646 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                              647 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                              648 ; 24   |// Equalizer and other effects
                              649 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                              650 ; 26   |#if (defined(USE_PLAYLIST3))
                              651 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                              652 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                              653 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                              654 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                              655 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                              656 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                              657 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                              658 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                              659 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                              660 ; 36   |#if defined(USE_PLAYLIST5)
                              661 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                              662 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                              663 ; 39   |#endif // if @def('USE_PLAYLIST5')
                              664 ; 40   |
                              665 ; 41   |// Message Structure Offsets
                              666 ; 42   |#define MSG_Length 0
                              667 ; 43   |#define MSG_ID 1
                              668 ; 44   |#define MSG_Argument1 2
                              669 ; 45   |#define MSG_Argument2 3
                              670 ; 46   |#define MSG_Argument3 4
                              671 ; 47   |#define MSG_Argument4 5
                              672 ; 48   |#define MSG_Argument5 6
                              673 ; 49   |#define MSG_Argument6 7
                              674 ; 50   |
                              675 ; 51   |
                              676 ; 52   |
                              677 ; 53   |// LCD Message IDs
                              678 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                              679 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                              680 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                              681 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                              682 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                              683 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                              684 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                              685 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                              686 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                              687 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                              688 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                              689 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                              690 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                              691 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                              692 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                              693 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                              694 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                              695 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                              696 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                              697 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                              698 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                              699 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                              700 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                              701 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                              702 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                              703 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                              704 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                              705 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                              706 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                              707 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                              708 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                              709 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                              710 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                              711 ; 87   |//send a NULL as Param1 to return to root frame buffer
                              712 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                              713 ; 89   |//Param1 = left
                              714 ; 90   |//Param2 = top
                              715 ; 91   |//Param3 = right
                              716 ; 92   |//Param4 = bottom
                              717 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                              718 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                              719 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                              720 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                              721 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                              722 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                              723 ; 99   |
                              724 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                              725 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                              726 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                              727 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                              728 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                              729 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                              730 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                              731 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                              732 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                              733 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                              734 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                              735 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                              736 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                              737 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                              738 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                              739 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                              740 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                              741 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                              742 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                              743 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                              744 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                              745 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                              746 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                              747 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                              748 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                              749 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                              750 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                              751 ; 127  |
                              752 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                              753 ; 129  |
                              754 ; 130  |#if defined(CLCD_16BIT)
                              755 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                              756 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                              757 ; 133  |
                              758 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                              759 ; 135  |#else 
                              760 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                              761 ; 137  |#endif
                              762 ; 138  |
                              763 ; 139  |// If you change the LCD message ID's then you must
                              764 ; 140  |// also change the jump table in lcdapi.asm
                              765 ; 141  |
                              766 ; 142  |// Character LCD Message IDs
                              767 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                              768 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                              769 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                              770 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                              771 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                              772 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                              773 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                              774 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                              775 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                              776 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                              777 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                              778 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                              779 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                              780 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                              781 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                              782 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                              783 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                              784 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                              785 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                              786 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                              787 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                              788 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                              789 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                              790 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                              791 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                              792 ; 168  |// also change the jump table in lcdapi.asm
                              793 ; 169  |
                              794 ; 170  |// Decoder Message IDs
                              795 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                              796 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                              797 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                              798 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                              799 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                              800 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                              801 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                              802 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                              803 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                              804 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                              805 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                              806 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                              807 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                              808 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                              809 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                              810 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                              811 ; 187  |// If you change the Decoder message ID's, then you must
                              812 ; 188  |// also change the jump table in decoder_overlay.asm
                              813 ; 189  |// and in dec_adpcm_overlay.asm.
                              814 ; 190  |
                              815 ; 191  |// Encoder Message IDs
                              816 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                              817 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                              818 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                              819 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                              820 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                              821 ; 197  |// If you change the Encoder message ID's, then you must
                              822 ; 198  |// also change the jump table in all encoder overlay modules.
                              823 ; 199  |
                              824 ; 200  |// Parser Message IDs
                              825 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                              826 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                              827 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                              828 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                              829 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                              830 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                              831 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                              832 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                              833 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                              834 ; 210  |// If you change the Parser message ID's, then you must
                              835 ; 211  |// also change the jump table in parser.asm
                              836 ; 212  |
                              837 ; 213  |// Button Message IDs
                              838 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                              839 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                              840 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                              841 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                              842 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                              843 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                              844 ; 220  |
                              845 ; 221  |// Mixer Message IDs
                              846 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                              847 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                              848 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                              849 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                              850 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                              851 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                              852 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                              853 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                              854 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                              855 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                              856 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                              857 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                              858 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                              859 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                              860 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                              861 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                              862 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                              863 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                              864 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                              865 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                              866 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                              867 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                              868 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                              869 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                              870 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                              871 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                              872 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                              873 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                              874 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                              875 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                              876 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                              877 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                              878 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                              879 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                              880 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                              881 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                              882 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                              883 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                              884 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                              885 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                              886 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                              887 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                              888 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                              889 ; 265  |// If you change the mixer message ID's then you must
                              890 ; 266  |// also change the jump table in mixer.asm
                              891 ; 267  |#define MIXER_ON 0
                              892 ; 268  |#define MIXER_OFF 1
                              893 ; 269  |
                              894 ; 270  |
                              895 ; 271  |// System Message IDs
                              896 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                              897 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                              898 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                              899 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                              900 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                              901 ; 277  |// If you change the system message ID's then you must
                              902 ; 278  |// also change the jump table in systemapi.asm
                              903 ; 279  |
                              904 ; 280  |// Menu IDs
                              905 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                              906 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                              907 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                              908 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                              909 ; 285  |//sub parameters for this message:
                              910 ; 286  |#define RECORDER_START 0
                              911 ; 287  |#define RECORDER_PAUSE 0x2000
                              912 ; 288  |#define RECORDER_RESUME 0x4000
                              913 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                              914 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                              915 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                              916 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                              917 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                              918 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                              919 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                              920 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                              921 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                              922 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                              923 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                              924 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                              925 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                              926 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                              927 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                              928 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                              929 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                              930 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                              931 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                              932 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                              933 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                              934 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                              935 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                              936 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                              937 ; 313  |
                              938 ; 314  |// Note that other versions of this file have different msg equates.
                              939 ; 315  |// If you change the system message ID's then you must
                              940 ; 316  |// also change the jump table in all menu *.asm
                              941 ; 317  |
                              942 ; 318  |// LED Message IDs
                              943 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                              944 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                              945 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                              946 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                              947 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                              948 ; 324  |// If you change the LeD message ID's then you must
                              949 ; 325  |// also change the jump table in ledapi.asm
                              950 ; 326  |
                              951 ; 327  |#if (!defined(REMOVE_FM))
                              952 ; 328  |// FM Tuner Message IDs
                              953 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                              954 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                              955 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                              956 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                              957 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                              958 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                              959 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                              960 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                              961 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                              962 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                              963 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                              964 ; 340  |//one parameter--the sensitivity in uV
                              965 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                              966 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                              967 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                              968 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                              969 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                              970 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                              971 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                              972 ; 348  |#endif
                              973 ; 349  |
                              974 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                              975 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                              976 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                              977 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                              978 ; 354  |
                              979 ; 355  |
                              980 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                              981 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                              982 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                              983 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                              984 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                              985 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                              986 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                              987 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                              988 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                              989 ; 365  |
                              990 ; 366  |#if (defined(USE_PLAYLIST3))
                              991 ; 367  |// Music Library
                              992 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                              993 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                              994 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                              995 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                              996 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                              997 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                              998 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                              999 ; 375  |
                             1000 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             1001 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1002 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1003 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1004 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1005 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1006 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1007 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1008 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1009 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1010 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1011 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1012 ; 388  |
                             1013 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1014 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1015 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1016 ; 392  |
                             1017 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1018 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1019 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1020 ; 396  |
                             1021 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1022 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1023 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1024 ; 400  |
                             1025 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1026 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1027 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1028 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1029 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1030 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1031 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1032 ; 408  |
                             1033 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1034 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1035 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1036 ; 412  |
                             1037 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1038 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1039 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1040 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1041 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1042 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1043 ; 419  |
                             1044 ; 420  |#if defined(USE_PLAYLIST5)
                             1045 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1046 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1047 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1048 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1049 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1050 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1051 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1052 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1053 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1054 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1055 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1056 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1057 ; 433  |
                             1058 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1059 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1060 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1061 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1062 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1063 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1064 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1065 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1066 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1067 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1068 ; 444  |// Events
                             1069 ; 445  |// No event
                             1070 ; 446  |#define EVENT_NONE 0x000001   
                             1071 ; 447  |// A message has been posted
                             1072 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1073 ; 449  |// Run if wait time elapsed
                             1074 ; 450  |#define EVENT_TIMER 0x000004   
                             1075 ; 451  |// Run if a button event occured
                             1076 ; 452  |#define EVENT_BUTTON 0x000008   
                             1077 ; 453  |// Run if a background event occured
                             1078 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1079 ; 455  |// The executive should immediately repeat this module
                             1080 ; 456  |#define EVENT_REPEAT 0x000020   
                             1081 ; 457  |// Run the module's init routine
                             1082 ; 458  |#define EVENT_INIT 0x800000   
                             1083 ; 459  |
                             1084 ; 460  |#define EVENT_NONE_BITPOS 0
                             1085 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1086 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1087 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1088 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1089 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1090 ; 466  |#define EVENT_INIT_BITPOS 23
                             1091 ; 467  |
                             1092 ; 468  |// Parser Message Buffers
                             1093 ; 469  |#define ParserPlayBit 0
                             1094 ; 470  |#define ButtonPressBit 1
                             1095 ; 471  |#define ParserRwndBit 1
                             1096 ; 472  |#define ParserFfwdBit 2
                             1097 ; 473  |
                             1098 ; 474  |//NextSong Message Parameters
                             1099 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1100 ; 476  |#define NEXT_SONG 2             
                             1101 ; 477  |// ButtonPressBit1 cleared
                             1102 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1103 ; 479  |// ButtonPressBit1 set
                             1104 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1105 ; 481  |// NextSong + Ffwd
                             1106 ; 482  |#define NEXT_SONG_FFWD 4          
                             1107 ; 483  |
                             1108 ; 484  |//PrevSong Message Parameters
                             1109 ; 485  |// PrevSong + Stopped
                             1110 ; 486  |#define PREV_SONG 0          
                             1111 ; 487  |// PrevSong + Play
                             1112 ; 488  |#define PREV_SONG_PLAY 1          
                             1113 ; 489  |// PrevSong + Rwnd
                             1114 ; 490  |#define PREV_SONG_RWND 2          
                             1115 ; 491  |
                             1116 ; 492  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1117 ; 493  |
                             1118 ; 494  |
                             1119 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1120 ; 496  |
                             1121 ; 497  |
                             1122 
                             1124 
                             1125 ; 28   |
                             1126 ; 29   |#endif 
                             1127 
                             1129 
                             1130 ; 12   |#include "messages.h"
                             1131 
                             1133 
                             1134 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             1135 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             1136 ; 3    |// Message defs
                             1137 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             1138 ; 5    |
                             1139 ; 6    |#if (!defined(MSGEQU_INC))
                             1140 ; 7    |#define MSGEQU_INC 1
                             1141 ; 8    |
                             1142 ; 9    |
                             1143 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             1144 ; 11   |
                             1145 ; 12   |
                             1146 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             1147 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             1148 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             1149 ; 16   |#define MSG_TYPE_LCD 0x030000
                             1150 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             1151 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             1152 ; 19   |#define MSG_TYPE_MENU 0x060000
                             1153 ; 20   |#define MSG_TYPE_LED 0x070000
                             1154 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             1155 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             1156 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             1157 ; 24   |// Equalizer and other effects
                             1158 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             1159 ; 26   |#if (defined(USE_PLAYLIST3))
                             1160 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             1161 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             1162 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             1163 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             1164 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             1165 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             1166 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             1167 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             1168 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             1169 ; 36   |#if defined(USE_PLAYLIST5)
                             1170 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             1171 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             1172 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             1173 ; 40   |
                             1174 ; 41   |// Message Structure Offsets
                             1175 ; 42   |#define MSG_Length 0
                             1176 ; 43   |#define MSG_ID 1
                             1177 ; 44   |#define MSG_Argument1 2
                             1178 ; 45   |#define MSG_Argument2 3
                             1179 ; 46   |#define MSG_Argument3 4
                             1180 ; 47   |#define MSG_Argument4 5
                             1181 ; 48   |#define MSG_Argument5 6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1182 ; 49   |#define MSG_Argument6 7
                             1183 ; 50   |
                             1184 ; 51   |
                             1185 ; 52   |
                             1186 ; 53   |// LCD Message IDs
                             1187 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             1188 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             1189 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             1190 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             1191 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             1192 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             1193 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             1194 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             1195 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             1196 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             1197 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             1198 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             1199 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             1200 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             1201 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             1202 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             1203 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             1204 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             1205 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             1206 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             1207 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             1208 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             1209 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             1210 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             1211 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             1212 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             1213 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             1214 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             1215 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             1216 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             1217 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             1218 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             1219 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             1220 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             1221 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             1222 ; 89   |//Param1 = left
                             1223 ; 90   |//Param2 = top
                             1224 ; 91   |//Param3 = right
                             1225 ; 92   |//Param4 = bottom
                             1226 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             1227 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             1228 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             1229 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             1230 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             1231 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             1232 ; 99   |
                             1233 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             1234 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             1235 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             1236 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             1237 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             1238 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             1239 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             1240 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             1241 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             1242 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             1243 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1244 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             1245 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             1246 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             1247 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             1248 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             1249 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             1250 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             1251 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             1252 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             1253 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             1254 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             1255 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             1256 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             1257 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             1258 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             1259 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             1260 ; 127  |
                             1261 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             1262 ; 129  |
                             1263 ; 130  |#if defined(CLCD_16BIT)
                             1264 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             1265 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             1266 ; 133  |
                             1267 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             1268 ; 135  |#else 
                             1269 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             1270 ; 137  |#endif
                             1271 ; 138  |
                             1272 ; 139  |// If you change the LCD message ID's then you must
                             1273 ; 140  |// also change the jump table in lcdapi.asm
                             1274 ; 141  |
                             1275 ; 142  |// Character LCD Message IDs
                             1276 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             1277 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             1278 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             1279 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             1280 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             1281 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             1282 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             1283 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             1284 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             1285 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             1286 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             1287 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             1288 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             1289 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             1290 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             1291 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             1292 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             1293 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             1294 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             1295 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             1296 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             1297 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             1298 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             1299 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             1300 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             1301 ; 168  |// also change the jump table in lcdapi.asm
                             1302 ; 169  |
                             1303 ; 170  |// Decoder Message IDs
                             1304 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             1305 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1306 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             1307 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             1308 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             1309 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             1310 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             1311 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             1312 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             1313 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             1314 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             1315 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             1316 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             1317 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             1318 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             1319 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             1320 ; 187  |// If you change the Decoder message ID's, then you must
                             1321 ; 188  |// also change the jump table in decoder_overlay.asm
                             1322 ; 189  |// and in dec_adpcm_overlay.asm.
                             1323 ; 190  |
                             1324 ; 191  |// Encoder Message IDs
                             1325 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             1326 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             1327 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             1328 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             1329 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             1330 ; 197  |// If you change the Encoder message ID's, then you must
                             1331 ; 198  |// also change the jump table in all encoder overlay modules.
                             1332 ; 199  |
                             1333 ; 200  |// Parser Message IDs
                             1334 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             1335 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             1336 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             1337 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             1338 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             1339 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             1340 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             1341 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             1342 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             1343 ; 210  |// If you change the Parser message ID's, then you must
                             1344 ; 211  |// also change the jump table in parser.asm
                             1345 ; 212  |
                             1346 ; 213  |// Button Message IDs
                             1347 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             1348 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             1349 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             1350 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             1351 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             1352 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             1353 ; 220  |
                             1354 ; 221  |// Mixer Message IDs
                             1355 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             1356 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             1357 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             1358 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             1359 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             1360 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             1361 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             1362 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             1363 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             1364 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             1365 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             1366 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             1367 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1368 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             1369 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             1370 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             1371 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             1372 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             1373 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             1374 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             1375 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             1376 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             1377 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             1378 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             1379 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             1380 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             1381 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             1382 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             1383 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             1384 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             1385 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             1386 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             1387 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             1388 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             1389 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             1390 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             1391 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             1392 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             1393 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             1394 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             1395 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             1396 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             1397 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             1398 ; 265  |// If you change the mixer message ID's then you must
                             1399 ; 266  |// also change the jump table in mixer.asm
                             1400 ; 267  |#define MIXER_ON 0
                             1401 ; 268  |#define MIXER_OFF 1
                             1402 ; 269  |
                             1403 ; 270  |
                             1404 ; 271  |// System Message IDs
                             1405 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             1406 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             1407 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             1408 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             1409 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             1410 ; 277  |// If you change the system message ID's then you must
                             1411 ; 278  |// also change the jump table in systemapi.asm
                             1412 ; 279  |
                             1413 ; 280  |// Menu IDs
                             1414 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             1415 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             1416 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             1417 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             1418 ; 285  |//sub parameters for this message:
                             1419 ; 286  |#define RECORDER_START 0
                             1420 ; 287  |#define RECORDER_PAUSE 0x2000
                             1421 ; 288  |#define RECORDER_RESUME 0x4000
                             1422 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             1423 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             1424 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             1425 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             1426 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             1427 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             1428 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             1429 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1430 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             1431 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             1432 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             1433 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             1434 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             1435 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             1436 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             1437 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             1438 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             1439 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             1440 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             1441 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             1442 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             1443 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             1444 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             1445 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             1446 ; 313  |
                             1447 ; 314  |// Note that other versions of this file have different msg equates.
                             1448 ; 315  |// If you change the system message ID's then you must
                             1449 ; 316  |// also change the jump table in all menu *.asm
                             1450 ; 317  |
                             1451 ; 318  |// LED Message IDs
                             1452 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             1453 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             1454 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             1455 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             1456 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             1457 ; 324  |// If you change the LeD message ID's then you must
                             1458 ; 325  |// also change the jump table in ledapi.asm
                             1459 ; 326  |
                             1460 ; 327  |#if (!defined(REMOVE_FM))
                             1461 ; 328  |// FM Tuner Message IDs
                             1462 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             1463 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             1464 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             1465 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             1466 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             1467 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             1468 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             1469 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             1470 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             1471 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             1472 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             1473 ; 340  |//one parameter--the sensitivity in uV
                             1474 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             1475 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             1476 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             1477 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             1478 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             1479 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             1480 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             1481 ; 348  |#endif
                             1482 ; 349  |
                             1483 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             1484 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             1485 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             1486 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             1487 ; 354  |
                             1488 ; 355  |
                             1489 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             1490 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             1491 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1492 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             1493 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             1494 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             1495 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             1496 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             1497 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             1498 ; 365  |
                             1499 ; 366  |#if (defined(USE_PLAYLIST3))
                             1500 ; 367  |// Music Library
                             1501 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             1502 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             1503 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             1504 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             1505 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             1506 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             1507 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             1508 ; 375  |
                             1509 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             1510 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1511 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1512 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1513 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1514 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1515 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1516 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1517 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1518 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1519 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1520 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1521 ; 388  |
                             1522 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1523 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1524 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1525 ; 392  |
                             1526 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1527 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1528 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1529 ; 396  |
                             1530 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1531 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1532 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1533 ; 400  |
                             1534 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1535 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1536 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1537 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1538 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1539 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1540 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1541 ; 408  |
                             1542 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1543 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1544 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1545 ; 412  |
                             1546 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1547 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1548 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1549 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1550 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1551 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1552 ; 419  |
                             1553 ; 420  |#if defined(USE_PLAYLIST5)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1554 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1555 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1556 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1557 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1558 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1559 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1560 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1561 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1562 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1563 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1564 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1565 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1566 ; 433  |
                             1567 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1568 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1569 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1570 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1571 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1572 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1573 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1574 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1575 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1576 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1577 ; 444  |// Events
                             1578 ; 445  |// No event
                             1579 ; 446  |#define EVENT_NONE 0x000001   
                             1580 ; 447  |// A message has been posted
                             1581 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1582 ; 449  |// Run if wait time elapsed
                             1583 ; 450  |#define EVENT_TIMER 0x000004   
                             1584 ; 451  |// Run if a button event occured
                             1585 ; 452  |#define EVENT_BUTTON 0x000008   
                             1586 ; 453  |// Run if a background event occured
                             1587 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1588 ; 455  |// The executive should immediately repeat this module
                             1589 ; 456  |#define EVENT_REPEAT 0x000020   
                             1590 ; 457  |// Run the module's init routine
                             1591 ; 458  |#define EVENT_INIT 0x800000   
                             1592 ; 459  |
                             1593 ; 460  |#define EVENT_NONE_BITPOS 0
                             1594 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1595 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1596 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1597 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1598 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1599 ; 466  |#define EVENT_INIT_BITPOS 23
                             1600 ; 467  |
                             1601 ; 468  |// Parser Message Buffers
                             1602 ; 469  |#define ParserPlayBit 0
                             1603 ; 470  |#define ButtonPressBit 1
                             1604 ; 471  |#define ParserRwndBit 1
                             1605 ; 472  |#define ParserFfwdBit 2
                             1606 ; 473  |
                             1607 ; 474  |//NextSong Message Parameters
                             1608 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1609 ; 476  |#define NEXT_SONG 2             
                             1610 ; 477  |// ButtonPressBit1 cleared
                             1611 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1612 ; 479  |// ButtonPressBit1 set
                             1613 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1614 ; 481  |// NextSong + Ffwd
                             1615 ; 482  |#define NEXT_SONG_FFWD 4          
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1616 ; 483  |
                             1617 ; 484  |//PrevSong Message Parameters
                             1618 ; 485  |// PrevSong + Stopped
                             1619 ; 486  |#define PREV_SONG 0          
                             1620 ; 487  |// PrevSong + Play
                             1621 ; 488  |#define PREV_SONG_PLAY 1          
                             1622 ; 489  |// PrevSong + Rwnd
                             1623 ; 490  |#define PREV_SONG_RWND 2          
                             1624 ; 491  |
                             1625 ; 492  |
                             1626 ; 493  |
                             1627 ; 494  |
                             1628 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1629 ; 496  |
                             1630 ; 497  |
                             1631 
                             1633 
                             1634 ; 13   |#include "resource.h"
                             1635 
                             1637 
                             1638 ; 1    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1639 ; 2    |//  Do not edit it directly.
                             1640 ; 3    |//  Created on Sat Jun 28 16:37:44 2008 using resource.inc as input.
                             1641 ; 4    |
                             1642 ; 5    |
                             1643 ; 6    |
                             1644 ; 7    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1645 ; 8    |//  Do not edit it directly.
                             1646 ; 9    |//  Created on Sat Jun 28 16:13:49 2008 using resource.inc as input.
                             1647 ; 10   |
                             1648 ; 11   |
                             1649 ; 12   |
                             1650 ; 13   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1651 ; 14   |//  Do not edit it directly.
                             1652 ; 15   |//  Created on Sat Jun 28 15:55:53 2008 using resource.inc as input.
                             1653 ; 16   |
                             1654 ; 17   |
                             1655 ; 18   |
                             1656 ; 19   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1657 ; 20   |//  Do not edit it directly.
                             1658 ; 21   |//  Created on Thu Jun 26 08:58:05 2008 using resource.inc as input.
                             1659 ; 22   |
                             1660 ; 23   |
                             1661 ; 24   |
                             1662 ; 25   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1663 ; 26   |//  Do not edit it directly.
                             1664 ; 27   |//  Created on Wed Jun 25 17:00:35 2008 using resource.inc as input.
                             1665 ; 28   |
                             1666 ; 29   |
                             1667 ; 30   |
                             1668 ; 31   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1669 ; 32   |//  Do not edit it directly.
                             1670 ; 33   |//  Created on Wed Jun 25 11:42:38 2008 using resource.inc as input.
                             1671 ; 34   |
                             1672 ; 35   |
                             1673 ; 36   |
                             1674 ; 37   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1675 ; 38   |//  Do not edit it directly.
                             1676 ; 39   |//  Created on Wed Jun 25 11:17:50 2008 using resource.inc as input.
                             1677 ; 40   |
                             1678 ; 41   |
                             1679 ; 42   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1680 ; 43   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1681 ; 44   |//  Do not edit it directly.
                             1682 ; 45   |//  Created on Wed Jun 25 11:17:05 2008 using resource.inc as input.
                             1683 ; 46   |
                             1684 ; 47   |
                             1685 ; 48   |
                             1686 ; 49   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1687 ; 50   |//  Do not edit it directly.
                             1688 ; 51   |//  Created on Tue Jun 24 15:21:11 2008 using resource.inc as input.
                             1689 ; 52   |
                             1690 ; 53   |
                             1691 ; 54   |
                             1692 ; 55   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1693 ; 56   |//  Do not edit it directly.
                             1694 ; 57   |//  Created on Sun Jun 22 02:54:01 2008 using resource.inc as input.
                             1695 ; 58   |
                             1696 ; 59   |
                             1697 ; 60   |
                             1698 ; 61   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1699 ; 62   |//  Do not edit it directly.
                             1700 ; 63   |//  Created on Sun Jun 22 00:47:39 2008 using resource.inc as input.
                             1701 ; 64   |
                             1702 ; 65   |
                             1703 ; 66   |
                             1704 ; 67   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1705 ; 68   |//  Do not edit it directly.
                             1706 ; 69   |//  Created on Fri Jun 20 16:15:57 2008 using resource.inc as input.
                             1707 ; 70   |
                             1708 ; 71   |
                             1709 ; 72   |
                             1710 ; 73   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1711 ; 74   |//  Do not edit it directly.
                             1712 ; 75   |//  Created on Thu Jun 19 09:47:30 2008 using resource.inc as input.
                             1713 ; 76   |
                             1714 ; 77   |
                             1715 ; 78   |
                             1716 ; 79   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1717 ; 80   |//  Do not edit it directly.
                             1718 ; 81   |//  Created on Wed Jun 18 23:11:16 2008 using resource.inc as input.
                             1719 ; 82   |
                             1720 ; 83   |
                             1721 ; 84   |
                             1722 ; 85   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1723 ; 86   |//  Do not edit it directly.
                             1724 ; 87   |//  Created on Wed Jun 18 22:57:19 2008 using resource.inc as input.
                             1725 ; 88   |
                             1726 ; 89   |
                             1727 ; 90   |
                             1728 ; 91   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1729 ; 92   |//  Do not edit it directly.
                             1730 ; 93   |//  Created on Wed Jun 18 22:49:16 2008 using resource.inc as input.
                             1731 ; 94   |
                             1732 ; 95   |
                             1733 ; 96   |
                             1734 ; 97   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1735 ; 98   |//  Do not edit it directly.
                             1736 ; 99   |//  Created on Wed Jun 18 11:53:38 2008 using resource.inc as input.
                             1737 ; 100  |
                             1738 ; 101  |
                             1739 ; 102  |
                             1740 ; 103  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1741 ; 104  |//  Do not edit it directly.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1742 ; 105  |//  Created on Wed Jun 18 10:45:13 2008 using resource.inc as input.
                             1743 ; 106  |
                             1744 ; 107  |
                             1745 ; 108  |
                             1746 ; 109  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1747 ; 110  |//  Do not edit it directly.
                             1748 ; 111  |//  Created on Wed Jun 18 09:54:56 2008 using resource.inc as input.
                             1749 ; 112  |
                             1750 ; 113  |
                             1751 ; 114  |
                             1752 ; 115  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1753 ; 116  |//  Do not edit it directly.
                             1754 ; 117  |//  Created on Tue Jun 17 16:47:21 2008 using resource.inc as input.
                             1755 ; 118  |
                             1756 ; 119  |
                             1757 ; 120  |
                             1758 ; 121  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1759 ; 122  |//  Do not edit it directly.
                             1760 ; 123  |//  Created on Tue Jun 17 11:30:49 2008 using resource.inc as input.
                             1761 ; 124  |
                             1762 ; 125  |
                             1763 ; 126  |
                             1764 ; 127  |/////////////////////////////////////////////////////////////////////////////////
                             1765 ; 128  |// Copyright(C) SigmaTel, Inc. 2001-2007
                             1766 ; 129  |// Reviews: DanhNguyen (06-2008) for X8iTF/STFM1000
                             1767 ; 130  |// LCD example resource listing
                             1768 ; 131  |/////////////////////////////////////////////////////////////////////////////////
                             1769 ; 132  |
                             1770 ; 133  |#if (!defined(resources))
                             1771 ; 134  |#define resources 1
                             1772 ; 135  |
                             1773 ; 136  |/////////////////////////////////////////////////////////////////////////////////
                             1774 ; 137  |//  Player version number  no leading zeros in version number!!!!!
                             1775 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                             1776 ; 139  |
                             1777 ; 140  |#define VERSION_MAJOR 3
                             1778 ; 141  |#define VERSION_MIDDLE 200
                             1779 ; 142  |#define VERSION_MINOR 910
                             1780 ; 143  |
                             1781 ; 144  |#define LCD_SEG_OFFSET 0x000000
                             1782 ; 145  |#define NUMBER_OF_PRESETS 10
                             1783 ; 146  |
                             1784 ; 147  |
                             1785 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                             1786 ; 149  |//  High usage resource. These have been moved here to take maximum advantage of
                             1787 ; 150  |//  the resource index cache if it was added.
                             1788 ; 151  |//  This block is sorted by frequency of use while loading a new song.
                             1789 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                             1790 ; 153  |
                             1791 ; 154  |//$FILENAME searchdirectory.src
                             1792 ; 155  |#define RSRC_FUNCLET_SEARCHDIRECTORY 1    
                             1793 ; 156  |//$FILENAME shortdirmatch.src
                             1794 ; 157  |#define RSRC_FUNCLET_SHORTDIRMATCH 2    
                             1795 ; 158  |//$FILENAME fopen.src
                             1796 ; 159  |#define RSRC_FUNCLET_FOPEN 3    
                             1797 ; 160  |//$FILENAME musicmenu.src
                             1798 ; 161  |#define RSRC_MUSIC_MENU_CODE_BANK 4    
                             1799 ; 162  |//$FILENAME changepath.src
                             1800 ; 163  |#define RSRC_FUNCLET_CHANGEPATH 5    
                             1801 ; 164  |//$FILENAME _openandverifyslot.src
                             1802 ; 165  |#define RSRC_FUNCLET__OPENANDVERIFYSLOT 6    
                             1803 ; 166  |//$FILENAME _loadslot.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1804 ; 167  |#define RSRC_FUNCLET__LOADSLOT 7    
                             1805 ; 168  |//$FILENAME getname.src
                             1806 ; 169  |#define RSRC_FUNCLET_GETNAME 8    
                             1807 ; 170  |//$FILENAME Funclet_SteppingVoltageSet.src
                             1808 ; 171  |#define RSRC_FUNCLET_STEPPINGVOLTAGESET 9    
                             1809 ; 172  |//$FILENAME sethandleforsearch.src
                             1810 ; 173  |#define RSRC_FUNCLET_SETHANDLEFORSEARCH 10    
                             1811 ; 174  |//$FILENAME wmaWrap.src
                             1812 ; 175  |#define RSRC_WMADEC_CODE 11    
                             1813 ; 176  |//$FILENAME extractfilename.src
                             1814 ; 177  |#define RSRC_FUNCLET_EXTRACTFILENAME 12    
                             1815 ; 178  |//$FILENAME oem_getgroupcertprivatekey.src
                             1816 ; 179  |#define RSRC_FUNCLET_OEM_GETGROUPCERTPRIVATEKEY 13    
                             1817 ; 180  |//$FILENAME SoftTimerMod.src
                             1818 ; 181  |#define RSRC_SOFT_TIMER_MODULE_CODE 14    
                             1819 ; 182  |//$FILENAME GetShortfilename.src
                             1820 ; 183  |#define RSRC_FUNCLET_GETSHORTFILENAME 15    
                             1821 ; 184  |//$FILENAME drm_dcp_loadpropertiescache.src
                             1822 ; 185  |#define RSRC_FUNCLET_DRM_DCP_LOADPROPERTIESCACHE 16    
                             1823 ; 186  |//$FILENAME playerstatemachine.src
                             1824 ; 187  |#define RSRC_PLAY_STATE_MACHINE_CODE_BANK 17    
                             1825 ; 188  |//$FILENAME SysMod.src
                             1826 ; 189  |#define RSRC_SYSMOD_CODE 18    
                             1827 ; 190  |//$FILENAME drm_b64_decodew.src
                             1828 ; 191  |#define RSRC_FUNCLET_DRM_B64_DECODEW 19    
                             1829 ; 192  |//$FILENAME discardtrailigperiods.src
                             1830 ; 193  |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODS 20    
                             1831 ; 194  |//$FILENAME uppercase.src
                             1832 ; 195  |#define RSRC_FUNCLET_UPPERCASE 21    
                             1833 ; 196  |//$FILENAME strlength.src
                             1834 ; 197  |#define RSRC_FUNCLET_STRLENGTH 22    
                             1835 ; 198  |//$FILENAME ConverToShortname.src
                             1836 ; 199  |#define RSRC_FUNCLET_CONVERTOSHORTNAME 23    
                             1837 ; 200  |//$FILENAME drm_bbx_hashvalue.src
                             1838 ; 201  |#define RSRC_FUNCLET_DRM_BBX_HASHVALUE 24    
                             1839 ; 202  |//$FILENAME drm_expr_evaluateexpression.src
                             1840 ; 203  |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION 25    
                             1841 ; 204  |//$FILENAME drm_sst_closekey.src
                             1842 ; 205  |#define RSRC_FUNCLET_DRM_SST_CLOSEKEY 26    
                             1843 ; 206  |//$FILENAME Funclet_SysSetSpeed.src
                             1844 ; 207  |#define RSRC_FUNCLET_SYSSETSPEED 27    
                             1845 ; 208  |//$FILENAME freehandle.src
                             1846 ; 209  |#define RSRC_FUNCLET_FREEHANDLE 28    
                             1847 ; 210  |//$FILENAME searchfreehandleallocate.src
                             1848 ; 211  |#define RSRC_FUNCLET_SEARCHFREEHANDLEALLOCATE 29    
                             1849 ; 212  |//$FILENAME _parselicenseattributes.src
                             1850 ; 213  |#define RSRC_FUNCLET__PARSELICENSEATTRIBUTES 30    
                             1851 ; 214  |//$FILENAME variablesecstategetorset.src
                             1852 ; 215  |#define RSRC_FUNCLET_VARIABLESECSTATEGETORSET 31    
                             1853 ; 216  |//$FILENAME _setuplicevalobjecttoshare.src
                             1854 ; 217  |#define RSRC_FUNCLET__SETUPLICEVALOBJECTTOSHARE 32    
                             1855 ; 218  |//$FILENAME drm_mgr_initialize.src
                             1856 ; 219  |#define RSRC_FUNCLET_DRM_MGR_INITIALIZE 33    
                             1857 ; 220  |//$FILENAME display.src
                             1858 ; 221  |#define RSRC_DISPLAY_CODE_BANK 34    
                             1859 ; 222  |//$FILENAME DisplayModule.src
                             1860 ; 223  |#define RSRC_DISPLAY_MODULE 35    
                             1861 ; 224  |//$FILENAME extractpath.src
                             1862 ; 225  |#define RSRC_FUNCLET_EXTRACTPATH 36    
                             1863 ; 226  |//$FILENAME drm_sst_createglobalstorepassword.src
                             1864 ; 227  |#define RSRC_FUNCLET_DRM_SST_CREATEGLOBALSTOREPASSWORD 37    
                             1865 ; 228  |//$FILENAME _getprivatekey.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1866 ; 229  |#define RSRC_FUNCLET__GETPRIVATEKEY 38    
                             1867 ; 230  |//$FILENAME drm_hds_opennamespace.src
                             1868 ; 231  |#define RSRC_FUNCLET_DRM_HDS_OPENNAMESPACE 39    
                             1869 ; 232  |//$FILENAME drm_hds_openslot.src
                             1870 ; 233  |#define RSRC_FUNCLET_DRM_HDS_OPENSLOT 40    
                             1871 ; 234  |//$FILENAME fclose.src
                             1872 ; 235  |#define RSRC_FUNCLET_FCLOSE 41    
                             1873 ; 236  |//$FILENAME drm_cphr_init.src
                             1874 ; 237  |#define RSRC_FUNCLET_DRM_CPHR_INIT 42    
                             1875 ; 238  |//$FILENAME drm_pk_symmetriccrypt.src
                             1876 ; 239  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICCRYPT 43    
                             1877 ; 240  |//$FILENAME drm_mgr_bind.src
                             1878 ; 241  |#define RSRC_FUNCLET_DRM_MGR_BIND 44    
                             1879 ; 242  |//$FILENAME _decryptcontentkey.src
                             1880 ; 243  |#define RSRC_FUNCLET__DECRYPTCONTENTKEY 45    
                             1881 ; 244  |//$FILENAME drm_mac_inv32.src
                             1882 ; 245  |#define RSRC_FUNCLET_DRM_MAC_INV32 46    
                             1883 ; 246  |//$FILENAME drm_lic_getattribute.src
                             1884 ; 247  |#define RSRC_FUNCLET_DRM_LIC_GETATTRIBUTE 47    
                             1885 ; 248  |//$FILENAME drm_utl_getversionasstring.src
                             1886 ; 249  |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONASSTRING 48    
                             1887 ; 250  |//$FILENAME drm_dcp_getattribute.src
                             1888 ; 251  |#define RSRC_FUNCLET_DRM_DCP_GETATTRIBUTE 49    
                             1889 ; 252  |//$FILENAME effectsmodules.src
                             1890 ; 253  |#define RSRC_EFFECTS_MODULES_P 50    
                             1891 ; 254  |//$FILENAME janusx.src
                             1892 ; 255  |#define RSRC_JANUSX_CODE 51    
                             1893 ; 256  |//$FILENAME drm_sst_openkeytokens.src
                             1894 ; 257  |#define RSRC_FUNCLET_DRM_SST_OPENKEYTOKENS 52    
                             1895 ; 258  |//$FILENAME eval.src
                             1896 ; 259  |#define RSRC_FUNCLET_EVAL 53    
                             1897 ; 260  |//$FILENAME _verifyslothash.src
                             1898 ; 261  |#define RSRC_FUNCLET__VERIFYSLOTHASH 54    
                             1899 ; 262  |//$FILENAME januscommon.src
                             1900 ; 263  |#define RSRC_JANUS_COMMON 55    
                             1901 ; 264  |//$FILENAME changecase.src
                             1902 ; 265  |#define RSRC_FUNCLET_CHANGECASE 56    
                             1903 ; 266  |//$FILENAME drm_bbx_symmetricverify.src
                             1904 ; 267  |#define RSRC_FUNCLET_DRM_BBX_SYMMETRICVERIFY 57    
                             1905 ; 268  |//$FILENAME _loadlicenseattributes.src
                             1906 ; 269  |#define RSRC_FUNCLET__LOADLICENSEATTRIBUTES 58    
                             1907 ; 270  |//$FILENAME drm_hds_slotseek.src
                             1908 ; 271  |#define RSRC_FUNCLET_DRM_HDS_SLOTSEEK 59    
                             1909 ; 272  |//$FILENAME drm_hds_slotwrite.src
                             1910 ; 273  |#define RSRC_FUNCLET_DRM_HDS_SLOTWRITE 60    
                             1911 ; 274  |//$FILENAME drm_levl_performoperations.src
                             1912 ; 275  |#define RSRC_FUNCLET_DRM_LEVL_PERFORMOPERATIONS 61    
                             1913 ; 276  |//$FILENAME drm_lic_verifysignature.src
                             1914 ; 277  |#define RSRC_FUNCLET_DRM_LIC_VERIFYSIGNATURE 62    
                             1915 ; 278  |//$FILENAME drm_lst_getlicense.src
                             1916 ; 279  |#define RSRC_FUNCLET_DRM_LST_GETLICENSE 63    
                             1917 ; 280  |//$FILENAME drm_utl_numbertostring.src
                             1918 ; 281  |#define RSRC_FUNCLET_DRM_UTL_NUMBERTOSTRING 64    
                             1919 ; 282  |//$FILENAME oem_writefile.src
                             1920 ; 283  |#define RSRC_FUNCLET_OEM_WRITEFILE 65    
                             1921 ; 284  |//$FILENAME drm_sst_getdata.src
                             1922 ; 285  |#define RSRC_FUNCLET_DRM_SST_GETDATA 66    
                             1923 ; 286  |//$FILENAME updatehandlemode.src
                             1924 ; 287  |#define RSRC_FUNCLET_UPDATEHANDLEMODE 67    
                             1925 ; 288  |//$FILENAME _getlicenseinfoandsetup.src
                             1926 ; 289  |#define RSRC_FUNCLET__GETLICENSEINFOANDSETUP 68    
                             1927 ; 290  |//$FILENAME drm_lic_completelicensechain.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1928 ; 291  |#define RSRC_FUNCLET_DRM_LIC_COMPLETELICENSECHAIN 69    
                             1929 ; 292  |//$FILENAME doplay_p.src
                             1930 ; 293  |#define RSRC_DOPLAY_P 70    
                             1931 ; 294  |//$FILENAME fatwritep.src
                             1932 ; 295  |#define RSRC_FATWRITE_P_CODE 71    
                             1933 ; 296  |//$FILENAME findfirst.src
                             1934 ; 297  |#define RSRC_FUNCLET_FINDFIRST 72    
                             1935 ; 298  |//$FILENAME Funclet_SysLoadFatWrite.src
                             1936 ; 299  |#define RSRC_FUNCLET_SYSLOADFATWRITE 73    
                             1937 ; 300  |//$FILENAME changetorootdirectory.src
                             1938 ; 301  |#define RSRC_FUNCLET_CHANGETOROOTDIRECTORY 74    
                             1939 ; 302  |//$FILENAME _findkeypair.src
                             1940 ; 303  |#define RSRC_FUNCLET__FINDKEYPAIR 75    
                             1941 ; 304  |//$FILENAME variablemachinegetorset.src
                             1942 ; 305  |#define RSRC_FUNCLET_VARIABLEMACHINEGETORSET 76    
                             1943 ; 306  |//$FILENAME _hdsslotenumnext.src
                             1944 ; 307  |#define RSRC_FUNCLET__HDSSLOTENUMNEXT 77    
                             1945 ; 308  |//$FILENAME getlspubkey.src
                             1946 ; 309  |#define RSRC_FUNCLET_GETLSPUBKEY 78    
                             1947 ; 310  |//$FILENAME drm_sst_gettokenvalue.src
                             1948 ; 311  |#define RSRC_FUNCLET_DRM_SST_GETTOKENVALUE 79    
                             1949 ; 312  |//$FILENAME drm_utl_decodekid.src
                             1950 ; 313  |#define RSRC_FUNCLET_DRM_UTL_DECODEKID 80    
                             1951 ; 314  |//$FILENAME drm_xml_getnodecdata.src
                             1952 ; 315  |#define RSRC_FUNCLET_DRM_XML_GETNODECDATA 81    
                             1953 ; 316  |//$FILENAME _freedrmmanagerinternalcontexts.src
                             1954 ; 317  |#define RSRC_FUNCLET__FREEDRMMANAGERINTERNALCONTEXTS 82    
                             1955 ; 318  |//$FILENAME drm_clk_initchecksecureclock.src
                             1956 ; 319  |#define RSRC_FUNCLET_DRM_CLK_INITCHECKSECURECLOCK 83    
                             1957 ; 320  |//$FILENAME drm_sst_openandlockslot.src
                             1958 ; 321  |#define RSRC_FUNCLET_DRM_SST_OPENANDLOCKSLOT 84    
                             1959 ; 322  |//$FILENAME aes_enc.src
                             1960 ; 323  |#define RSRC_AES_ENC 85    
                             1961 ; 324  |//$FILENAME getprivkey.src
                             1962 ; 325  |#define RSRC_FUNCLET_GETPRIVKEY 86    
                             1963 ; 326  |//$FILENAME Funclet_GetUnicodeCharacterBitmap.src
                             1964 ; 327  |#define RSRC_FUNCLET_GET_UNICODE_CHARACTER_BITMAP 87    
                             1965 ; 328  |//$FILENAME playlist_codebank.src
                             1966 ; 329  |#define RSRC_PLAYLIST_CODEBANK 88    
                             1967 ; 330  |//$FILENAME drm_lic_getenablingbits.src
                             1968 ; 331  |#define RSRC_FUNCLET_DRM_LIC_GETENABLINGBITS 89    
                             1969 ; 332  |//$FILENAME drm_mgr_uninitialize.src
                             1970 ; 333  |#define RSRC_FUNCLET_DRM_MGR_UNINITIALIZE 90    
                             1971 ; 334  |//$FILENAME _getdevicecert.src
                             1972 ; 335  |#define RSRC_FUNCLET__GETDEVICECERT 91    
                             1973 ; 336  |//$FILENAME drm_lic_reportactions.src
                             1974 ; 337  |#define RSRC_FUNCLET_DRM_LIC_REPORTACTIONS 92    
                             1975 ; 338  |//$FILENAME drmcrt_wcsntol.src
                             1976 ; 339  |#define RSRC_FUNCLET_DRMCRT_WCSNTOL 93    
                             1977 ; 340  |//$FILENAME _basicheaderchecks.src
                             1978 ; 341  |#define RSRC_FUNCLET__BASICHEADERCHECKS 94    
                             1979 ; 342  |//$FILENAME drm_hdr_getattribute.src
                             1980 ; 343  |#define RSRC_FUNCLET_DRM_HDR_GETATTRIBUTE 95    
                             1981 ; 344  |//$FILENAME drm_hds_slotenumnext.src
                             1982 ; 345  |#define RSRC_FUNCLET_DRM_HDS_SLOTENUMNEXT 96    
                             1983 ; 346  |//$FILENAME drm_levl_evaluateexpression.src
                             1984 ; 347  |#define RSRC_FUNCLET_DRM_LEVL_EVALUATEEXPRESSION 97    
                             1985 ; 348  |//$FILENAME drm_lst_open.src
                             1986 ; 349  |#define RSRC_FUNCLET_DRM_LST_OPEN 98    
                             1987 ; 350  |//$FILENAME drm_xml_getnodeattribute.src
                             1988 ; 351  |#define RSRC_FUNCLET_DRM_XML_GETNODEATTRIBUTE 99    
                             1989 ; 352  |//$FILENAME _verifysymmerticsignature.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1990 ; 353  |#define RSRC_FUNCLET__VERIFYSYMMERTICSIGNATURE 100    
                             1991 ; 354  |//$FILENAME oem_openfile.src
                             1992 ; 355  |#define RSRC_FUNCLET_OEM_OPENFILE 101    
                             1993 ; 356  |//$FILENAME _getdrmfullpathname.src
                             1994 ; 357  |#define RSRC_FUNCLET__GETDRMFULLPATHNAME 102    
                             1995 ; 358  |//$FILENAME oem_getsecurestoreglobalpasswordseed.src
                             1996 ; 359  |#define RSRC_FUNCLET_OEM_GETSECURESTOREGLOBALPASSWORDSEED 103    
                             1997 ; 360  |//$FILENAME _applydiffstostore.src
                             1998 ; 361  |#define RSRC_FUNCLET__APPLYDIFFSTOSTORE 104    
                             1999 ; 362  |//$FILENAME drm_sst_setdata.src
                             2000 ; 363  |#define RSRC_FUNCLET_DRM_SST_SETDATA 105    
                             2001 ; 364  |//$FILENAME drm_sst_getlockeddata.src
                             2002 ; 365  |#define RSRC_FUNCLET_DRM_SST_GETLOCKEDDATA 106    
                             2003 ; 366  |//$FILENAME drm_sst_setlockeddata.src
                             2004 ; 367  |#define RSRC_FUNCLET_DRM_SST_SETLOCKEDDATA 107    
                             2005 ; 368  |//$FILENAME playerlib_extra.src
                             2006 ; 369  |#define RSRC_PLAYERLIB_EXTRA_CODE_BANK 108    
                             2007 ; 370  |//$FILENAME wmaCommon.src
                             2008 ; 371  |#define RSRC_WMA_COMMON 109    
                             2009 ; 372  |//$FILENAME wmainit.src
                             2010 ; 373  |#define RSRC_WMA_INIT 110    
                             2011 ; 374  |//$FILENAME playlist2traverse_codebank.src
                             2012 ; 375  |#define RSRC_PLAYLIST2TRAVERSE_CODEBANK 111    
                             2013 ; 376  |//$FILENAME drm_bbx_cipherkeysetup.src
                             2014 ; 377  |#define RSRC_FUNCLET_DRM_BBX_CIPHERKEYSETUP 112    
                             2015 ; 378  |//$FILENAME drm_lic_checkclockrollback.src
                             2016 ; 379  |#define RSRC_FUNCLET_DRM_LIC_CHECKCLOCKROLLBACK 113    
                             2017 ; 380  |//$FILENAME drm_hds_closestore.src
                             2018 ; 381  |#define RSRC_FUNCLET_DRM_HDS_CLOSESTORE 114    
                             2019 ; 382  |//$FILENAME _hdsloadsrn.src
                             2020 ; 383  |#define RSRC_FUNCLET__HDSLOADSRN 115    
                             2021 ; 384  |//$FILENAME _loadproritizedlist.src
                             2022 ; 385  |#define RSRC_FUNCLET__LOADPRORITIZEDLIST 116    
                             2023 ; 386  |//$FILENAME drm_lst_initenum.src
                             2024 ; 387  |#define RSRC_FUNCLET_DRM_LST_INITENUM 117    
                             2025 ; 388  |//$FILENAME _loadattributesintocache.src
                             2026 ; 389  |#define RSRC_FUNCLET__LOADATTRIBUTESINTOCACHE 118    
                             2027 ; 390  |//$FILENAME drm_pk_symmetricverify.src
                             2028 ; 391  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICVERIFY 119    
                             2029 ; 392  |
                             2030 ; 393  |/////////////////////////////////////////////////////////////////////////////////
                             2031 ; 394  |//  Menu Modules (codebanks)
                             2032 ; 395  |/////////////////////////////////////////////////////////////////////////////////
                             2033 ; 396  |//$FILENAME mainmenu.src
                             2034 ; 397  |#define RSRC_MAIN_MENU_CODE_BANK 120    
                             2035 ; 398  |//$FILENAME displaylists.src
                             2036 ; 399  |#define RSRC_DISPLAY_LISTS_CODE_BANK 121    
                             2037 ; 400  |
                             2038 ; 401  |//$FILENAME voicemenu.src
                             2039 ; 402  |#define RSRC_VOICE_MENU_CODE_BANK 122    
                             2040 ; 403  |//$FILENAME fmtunermenu.src
                             2041 ; 404  |#define RSRC_FMTUNER_MENU_CODE_BANK 123    
                             2042 ; 405  |//$FILENAME recorderstatemachine.src
                             2043 ; 406  |#define RSRC_RECORDER_STATE_MACHINE_CODE_BANK 124    
                             2044 ; 407  |
                             2045 ; 408  |//$FILENAME eqmenu.src
                             2046 ; 409  |#define RSRC_EQ_MENU_CODE_BANK 125    
                             2047 ; 410  |//$FILENAME playmodemenu.src
                             2048 ; 411  |#define RSRC_PLAYMODE_MENU_CODE_BANK 126    
                             2049 ; 412  |//$FILENAME contrastmenu.src
                             2050 ; 413  |#define RSRC_CONTRAST_MENU_CODE_BANK 127    
                             2051 ; 414  |//$FILENAME pwrsettingsmenu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2052 ; 415  |#define RSRC_PWRSETTINGS_MENU_CODE_BANK 128    
                             2053 ; 416  |//$FILENAME timedatemenu.src
                             2054 ; 417  |#define RSRC_TIMEDATE_MENU_CODE_BANK 129    
                             2055 ; 418  |//$FILENAME settimemenu.src
                             2056 ; 419  |#define RSRC_SETTIME_MENU_CODE_BANK 130    
                             2057 ; 420  |//$FILENAME setdatemenu.src
                             2058 ; 421  |#define RSRC_SETDATE_MENU_CODE_BANK 131    
                             2059 ; 422  |//$FILENAME settingsmenu.src
                             2060 ; 423  |#define RSRC_SETTINGS_MENU_CODE_BANK 132    
                             2061 ; 424  |//$FILENAME string_system_menu.src
                             2062 ; 425  |#define RSRC_SYSTEM_MENU_CODE_BANK 133    
                             2063 ; 426  |//$FILENAME deletemenu.src
                             2064 ; 427  |#define RSRC_DELETE_MENU_CODE_BANK 134    
                             2065 ; 428  |//$FILENAME aboutmenu.src
                             2066 ; 429  |#define RSRC_ABOUT_MENU_CODE_BANK 135    
                             2067 ; 430  |
                             2068 ; 431  |//$FILENAME spectrogram.src
                             2069 ; 432  |#define RSRC_SPECTROGRAM_MENU_CODE_BANK 136    
                             2070 ; 433  |
                             2071 ; 434  |//$FILENAME motionvideomenu.src
                             2072 ; 435  |#define RSRC_MOTION_VIDEO_MENU_CODE_BANK 137    
                             2073 ; 436  |//$FILENAME motionvideomenuinitstate.src
                             2074 ; 437  |#define RSRC_MOTION_VIDEO_MENU_INITSTATE_CODE_BANK 138    
                             2075 ; 438  |//$FILENAME jpegdisplaymenu.src
                             2076 ; 439  |#define RSRC_JPEG_DISPLAY_MENU_CODE_BANK 139    
                             2077 ; 440  |//$FILENAME jpegmanualmenu.src
                             2078 ; 441  |#define RSRC_JPEG_MANUAL_MENU_CODE_BANK 140    
                             2079 ; 442  |//$FILENAME jpegthumbnailmenu.src
                             2080 ; 443  |#define RSRC_JPEG_THUMBNAIL_MENU_CODE_BANK 141    
                             2081 ; 444  |//$FILENAME jpegslideshowmenu.src
                             2082 ; 445  |#define RSRC_JPEG_SLIDESHOW_MENU_CODE_BANK 142    
                             2083 ; 446  |//$FILENAME albumartmenu.src
                             2084 ; 447  |#define RSRC_ALBUM_ART_MENU_CODE_BANK 143    
                             2085 ; 448  |//$FILENAME jpegfileutilextra.src
                             2086 ; 449  |#define RSRC_JPEG_FILEUTIL_EXTRA_MENU_CODE_BANK 144    
                             2087 ; 450  |
                             2088 ; 451  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2089 ; 452  |// General Modules
                             2090 ; 453  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2091 ; 454  |//$FILENAME MixMod.src
                             2092 ; 455  |#define RSRC_MIXMOD_CODE 145    
                             2093 ; 456  |//$FILENAME TunerModule.src
                             2094 ; 457  |#define RSRC_TUNER_MODULE 146    
                             2095 ; 458  |//$FILENAME geqoverlay.src
                             2096 ; 459  |#define RSRC_GEQOVERLAY_CODE 147    
                             2097 ; 460  |
                             2098 ; 461  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2099 ; 462  |// Decoders/Encoders
                             2100 ; 463  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2101 ; 464  |//$FILENAME DecMod.src
                             2102 ; 465  |#define RSRC_DECMOD_CODE 148    
                             2103 ; 466  |//$FILENAME mp3p.src
                             2104 ; 467  |#define RSRC_MP3P_CODE 149    
                             2105 ; 468  |//$FILENAME mp3x.src
                             2106 ; 469  |#define RSRC_MP3X_CODE 150    
                             2107 ; 470  |//$FILENAME mp3y.src
                             2108 ; 471  |#define RSRC_MP3Y_CODE 151    
                             2109 ; 472  |//$FILENAME janusp.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2110 ; 473  |#define RSRC_JANUSP_CODE 152    
                             2111 ; 474  |//RSRC_JANUSY_CODE        equ       29    ;$FILENAME janusy.src
                             2112 ; 475  |
                             2113 ; 476  |//$FILENAME decadpcmimamod.src
                             2114 ; 477  |#define RSRC_DEC_ADPCM_MOD_CODE 153    
                             2115 ; 478  |//$FILENAME dec_adpcmp.src
                             2116 ; 479  |#define RSRC_DEC_ADPCMP_CODE 154    
                             2117 ; 480  |//$FILENAME dec_adpcmx.src
                             2118 ; 481  |#define RSRC_DEC_ADPCMX_CODE 155    
                             2119 ; 482  |//$FILENAME dec_adpcmy.src
                             2120 ; 483  |#define RSRC_DEC_ADPCMY_CODE 156    
                             2121 ; 484  |
                             2122 ; 485  |//$FILENAME decadpcmsmvmod.src
                             2123 ; 486  |#define RSRC_DEC_SMVADPCM_MOD_CODE 157    
                             2124 ; 487  |//$FILENAME dec_smvadpcmp.src
                             2125 ; 488  |#define RSRC_DEC_SMVADPCMP_CODE 158    
                             2126 ; 489  |//$FILENAME dec_smvadpcmx.src
                             2127 ; 490  |#define RSRC_DEC_SMVADPCMX_CODE 159    
                             2128 ; 491  |//$FILENAME dec_smvadpcmy.src
                             2129 ; 492  |#define RSRC_DEC_SMVADPCMY_CODE 160    
                             2130 ; 493  |
                             2131 ; 494  |//$FILENAME encadpcmimamod.src
                             2132 ; 495  |#define RSRC_ENC_ADPCM_MOD_CODE 161    
                             2133 ; 496  |//$FILENAME enc_adpcmp.src
                             2134 ; 497  |#define RSRC_ENC_ADPCMP_CODE 162    
                             2135 ; 498  |//$FILENAME enc_adpcmx.src
                             2136 ; 499  |#define RSRC_ENC_ADPCMX_CODE 163    
                             2137 ; 500  |//$FILENAME enc_adpcmy.src
                             2138 ; 501  |#define RSRC_ENC_ADPCMY_CODE 164    
                             2139 ; 502  |
                             2140 ; 503  |//$FILENAME jpeg_p.src
                             2141 ; 504  |#define RSRC_JPEG_DECODER_P 165    
                             2142 ; 505  |//$FILENAME jpeg_x.src
                             2143 ; 506  |#define RSRC_JPEG_DECODER_X 166    
                             2144 ; 507  |//$FILENAME jpeg_y.src
                             2145 ; 508  |#define RSRC_JPEG_DECODER_Y 167    
                             2146 ; 509  |//$FILENAME jpeg2_y.src
                             2147 ; 510  |#define RSRC_JPEG_DECODER_Y_2 168    
                             2148 ; 511  |//$FILENAME bmp2_y.src
                             2149 ; 512  |#define RSRC_BMP_DECODER_Y_2 169    
                             2150 ; 513  |//$FILENAME bmp_p.src
                             2151 ; 514  |#define RSRC_BMP_DECODER_P 170    
                             2152 ; 515  |
                             2153 ; 516  |//RSRC_SMVJPEG_DECODER_P    equ       57    ;$FILENAME smvjpeg_p.src
                             2154 ; 517  |//$FILENAME smvjpeg_x.src
                             2155 ; 518  |#define RSRC_SMVJPEG_DECODER_X 171    
                             2156 ; 519  |//$FILENAME smvjpeg_y.src
                             2157 ; 520  |#define RSRC_SMVJPEG_DECODER_Y 172    
                             2158 ; 521  |
                             2159 ; 522  |
                             2160 ; 523  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2161 ; 524  |// System Settings
                             2162 ; 525  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2163 ; 526  |//$FILENAME settings.src
                             2164 ; 527  |#define RSRC_SETTINGS_COMMANDS 173    
                             2165 ; 528  |
                             2166 ; 529  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2167 ; 530  |// Media Device Drivers
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2168 ; 531  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2169 ; 532  |//This resource is filled with garbage unless it is the MMC build
                             2170 ; 533  |//$FILENAME null.src
                             2171 ; 534  |#define RSRC_MMCDD_CODE 174    
                             2172 ; 535  |//$FILENAME null.src
                             2173 ; 536  |#define RSRC_SMDD_HIGH_CODE 175    
                             2174 ; 537  |
                             2175 ; 538  |/////////////////////////////////////////////////////////////////////////////////
                             2176 ; 539  |//  PlayState resources
                             2177 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                             2178 ; 541  |//$FILENAME play_icon_with_border.src
                             2179 ; 542  |#define RSRC_PLAY_ICON_WITH_BORDER 176    
                             2180 ; 543  |//$FILENAME pause_icon_with_border.src
                             2181 ; 544  |#define RSRC_PAUSE_ICON_WITH_BORDER 177    
                             2182 ; 545  |//$FILENAME stop_icon_with_border.src
                             2183 ; 546  |#define RSRC_STOP_ICON_WITH_BORDER 178    
                             2184 ; 547  |//$FILENAME record_icon_with_border.src
                             2185 ; 548  |#define RSRC_RECORD_ICON_WITH_BORDER 179    
                             2186 ; 549  |//$FILENAME paused_record_icon_with_border.src
                             2187 ; 550  |#define RSRC_PAUSED_RECORD_ICON_BORDER 180    
                             2188 ; 551  |//$FILENAME ffwd_icon_with_border.src
                             2189 ; 552  |#define RSRC_FFWD_ICON_WITH_BORDER 181    
                             2190 ; 553  |//$FILENAME rwnd_icon_with_border.src
                             2191 ; 554  |#define RSRC_RWND_ICON_WITH_BORDER 182    
                             2192 ; 555  |
                             2193 ; 556  |/////////////////////////////////////////////////////////////////////////////////
                             2194 ; 557  |//  PlayMode resources
                             2195 ; 558  |/////////////////////////////////////////////////////////////////////////////////
                             2196 ; 559  |//$FILENAME repeatall_icon.src
                             2197 ; 560  |#define RSRC_REPEAT_ALL_ICON 183    
                             2198 ; 561  |//$FILENAME repeatsong_icon.src
                             2199 ; 562  |#define RSRC_REPEAT_SONG_ICON 184    
                             2200 ; 563  |//$FILENAME shuffle_icon.src
                             2201 ; 564  |#define RSRC_SHUFFLE_ICON 185    
                             2202 ; 565  |//$FILENAME random_icon.src
                             2203 ; 566  |#define RSRC_RANDOM_ICON 186    
                             2204 ; 567  |//$FILENAME repeatallclear_icon.src
                             2205 ; 568  |#define RSRC_REPEAT_ALL_CLEAR_ICON 187    
                             2206 ; 569  |//$FILENAME repeatsongclear_icon.src
                             2207 ; 570  |#define RSRC_REPEAT_SONG_CLEAR_ICON 188    
                             2208 ; 571  |//$FILENAME shuffleclear_icon.src
                             2209 ; 572  |#define RSRC_SHUFFLE_CLEAR_ICON 189    
                             2210 ; 573  |
                             2211 ; 574  |/////////////////////////////////////////////////////////////////////////////////
                             2212 ; 575  |//  Battery Status
                             2213 ; 576  |/////////////////////////////////////////////////////////////////////////////////
                             2214 ; 577  |//$FILENAME battery_00.src
                             2215 ; 578  |#define RSRC_BATTERY_00 190    
                             2216 ; 579  |//$FILENAME battery_01.src
                             2217 ; 580  |#define RSRC_BATTERY_01 191    
                             2218 ; 581  |//$FILENAME battery_02.src
                             2219 ; 582  |#define RSRC_BATTERY_02 192    
                             2220 ; 583  |//$FILENAME battery_03.src
                             2221 ; 584  |#define RSRC_BATTERY_03 193    
                             2222 ; 585  |//$FILENAME battery_04.src
                             2223 ; 586  |#define RSRC_BATTERY_04 194    
                             2224 ; 587  |//$FILENAME battery_05.src
                             2225 ; 588  |#define RSRC_BATTERY_05 195    
                             2226 ; 589  |//$FILENAME battery_06.src
                             2227 ; 590  |#define RSRC_BATTERY_06 196    
                             2228 ; 591  |//$FILENAME battery_07.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  37

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2229 ; 592  |#define RSRC_BATTERY_07 197    
                             2230 ; 593  |//$FILENAME battery_08.src
                             2231 ; 594  |#define RSRC_BATTERY_08 198    
                             2232 ; 595  |//$FILENAME battery_09.src
                             2233 ; 596  |#define RSRC_BATTERY_09 199    
                             2234 ; 597  |//$FILENAME battery_10.src
                             2235 ; 598  |#define RSRC_BATTERY_10 200    
                             2236 ; 599  |
                             2237 ; 600  |/////////////////////////////////////////////////////////////////////////////////
                             2238 ; 601  |//  System Icons
                             2239 ; 602  |/////////////////////////////////////////////////////////////////////////////////
                             2240 ; 603  |//$FILENAME disk_small.src
                             2241 ; 604  |#define RSRC_DISK_ICON 201    
                             2242 ; 605  |//$FILENAME lock_small.src
                             2243 ; 606  |#define RSRC_LOCK_ICON 202    
                             2244 ; 607  |//$FILENAME icon_music_mode.src
                             2245 ; 608  |#define RSRC_MUSIC_MODE_ICON 203    
                             2246 ; 609  |//$FILENAME icon_voice_mode.src
                             2247 ; 610  |#define RSRC_VOICE_MODE_ICON 204    
                             2248 ; 611  |
                             2249 ; 612  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2250 ; 613  |// Volume Bitmaps
                             2251 ; 614  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2252 ; 615  |//$FILENAME icon_vol_00.src
                             2253 ; 616  |#define RSRC_ICON_VOL_00 205    
                             2254 ; 617  |//$FILENAME icon_vol_01.src
                             2255 ; 618  |#define RSRC_ICON_VOL_01 206    
                             2256 ; 619  |//$FILENAME icon_vol_02.src
                             2257 ; 620  |#define RSRC_ICON_VOL_02 207    
                             2258 ; 621  |//$FILENAME icon_vol_03.src
                             2259 ; 622  |#define RSRC_ICON_VOL_03 208    
                             2260 ; 623  |//$FILENAME icon_vol_04.src
                             2261 ; 624  |#define RSRC_ICON_VOL_04 209    
                             2262 ; 625  |//$FILENAME icon_vol_05.src
                             2263 ; 626  |#define RSRC_ICON_VOL_05 210    
                             2264 ; 627  |//$FILENAME icon_vol_06.src
                             2265 ; 628  |#define RSRC_ICON_VOL_06 211    
                             2266 ; 629  |//$FILENAME icon_vol_07.src
                             2267 ; 630  |#define RSRC_ICON_VOL_07 212    
                             2268 ; 631  |//$FILENAME icon_vol_08.src
                             2269 ; 632  |#define RSRC_ICON_VOL_08 213    
                             2270 ; 633  |//$FILENAME icon_vol_09.src
                             2271 ; 634  |#define RSRC_ICON_VOL_09 214    
                             2272 ; 635  |//$FILENAME icon_vol_10.src
                             2273 ; 636  |#define RSRC_ICON_VOL_10 215    
                             2274 ; 637  |//$FILENAME icon_vol_11.src
                             2275 ; 638  |#define RSRC_ICON_VOL_11 216    
                             2276 ; 639  |//$FILENAME icon_vol_12.src
                             2277 ; 640  |#define RSRC_ICON_VOL_12 217    
                             2278 ; 641  |//$FILENAME icon_vol_13.src
                             2279 ; 642  |#define RSRC_ICON_VOL_13 218    
                             2280 ; 643  |//$FILENAME icon_vol_14.src
                             2281 ; 644  |#define RSRC_ICON_VOL_14 219    
                             2282 ; 645  |//$FILENAME icon_vol_15.src
                             2283 ; 646  |#define RSRC_ICON_VOL_15 220    
                             2284 ; 647  |//$FILENAME icon_vol_16.src
                             2285 ; 648  |#define RSRC_ICON_VOL_16 221    
                             2286 ; 649  |//$FILENAME icon_vol_17.src
                             2287 ; 650  |#define RSRC_ICON_VOL_17 222    
                             2288 ; 651  |//$FILENAME icon_vol_18.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  38

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2289 ; 652  |#define RSRC_ICON_VOL_18 223    
                             2290 ; 653  |//$FILENAME icon_vol_19.src
                             2291 ; 654  |#define RSRC_ICON_VOL_19 224    
                             2292 ; 655  |//$FILENAME icon_vol_20.src
                             2293 ; 656  |#define RSRC_ICON_VOL_20 225    
                             2294 ; 657  |//$FILENAME icon_vol_21.src
                             2295 ; 658  |#define RSRC_ICON_VOL_21 226    
                             2296 ; 659  |//$FILENAME icon_vol_22.src
                             2297 ; 660  |#define RSRC_ICON_VOL_22 227    
                             2298 ; 661  |//$FILENAME icon_vol_23.src
                             2299 ; 662  |#define RSRC_ICON_VOL_23 228    
                             2300 ; 663  |//$FILENAME icon_vol_24.src
                             2301 ; 664  |#define RSRC_ICON_VOL_24 229    
                             2302 ; 665  |//$FILENAME icon_vol_25.src
                             2303 ; 666  |#define RSRC_ICON_VOL_25 230    
                             2304 ; 667  |//$FILENAME icon_vol_26.src
                             2305 ; 668  |#define RSRC_ICON_VOL_26 231    
                             2306 ; 669  |//$FILENAME icon_vol_27.src
                             2307 ; 670  |#define RSRC_ICON_VOL_27 232    
                             2308 ; 671  |//$FILENAME icon_vol_28.src
                             2309 ; 672  |#define RSRC_ICON_VOL_28 233    
                             2310 ; 673  |//$FILENAME icon_vol_29.src
                             2311 ; 674  |#define RSRC_ICON_VOL_29 234    
                             2312 ; 675  |//$FILENAME icon_vol_30.src
                             2313 ; 676  |#define RSRC_ICON_VOL_30 235    
                             2314 ; 677  |//$FILENAME icon_vol_31.src
                             2315 ; 678  |#define RSRC_ICON_VOL_31 236    
                             2316 ; 679  |
                             2317 ; 680  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2318 ; 681  |// Splash Screen Stuff
                             2319 ; 682  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2320 ; 683  |//$FILENAME st_bw1.src
                             2321 ; 684  |#define RSRC_SPLASH_SCREEN 237    
                             2322 ; 685  |//$FILENAME siglogo1.src
                             2323 ; 686  |#define RSRC_SPLASH_SCREEN_1 238    
                             2324 ; 687  |//$FILENAME siglogo2.src
                             2325 ; 688  |#define RSRC_SPLASH_SCREEN_2 239    
                             2326 ; 689  |//$FILENAME siglogo3.src
                             2327 ; 690  |#define RSRC_SPLASH_SCREEN_3 240    
                             2328 ; 691  |//$FILENAME siglogo4.src
                             2329 ; 692  |#define RSRC_SPLASH_SCREEN_4 241    
                             2330 ; 693  |//$FILENAME siglogo5.src
                             2331 ; 694  |#define RSRC_SPLASH_SCREEN_5 242    
                             2332 ; 695  |//$FILENAME siglogo6.src
                             2333 ; 696  |#define RSRC_SPLASH_SCREEN_6 243    
                             2334 ; 697  |//$FILENAME siglogo7.src
                             2335 ; 698  |#define RSRC_SPLASH_SCREEN_7 244    
                             2336 ; 699  |//$FILENAME siglogo8.src
                             2337 ; 700  |#define RSRC_SPLASH_SCREEN_8 245    
                             2338 ; 701  |//$FILENAME siglogo9.src
                             2339 ; 702  |#define RSRC_SPLASH_SCREEN_9 246    
                             2340 ; 703  |//$FILENAME siglogo10.src
                             2341 ; 704  |#define RSRC_SPLASH_SCREEN_10 247    
                             2342 ; 705  |//$FILENAME siglogo11.src
                             2343 ; 706  |#define RSRC_SPLASH_SCREEN_11 248    
                             2344 ; 707  |//$FILENAME siglogo12.src
                             2345 ; 708  |#define RSRC_SPLASH_SCREEN_12 249    
                             2346 ; 709  |//$FILENAME siglogo13.src
                             2347 ; 710  |#define RSRC_SPLASH_SCREEN_13 250    
                             2348 ; 711  |//$FILENAME siglogo.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  39

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2349 ; 712  |#define RSRC_SPLASH_SCREEN_ALL 251    
                             2350 ; 713  |
                             2351 ; 714  |//$FILENAME locked.src
                             2352 ; 715  |#define RSRC_LOCKED_SCREEN 252    
                             2353 ; 716  |
                             2354 ; 717  |/////////////////////////////////////////////////////////////////////////////////
                             2355 ; 718  |//  Shutdown
                             2356 ; 719  |/////////////////////////////////////////////////////////////////////////////////
                             2357 ; 720  |//$FILENAME string_arial_8_continue_holding_to_power_off.src
                             2358 ; 721  |#define RSRC_PDOWN_HOLD_STRING 253    
                             2359 ; 722  |//$FILENAME status_16_6_steps_0.src
                             2360 ; 723  |#define RSRC_PDOWN_STATUS_0 254    
                             2361 ; 724  |//$FILENAME status_16_6_steps_1.src
                             2362 ; 725  |#define RSRC_PDOWN_STATUS_1 255    
                             2363 ; 726  |//$FILENAME status_16_6_steps_2.src
                             2364 ; 727  |#define RSRC_PDOWN_STATUS_2 256    
                             2365 ; 728  |//$FILENAME status_16_6_steps_3.src
                             2366 ; 729  |#define RSRC_PDOWN_STATUS_3 257    
                             2367 ; 730  |//$FILENAME status_16_6_steps_4.src
                             2368 ; 731  |#define RSRC_PDOWN_STATUS_4 258    
                             2369 ; 732  |//$FILENAME status_16_6_steps_5.src
                             2370 ; 733  |#define RSRC_PDOWN_STATUS_5 259    
                             2371 ; 734  |//$FILENAME status_16_6_steps_6.src
                             2372 ; 735  |#define RSRC_PDOWN_STATUS_6 260    
                             2373 ; 736  |
                             2374 ; 737  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2375 ; 738  |// EQ
                             2376 ; 739  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2377 ; 740  |//$FILENAME eq_clear_icon.src
                             2378 ; 741  |#define RSRC_EQ_CLEAR_ICON 261    
                             2379 ; 742  |//$FILENAME rock_icon.src
                             2380 ; 743  |#define RSRC_ROCK_ICON 262    
                             2381 ; 744  |//$FILENAME jazz_icon.src
                             2382 ; 745  |#define RSRC_JAZZ_ICON 263    
                             2383 ; 746  |//$FILENAME classic_icon.src
                             2384 ; 747  |#define RSRC_CLASSIC_ICON 264    
                             2385 ; 748  |//$FILENAME pop_icon.src
                             2386 ; 749  |#define RSRC_POP_ICON 265    
                             2387 ; 750  |//$FILENAME custom_icon.src
                             2388 ; 751  |#define RSRC_CUSTOM_ICON 266    
                             2389 ; 752  |
                             2390 ; 753  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2391 ; 754  |// AB
                             2392 ; 755  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2393 ; 756  |//$FILENAME ab_mark_a.src
                             2394 ; 757  |#define RSRC_AB_MARK_A_ICON 267    
                             2395 ; 758  |//$FILENAME ab_mark_b.src
                             2396 ; 759  |#define RSRC_AB_MARK_B_ICON 268    
                             2397 ; 760  |
                             2398 ; 761  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2399 ; 762  |// Menu Display Resources
                             2400 ; 763  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2401 ; 764  |//$FILENAME string_music_menu.src
                             2402 ; 765  |#define RSRC_STRING_MUSIC_MENU 269    
                             2403 ; 766  |//$FILENAME string_mvideo_menu.src
                             2404 ; 767  |#define RSRC_STRING_MVIDEO_MENU 270    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  40

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2405 ; 768  |//$FILENAME string_jpeg_display_menu.src
                             2406 ; 769  |#define RSRC_STRING_JPEG_DISPLAY_MENU 271    
                             2407 ; 770  |//$FILENAME string_jpeg_manual_menu.src
                             2408 ; 771  |#define RSRC_STRING_JPEG_MANUAL_MENU 272    
                             2409 ; 772  |//$FILENAME string_jpeg_slideshow_menu.src
                             2410 ; 773  |#define RSRC_STRING_JPEG_SLIDESHOW_MENU 273    
                             2411 ; 774  |//$FILENAME string_jpeg_thumbnail_menu.src
                             2412 ; 775  |#define RSRC_STRING_JPEG_THUMBNAIL_MENU 274    
                             2413 ; 776  |//$FILENAME string_voice_menu.src
                             2414 ; 777  |#define RSRC_STRING_VOICE_MENU 275    
                             2415 ; 778  |//$FILENAME string_audible_menu.src
                             2416 ; 779  |#define RSRC_STRING_AUDIBLE_MENU 276    
                             2417 ; 780  |//$FILENAME string_fmtuner_menu.src
                             2418 ; 781  |#define RSRC_STRING_FMTUNER_MENU 277    
                             2419 ; 782  |//$FILENAME string_settings_menu.src
                             2420 ; 783  |#define RSRC_STRING_SETTINGS_MENU 278    
                             2421 ; 784  |//$FILENAME string_eq_menu.src
                             2422 ; 785  |#define RSRC_STRING_EQ_MENU 279    
                             2423 ; 786  |//$FILENAME string_playmode_menu.src
                             2424 ; 787  |#define RSRC_STRING_PLAYMODE_MENU 280    
                             2425 ; 788  |//$FILENAME string_contrast_menu.src
                             2426 ; 789  |#define RSRC_STRING_CONTRAST_MENU 281    
                             2427 ; 790  |//$FILENAME string_pwrsavings_menu.src
                             2428 ; 791  |#define RSRC_STRING_PWRSAVINGS_MENU 282    
                             2429 ; 792  |//$FILENAME string_time_date_menu.src
                             2430 ; 793  |#define RSRC_STRING_TIME_DATE_MENU 283    
                             2431 ; 794  |//$FILENAME string_set_time_menu.src
                             2432 ; 795  |#define RSRC_STRING_SET_TIME_MENU 284    
                             2433 ; 796  |//$FILENAME string_set_date_menu.src
                             2434 ; 797  |#define RSRC_STRING_SET_DATE_MENU 285    
                             2435 ; 798  |//$FILENAME string_exit_menu.src
                             2436 ; 799  |#define RSRC_STRING_EXIT_MENU 286    
                             2437 ; 800  |//$FILENAME string_rock_menu.src
                             2438 ; 801  |#define RSRC_STRING_ROCK_MENU 287    
                             2439 ; 802  |//$FILENAME string_pop_menu.src
                             2440 ; 803  |#define RSRC_STRING_POP_MENU 288    
                             2441 ; 804  |//$FILENAME string_classic_menu.src
                             2442 ; 805  |#define RSRC_STRING_CLASSIC_MENU 289    
                             2443 ; 806  |//$FILENAME string_normal_menu.src
                             2444 ; 807  |#define RSRC_STRING_NORMAL_MENU 290    
                             2445 ; 808  |//$FILENAME string_jazz_menu.src
                             2446 ; 809  |#define RSRC_STRING_JAZZ_MENU 291    
                             2447 ; 810  |//$FILENAME string_repeat1_menu.src
                             2448 ; 811  |#define RSRC_STRING_REPEAT1_MENU 292    
                             2449 ; 812  |//$FILENAME string_repeatall_menu.src
                             2450 ; 813  |#define RSRC_STRING_REPEATALL_MENU 293    
                             2451 ; 814  |//$FILENAME string_shuffle_menu.src
                             2452 ; 815  |#define RSRC_STRING_SHUFFLE_MENU 294    
                             2453 ; 816  |//$FILENAME string_repeatshuffle_menu.src
                             2454 ; 817  |#define RSRC_STRING_SHUFFLEREPEAT_MENU 295    
                             2455 ; 818  |//$FILENAME string_disable_menu.src
                             2456 ; 819  |#define RSRC_STRING_DISABLE_MENU 296    
                             2457 ; 820  |//$FILENAME string_1min_menu.src
                             2458 ; 821  |#define RSRC_STRING_1MIN_MENU 297    
                             2459 ; 822  |//$FILENAME string_2min_menu.src
                             2460 ; 823  |#define RSRC_STRING_2MIN_MENU 298    
                             2461 ; 824  |//$FILENAME string_5min_menu.src
                             2462 ; 825  |#define RSRC_STRING_5MIN_MENU 299    
                             2463 ; 826  |//$FILENAME string_10min_menu.src
                             2464 ; 827  |#define RSRC_STRING_10MIN_MENU 300    
                             2465 ; 828  |//$FILENAME string_system_menu.src
                             2466 ; 829  |#define RSRC_STRING_SYSTEM_MENU 301    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  41

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2467 ; 830  |//$FILENAME string_about_menu.src
                             2468 ; 831  |#define RSRC_STRING_ABOUT_MENU 302    
                             2469 ; 832  |//$FILENAME string_delete_menu.src
                             2470 ; 833  |#define RSRC_STRING_DELETE_MENU 303    
                             2471 ; 834  |//$FILENAME string_record_menu.src
                             2472 ; 835  |#define RSRC_STRING_RECORD_MENU 304    
                             2473 ; 836  |//$FILENAME string_spectrogram_menu.src
                             2474 ; 837  |#define RSRC_STRING_SPECTROGRAM_MENU 305    
                             2475 ; 838  |
                             2476 ; 839  |//$FILENAME string_end_of_slide_show.src
                             2477 ; 840  |#define RSRC_STRING_END_OF_SLIDE_SHOW 306    
                             2478 ; 841  |
                             2479 ; 842  |//$FILENAME string_mb.src
                             2480 ; 843  |#define RSRC_STRING_MB 307    
                             2481 ; 844  |
                             2482 ; 845  |//$FILENAME internal_media.src
                             2483 ; 846  |#define RSRC_INT_MEDIA 308    
                             2484 ; 847  |//$FILENAME external_media.src
                             2485 ; 848  |#define RSRC_EXT_MEDIA 309    
                             2486 ; 849  |
                             2487 ; 850  |//$FILENAME about_title.src
                             2488 ; 851  |#define RSRC_ABOUT_TITLE 310    
                             2489 ; 852  |//$FILENAME player_name.src
                             2490 ; 853  |#define RSRC_PLAYER_NAME_VER 311    
                             2491 ; 854  |
                             2492 ; 855  |//$FILENAME settings_title.src
                             2493 ; 856  |#define RSRC_SETTINGS_TITLE 312    
                             2494 ; 857  |//$FILENAME jpeg_display_title.src
                             2495 ; 858  |#define RSRC_JPEG_DISPLAY_TITLE 313    
                             2496 ; 859  |//$FILENAME erase_title.src
                             2497 ; 860  |#define RSRC_ERASE_TITLE 314    
                             2498 ; 861  |
                             2499 ; 862  |//$FILENAME del_warning_no.src
                             2500 ; 863  |#define RSRC_DELETE_NO 315    
                             2501 ; 864  |//$FILENAME del_warning_yes.src
                             2502 ; 865  |#define RSRC_DELETE_YES 316    
                             2503 ; 866  |//$FILENAME del_warning_line1.src
                             2504 ; 867  |#define RSRC_WARNING_MSG_LINE1 317    
                             2505 ; 868  |//$FILENAME del_warning_line2.src
                             2506 ; 869  |#define RSRC_WARNING_MSG_LINE2 318    
                             2507 ; 870  |//$FILENAME lowbattery.src
                             2508 ; 871  |#define RSRC_BROWNOUT_BITMAP 319    
                             2509 ; 872  |//$FILENAME vbr.src
                             2510 ; 873  |#define RSRC_VBR_BITMAP 320    
                             2511 ; 874  |
                             2512 ; 875  |//$FILENAME string_song.src
                             2513 ; 876  |#define RSRC_STRING_SONG_COLON 321    
                             2514 ; 877  |//$FILENAME string_voice.src
                             2515 ; 878  |#define RSRC_STRING_VOICE_COLON 322    
                             2516 ; 879  |
                             2517 ; 880  |//$FILENAME time_date_title.src
                             2518 ; 881  |#define RSRC_TIME_DATE_TITLE 323    
                             2519 ; 882  |//$FILENAME set_time_title.src
                             2520 ; 883  |#define RSRC_SET_TIME_TITLE 324    
                             2521 ; 884  |//$FILENAME set_date_title.src
                             2522 ; 885  |#define RSRC_SET_DATE_TITLE 325    
                             2523 ; 886  |//$FILENAME string_searching.src
                             2524 ; 887  |#define RSRC_STRING_SEARCHING 326    
                             2525 ; 888  |/////////////////////////////////////////////////////////////////////////////////
                             2526 ; 889  |//  Save Changes
                             2527 ; 890  |/////////////////////////////////////////////////////////////////////////////////
                             2528 ; 891  |//$FILENAME save_changes_yes.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  42

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2529 ; 892  |#define RSRC_SAVE_CHANGES_YES 327    
                             2530 ; 893  |//$FILENAME save_changes_no.src
                             2531 ; 894  |#define RSRC_SAVE_CHANGES_NO 328    
                             2532 ; 895  |//$FILENAME save_changes_cancel.src
                             2533 ; 896  |#define RSRC_SAVE_CHANGES_CANCEL 329    
                             2534 ; 897  |//$FILENAME save_changes_clear.src
                             2535 ; 898  |#define RSRC_SAVE_CHANGES_CLEAR 330    
                             2536 ; 899  |/////////////////////////////////////////////////////////////////////////////////
                             2537 ; 900  |//  Contrast
                             2538 ; 901  |/////////////////////////////////////////////////////////////////////////////////
                             2539 ; 902  |//$FILENAME contrast_title.src
                             2540 ; 903  |#define RSRC_CONTRAST_TITLE 331    
                             2541 ; 904  |//$FILENAME contrast_frame.src
                             2542 ; 905  |#define RSRC_CONTRAST_FRAME 332    
                             2543 ; 906  |//$FILENAME contrast_level0.src
                             2544 ; 907  |#define RSRC_CONTRAST_LEVEL_0 333    
                             2545 ; 908  |//$FILENAME contrast_level1.src
                             2546 ; 909  |#define RSRC_CONTRAST_LEVEL_1 334    
                             2547 ; 910  |//$FILENAME contrast_level2.src
                             2548 ; 911  |#define RSRC_CONTRAST_LEVEL_2 335    
                             2549 ; 912  |//$FILENAME contrast_level3.src
                             2550 ; 913  |#define RSRC_CONTRAST_LEVEL_3 336    
                             2551 ; 914  |//$FILENAME contrast_level4.src
                             2552 ; 915  |#define RSRC_CONTRAST_LEVEL_4 337    
                             2553 ; 916  |//$FILENAME contrast_level5.src
                             2554 ; 917  |#define RSRC_CONTRAST_LEVEL_5 338    
                             2555 ; 918  |//$FILENAME contrast_level6.src
                             2556 ; 919  |#define RSRC_CONTRAST_LEVEL_6 339    
                             2557 ; 920  |//$FILENAME contrast_level7.src
                             2558 ; 921  |#define RSRC_CONTRAST_LEVEL_7 340    
                             2559 ; 922  |//$FILENAME contrast_level8.src
                             2560 ; 923  |#define RSRC_CONTRAST_LEVEL_8 341    
                             2561 ; 924  |//$FILENAME contrast_level9.src
                             2562 ; 925  |#define RSRC_CONTRAST_LEVEL_9 342    
                             2563 ; 926  |//$FILENAME contrast_level10.src
                             2564 ; 927  |#define RSRC_CONTRAST_LEVEL_10 343    
                             2565 ; 928  |
                             2566 ; 929  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2567 ; 930  |// Funclets
                             2568 ; 931  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2569 ; 932  |//$FILENAME Funclet_SetRTC.src
                             2570 ; 933  |#define RSRC_FUNCLET_SET_RTC 344    
                             2571 ; 934  |//$FILENAME Funclet_InitRTC.src
                             2572 ; 935  |#define RSRC_FUNCLET_INIT_RTC 345    
                             2573 ; 936  |//$FILENAME Funclet_ReadRTC.src
                             2574 ; 937  |#define RSRC_FUNCLET_READ_RTC 346    
                             2575 ; 938  |//$FILENAME Funclet_SysResetAllInt.src
                             2576 ; 939  |#define RSRC_FUNCLET_SYSRESETALLINT 347    
                             2577 ; 940  |//$FILENAME Funclet_SysSetupDecVec.src
                             2578 ; 941  |#define RSRC_FUNCLET_SYSSETUPDECVEC 348    
                             2579 ; 942  |//$FILENAME Funclet_SysSetupEncVec.src
                             2580 ; 943  |#define RSRC_FUNCLET_SYSSETUPENCVEC 349    
                             2581 ; 944  |//$FILENAME Funclet_SysTimeInit.src
                             2582 ; 945  |#define RSRC_FUNCLET_SYSTIMEINIT 350    
                             2583 ; 946  |//$FILENAME Funclet_AnalogInit.src
                             2584 ; 947  |#define RSRC_FUNCLET_ANALOGINIT 351    
                             2585 ; 948  |//$FILENAME Funclet_UsbConnected.src
                             2586 ; 949  |#define RSRC_FUNCLET_USBCONNECTED 352    
                             2587 ; 950  |//$FILENAME Funclet_ButtonInit.src
                             2588 ; 951  |#define RSRC_FUNCLET_BUTTONINIT 353    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  43

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2589 ; 952  |//$FILENAME Funclet_PowerUpHeadPhones.src
                             2590 ; 953  |#define RSRC_FUNCLET_POWERUPHEADPHONES 354    
                             2591 ; 954  |//$FILENAME Funclet_PowerDownHeadPhones.src
                             2592 ; 955  |#define RSRC_FUNCLET_POWERDOWNHEADPHONES 355    
                             2593 ; 956  |//$FILENAME Funclet_StartProject.src
                             2594 ; 957  |#define RSRC_FUNCLET_STARTPROJECT 356    
                             2595 ; 958  |//$FILENAME Funclet_ModuleSetTimer.src
                             2596 ; 959  |#define RSRC_FUNCLET_MODULESETTIMER 357    
                             2597 ; 960  |//$FILENAME null.src
                             2598 ; 961  |#define RSRC_FUNCLET_MEDIADETECTION 358    
                             2599 ; 962  |//$FILENAME Funclet_SysStopDecoder.src
                             2600 ; 963  |#define RSRC_FUNCLET_SYSSTOPDECODER 359    
                             2601 ; 964  |//$FILENAME Funclet_SysStopEncoder.src
                             2602 ; 965  |#define RSRC_FUNCLET_SYSSTOPENCODER 360    
                             2603 ; 966  |//$FILENAME Funclet_SysSetDecoder.src
                             2604 ; 967  |#define RSRC_FUNCLET_SYSSETDECODER 361    
                             2605 ; 968  |//$FILENAME Funclet_SysSetEncoder.src
                             2606 ; 969  |#define RSRC_FUNCLET_SYSSETENCODER 362    
                             2607 ; 970  |//$FILENAME null.src
                             2608 ; 971  |#define RSRC_FUNCLET_PROCESSPT 363    
                             2609 ; 972  |//$FILENAME Funclet_DisplaySplashScreen.src
                             2610 ; 973  |#define RSRC_FUNCLET_DISPLAYSPLASHSCREEN 364    
                             2611 ; 974  |//$FILENAME Funclet_SysGetVolume.src
                             2612 ; 975  |#define RSRC_FUNCLET_SYSGETVOLUME 365    
                             2613 ; 976  |//$FILENAME null.src
                             2614 ; 977  |#define RSRC_FUNCLET_MMCENUMERATEPHYSICALDEVICE 366    
                             2615 ; 978  |//$FILENAME null.src
                             2616 ; 979  |#define RSRC_FUNCLET_RESETDEVICE 367    
                             2617 ; 980  |//$FILENAME null.src
                             2618 ; 981  |#define RSRC_FUNCLET_PROCESSCSD 368    
                             2619 ; 982  |//$FILENAME null.src
                             2620 ; 983  |#define RSRC_FUNCLET_PROCESSPARTITION 369    
                             2621 ; 984  |//$FILENAME null.src
                             2622 ; 985  |#define RSRC_FUNCLET_PARTITIONENTRYCOPY 370    
                             2623 ; 986  |//$FILENAME Funclet_MixerMasterFadeOut.src
                             2624 ; 987  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_OUT 371    
                             2625 ; 988  |//$FILENAME Funclet_MixerMasterFadeIn.src
                             2626 ; 989  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_IN 372    
                             2627 ; 990  |//$FILENAME Funclet_EncSetProperties.src
                             2628 ; 991  |#define RSRC_FUNCLET_ENCSETPROPERTIES 373    
                             2629 ; 992  |//$FILENAME null.src
                             2630 ; 993  |#define RSRC_FUNCLET_DOESMBREXIST 374    
                             2631 ; 994  |//$FILENAME null.src
                             2632 ; 995  |#define RSRC_FUNCLET_EXTRACTPARTITIONPARAMETERS 375    
                             2633 ; 996  |//$FILENAME Funclet_SaveSettings.src
                             2634 ; 997  |#define RSRC_FUNCLET_SYSSAVESETTINGS 376    
                             2635 ; 998  |//$FILENAME Funclet_LoadSettings.src
                             2636 ; 999  |#define RSRC_FUNCLET_SYSLOADSETTINGS 377    
                             2637 ; 1000 |///////////////////////////////////////////////////////////////
                             2638 ; 1001 |// Sanyo FM Tuner Fuclet
                             2639 ; 1002 |///////////////////////////////////////////////////////////////
                             2640 ; 1003 |//RSRC_FUNCLET_TUNER_DRIVER_INIT    equ      334    ;$FILENAME Funclet_TunerDriverInit.src
                                  
                             2641 ; 1004 |//RSRC_FUNCLET_TUNER_SCAN_STATIONS    equ      335    ;$FILENAME Funclet_TunerScanStations
                                  .src
                             2642 ; 1005 |//RSRC_FUNCLET_TUNER_SET_TO_PRESET    equ      336    ;$FILENAME Funclet_TunerSetToPreset.
                                  src
                             2643 ; 1006 |//RSRC_FUNCLET_TUNER_SET_MONO_STEREO    equ      337    ;$FILENAME Funclet_TunerSetMonoSte
                                  reo.src
                             2644 ; 1007 |//RSRC_FUNCLET_TUNER_SET_STANDBY    equ      338    ;$FILENAME Funclet_TunerSetStandby.src
                                  
                             2645 ; 1008 |//RSRC_FUNCLET_TUNER_SET_PRESET    equ      339    ;$FILENAME Funclet_TunerSetPreset.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  44

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2646 ; 1009 |//RSRC_FUNCLET_TUNER_ERASE_PRESET    equ      340    ;$FILENAME Funclet_TunerErasePreset.s
                                  rc
                             2647 ; 1010 |//RSRC_FUNCLET_TUNER_SET_IF    equ      341    ;$FILENAME Funclet_TunerSetIf.src
                             2648 ; 1011 |//RSRC_FUNCLET_TUNER_WRITE_IF_OSC    equ      342    ;$FILENAME Funclet_TunerWriteIfOSc.sr
                                  c
                             2649 ; 1012 |//RSRC_FUNCLET_TUNER_GET_FIELD_STRENGTH    equ      343    ;$FILENAME Funclet_TunerGetFiel
                                  dStrength.src
                             2650 ; 1013 |//RSRC_FUNCLET_TUNER_INIT_RF_CAP_OSC    equ      344    ;$FILENAME Funclet_TunerInitRfCapO
                                  sc.src
                             2651 ; 1014 |//RSRC_FUNCLET_TUNER_STORE_FM_STATION    equ      345    ;$FILENAME Funclet_TunerStoreFmSt
                                  ation.src
                             2652 ; 1015 |//RSRC_FUNCLET_TUNER_STORE_FM_PRESET    equ      346    ;$FILENAME Funclet_TunerStoreFmPre
                                  set.src
                             2653 ; 1016 |//RSRC_FUNCLET_TUNER_SET_REGION    equ      347    ;$FILENAME Funclet_TunerSetRegion.src
                             2654 ; 1017 |
                             2655 ; 1018 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2656 ; 1019 |// WMA Resources
                             2657 ; 1020 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2658 ; 1021 |//$FILENAME wmaCore.src
                             2659 ; 1022 |#define RSRC_WMA_CORE 378    
                             2660 ; 1023 |//$FILENAME wmaMidLow.src
                             2661 ; 1024 |#define RSRC_WMA_MIDLOW 379    
                             2662 ; 1025 |//$FILENAME wmaHigh.src
                             2663 ; 1026 |#define RSRC_WMA_HIGH 380    
                             2664 ; 1027 |//$FILENAME wmaHighMid.src
                             2665 ; 1028 |#define RSRC_WMA_HIGHMID 381    
                             2666 ; 1029 |//$FILENAME wmaMid.src
                             2667 ; 1030 |#define RSRC_WMA_MID 382    
                             2668 ; 1031 |//$FILENAME wmaLow.src
                             2669 ; 1032 |#define RSRC_WMA_LOW 383    
                             2670 ; 1033 |//$FILENAME wmaX1mem.src
                             2671 ; 1034 |#define RSRC_WMA_DATA_X1 384    
                             2672 ; 1035 |//$FILENAME wmaYmem.src
                             2673 ; 1036 |#define RSRC_WMA_DATA_Y 385    
                             2674 ; 1037 |//$FILENAME wmaLXmem.src
                             2675 ; 1038 |#define RSRC_WMA_DATA_L_X 386    
                             2676 ; 1039 |//$FILENAME wmaLYmem.src
                             2677 ; 1040 |#define RSRC_WMA_DATA_L_Y 387    
                             2678 ; 1041 |//$FILENAME wmaHuff44Qb.src
                             2679 ; 1042 |#define RSRC_WMA_HUFF44QB 388    
                             2680 ; 1043 |//$FILENAME wmaHuff44Ob.src
                             2681 ; 1044 |#define RSRC_WMA_HUFF44OB 389    
                             2682 ; 1045 |//$FILENAME wmaHuff16Ob.src
                             2683 ; 1046 |#define RSRC_WMA_HUFF16OB 390    
                             2684 ; 1047 |//$FILENAME drmpdcommon.src
                             2685 ; 1048 |#define RSRC_DRMPD_COMMON 391    
                             2686 ; 1049 |//$FILENAME januswmasupport.src
                             2687 ; 1050 |#define RSRC_JANUS_WMASUPPORT 392    
                             2688 ; 1051 |//$FILENAME wmalicenseinit.src
                             2689 ; 1052 |#define RSRC_WMA_LICENSEINIT 393    
                             2690 ; 1053 |//$FILENAME wma_tables.src
                             2691 ; 1054 |#define RSRC_WMA_TABLES 394    
                             2692 ; 1055 |//$FILENAME janus_tables.src
                             2693 ; 1056 |#define RSRC_JANUS_TABLES 395    
                             2694 ; 1057 |//$FILENAME wma_constants.src
                             2695 ; 1058 |#define RSRC_WMA_CONSTANTS 396    
                             2696 ; 1059 |//$FILENAME janus_constants.src
                             2697 ; 1060 |#define RSRC_JANUS_CONSTANTS 397    
                             2698 ; 1061 |//$FILENAME janus_xmem.src
                             2699 ; 1062 |#define RSRC_JANUS_X 398    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  45

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2700 ; 1063 |//$FILENAME janusy_data.src
                             2701 ; 1064 |#define RSRC_JANUSY_DATA 399    
                             2702 ; 1065 |
                             2703 ; 1066 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2704 ; 1067 |// Fonts -- these are last because they are very large
                             2705 ; 1068 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2706 ; 1069 |//$FILENAME font_table.src
                             2707 ; 1070 |#define RSRC_FONT_TABLE 400    
                             2708 ; 1071 |//$FILENAME font_PGM.src
                             2709 ; 1072 |#define RSRC_PGM_8 401    
                             2710 ; 1073 |//$FILENAME font_SGMs.src
                             2711 ; 1074 |#define RSRC_SGMS_8 402    
                             2712 ; 1075 |//$FILENAME font_script_00.src
                             2713 ; 1076 |#define RSRC_SCRIPT_00_8 403    
                             2714 ; 1077 |//$FILENAME font_scripts.src
                             2715 ; 1078 |#define RSRC_SCRIPTS_8 404    
                             2716 ; 1079 |//$FILENAME font_PDM.src
                             2717 ; 1080 |#define RSRC_PDM 405    
                             2718 ; 1081 |//$FILENAME font_SDMs.src
                             2719 ; 1082 |#define RSRC_SDMS 406    
                             2720 ; 1083 |//$FILENAME bitmap_warning.src
                             2721 ; 1084 |#define RSRC_WARNING 407    
                             2722 ; 1085 |//$FILENAME bitmap_device_full.src
                             2723 ; 1086 |#define RSRC_DEVICE_FULL 408    
                             2724 ; 1087 |
                             2725 ; 1088 |
                             2726 ; 1089 |//$FILENAME lcd_controller_init.src
                             2727 ; 1090 |#define RSRC_LCD_INIT_SEQ 409    
                             2728 ; 1091 |
                             2729 ; 1092 |//$FILENAME Funclet_DBCSToUnicode.src
                             2730 ; 1093 |#define RSRC_FUNCLET_DBCS_TO_UNICODE 410    
                             2731 ; 1094 |//$FILENAME Funclet_DBCSToUnicodeDstXSrcY.src
                             2732 ; 1095 |#define RSRC_FUNCLET_DBCS_TO_UNICODE_DSTX_SRCY 411    
                             2733 ; 1096 |//$FILENAME Funclet_LCDSetFont.src
                             2734 ; 1097 |#define RSRC_FUNCLET_SET_FONT 412    
                             2735 ; 1098 |//$FILENAME Funclet_GetTextWidthAddressUnicode.src
                             2736 ; 1099 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_UNICODE 413    
                             2737 ; 1100 |//$FILENAME Funclet_GetTextWidthResourceUnicode.src
                             2738 ; 1101 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_UNICODE 414    
                             2739 ; 1102 |//$FILENAME Funclet_GetTextWidthAddressDBCS.src
                             2740 ; 1103 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_DBCS 415    
                             2741 ; 1104 |//$FILENAME Funclet_GetTextWidthResourceDBCS.src
                             2742 ; 1105 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_DBCS 416    
                             2743 ; 1106 |//$FILENAME Funclet_ChipSerialNumberInit.src
                             2744 ; 1107 |#define RSRC_FUNCLET_CHIPSERIALNUMBERINIT 417    
                             2745 ; 1108 |//$FILENAME Funclet_InternalMediaSerialNumberInit.src
                             2746 ; 1109 |#define RSRC_FUNCLET_INTERNALMEDIASERIALNUMBERINIT 418    
                             2747 ; 1110 |//$FILENAME Funclet_ChipGetSerialNumber.src
                             2748 ; 1111 |#define RSRC_FUNCLET_CHIPGETSERIALNUMBER 419    
                             2749 ; 1112 |//$FILENAME Funclet_CreateNullSerialNumber.src
                             2750 ; 1113 |#define RSRC_FUNCLET_CREATENULLSERIALNUMBER 420    
                             2751 ; 1114 |//$FILENAME Funclet_ConvertHexToASCII.src
                             2752 ; 1115 |#define RSRC_FUNCLET_CONVERTHEXTOASCII 421    
                             2753 ; 1116 |//$FILENAME Funclet_LowResolutionAdcInit.src
                             2754 ; 1117 |#define RSRC_FUNCLET_LOWRESOLUTIONADCINIT 422    
                             2755 ; 1118 |
                             2756 ; 1119 |
                             2757 ; 1120 |//$FILENAME sysrecord.src
                             2758 ; 1121 |#define RSRC_SYSRECORD_CODE 423    
                             2759 ; 1122 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  46

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2760 ; 1123 |//$FILENAME string_record_settings.src
                             2761 ; 1124 |#define RSRC_STRING_RECORD_SETTINGS 424    
                             2762 ; 1125 |//$FILENAME string_sample_rate.src
                             2763 ; 1126 |#define RSRC_STRING_SAMPLE_RATE 425    
                             2764 ; 1127 |//$FILENAME string_encoder.src
                             2765 ; 1128 |#define RSRC_STRING_ENCODER 426    
                             2766 ; 1129 |//$FILENAME string_adpcm.src
                             2767 ; 1130 |#define RSRC_STRING_ADPCM 427    
                             2768 ; 1131 |//$FILENAME string_msadpcm.src
                             2769 ; 1132 |#define RSRC_STRING_MSADPCM 428    
                             2770 ; 1133 |//$FILENAME string_imadpcm.src
                             2771 ; 1134 |#define RSRC_STRING_IMADPCM 429    
                             2772 ; 1135 |//$FILENAME string_pcm.src
                             2773 ; 1136 |#define RSRC_STRING_PCM 430    
                             2774 ; 1137 |//$FILENAME string_internal.src
                             2775 ; 1138 |#define RSRC_STRING_INTERNAL 431    
                             2776 ; 1139 |//$FILENAME string_external.src
                             2777 ; 1140 |#define RSRC_STRING_EXTERNAL 432    
                             2778 ; 1141 |//$FILENAME string_device.src
                             2779 ; 1142 |#define RSRC_STRING_DEVICE 433    
                             2780 ; 1143 |//$FILENAME string_source.src
                             2781 ; 1144 |#define RSRC_STRING_SOURCE 434    
                             2782 ; 1145 |//$FILENAME string_microphone.src
                             2783 ; 1146 |#define RSRC_STRING_MICROPHONE 435    
                             2784 ; 1147 |//$FILENAME string_linein.src
                             2785 ; 1148 |#define RSRC_STRING_LINEIN 436    
                             2786 ; 1149 |//$FILENAME string_bits.src
                             2787 ; 1150 |#define RSRC_STRING_BITS 437    
                             2788 ; 1151 |//$FILENAME string_4.src
                             2789 ; 1152 |#define RSRC_STRING_4 438    
                             2790 ; 1153 |//$FILENAME string_8.src
                             2791 ; 1154 |#define RSRC_STRING_8 439    
                             2792 ; 1155 |//$FILENAME string_16.src
                             2793 ; 1156 |#define RSRC_STRING_16 440    
                             2794 ; 1157 |//$FILENAME string_24.src
                             2795 ; 1158 |#define RSRC_STRING_24 441    
                             2796 ; 1159 |//$FILENAME string_fm.src
                             2797 ; 1160 |#define RSRC_STRING_FM 442    
                             2798 ; 1161 |//$FILENAME string_mono.src
                             2799 ; 1162 |#define RSRC_STRING_MONO 443    
                             2800 ; 1163 |//$FILENAME string_stereo.src
                             2801 ; 1164 |#define RSRC_STRING_STEREO 444    
                             2802 ; 1165 |//$FILENAME string_8000hz.src
                             2803 ; 1166 |#define RSRC_STRING_8000HZ 445    
                             2804 ; 1167 |//$FILENAME string_11025hz.src
                             2805 ; 1168 |#define RSRC_STRING_11025HZ 446    
                             2806 ; 1169 |//$FILENAME string_16000hz.src
                             2807 ; 1170 |#define RSRC_STRING_16000HZ 447    
                             2808 ; 1171 |//$FILENAME string_22050hz.src
                             2809 ; 1172 |#define RSRC_STRING_22050HZ 448    
                             2810 ; 1173 |//$FILENAME string_32000hz.src
                             2811 ; 1174 |#define RSRC_STRING_32000HZ 449    
                             2812 ; 1175 |//$FILENAME string_44100hz.src
                             2813 ; 1176 |#define RSRC_STRING_44100HZ 450    
                             2814 ; 1177 |//$FILENAME string_48000hz.src
                             2815 ; 1178 |#define RSRC_STRING_48000HZ 451    
                             2816 ; 1179 |//$FILENAME string_channels.src
                             2817 ; 1180 |#define RSRC_STRING_CHANNELS 452    
                             2818 ; 1181 |//$FILENAME string_spaces.src
                             2819 ; 1182 |#define RSRC_STRING_SPACES 453    
                             2820 ; 1183 |//$FILENAME slider_bar.src
                             2821 ; 1184 |#define RSRC_SLIDER_BAR 454    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  47

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2822 ; 1185 |//$FILENAME slider_bar_inv.src
                             2823 ; 1186 |#define RSRC_SLIDER_BAR_INV 455    
                             2824 ; 1187 |//$FILENAME slider_track.src
                             2825 ; 1188 |#define RSRC_SLIDER_TRACK 456    
                             2826 ; 1189 |//$FILENAME string_no_files.src
                             2827 ; 1190 |#define RSRC_STRING_NO_FILES 457    
                             2828 ; 1191 |
                             2829 ; 1192 |/////////////////////////////////////////////////////////////////////
                             2830 ; 1193 |//  Time and Date Resource Strings
                             2831 ; 1194 |/////////////////////////////////////////////////////////////////////
                             2832 ; 1195 |//$FILENAME string_sunday.src
                             2833 ; 1196 |#define RSRC_STRING_SUNDAY 458    
                             2834 ; 1197 |//$FILENAME string_monday.src
                             2835 ; 1198 |#define RSRC_STRING_MONDAY 459    
                             2836 ; 1199 |//$FILENAME string_tuesday.src
                             2837 ; 1200 |#define RSRC_STRING_TUESDAY 460    
                             2838 ; 1201 |//$FILENAME string_wednesday.src
                             2839 ; 1202 |#define RSRC_STRING_WEDNESDAY 461    
                             2840 ; 1203 |//$FILENAME string_thursday.src
                             2841 ; 1204 |#define RSRC_STRING_THURSDAY 462    
                             2842 ; 1205 |//$FILENAME string_friday.src
                             2843 ; 1206 |#define RSRC_STRING_FRIDAY 463    
                             2844 ; 1207 |//$FILENAME string_saturday.src
                             2845 ; 1208 |#define RSRC_STRING_SATURDAY 464    
                             2846 ; 1209 |//$FILENAME string_am.src
                             2847 ; 1210 |#define RSRC_STRING_AM 465    
                             2848 ; 1211 |//$FILENAME string_pm.src
                             2849 ; 1212 |#define RSRC_STRING_PM 466    
                             2850 ; 1213 |//$FILENAME string_amclear.src
                             2851 ; 1214 |#define RSRC_STRING_AMCLEAR 467    
                             2852 ; 1215 |//$FILENAME string_slash.src
                             2853 ; 1216 |#define RSRC_STRING_SLASH 468    
                             2854 ; 1217 |//$FILENAME string_colon.src
                             2855 ; 1218 |#define RSRC_STRING_COLON 469    
                             2856 ; 1219 |//$FILENAME string_12hour.src
                             2857 ; 1220 |#define RSRC_STRING_12HOUR 470    
                             2858 ; 1221 |//$FILENAME string_24hour.src
                             2859 ; 1222 |#define RSRC_STRING_24HOUR 471    
                             2860 ; 1223 |//$FILENAME string_format.src
                             2861 ; 1224 |#define RSRC_STRING_FORMAT 472    
                             2862 ; 1225 |//$FILENAME string_mmddyyyy.src
                             2863 ; 1226 |#define RSRC_STRING_MMDDYYYY 473    
                             2864 ; 1227 |//$FILENAME string_ddmmyyyy.src
                             2865 ; 1228 |#define RSRC_STRING_DDMMYYYY 474    
                             2866 ; 1229 |//$FILENAME string_yyyymmdd.src
                             2867 ; 1230 |#define RSRC_STRING_YYYYMMDD 475    
                             2868 ; 1231 |//$FILENAME string_ok.src
                             2869 ; 1232 |#define RSRC_STRING_OK 476    
                             2870 ; 1233 |//$FILENAME string_cancel.src
                             2871 ; 1234 |#define RSRC_STRING_CANCEL 477    
                             2872 ; 1235 |//$FILENAME negative_sign.src
                             2873 ; 1236 |#define RSRC_NEGATIVE_SIGN 478    
                             2874 ; 1237 |//$FILENAME string_dec_pt5.src
                             2875 ; 1238 |#define RSRC_DEC_PT5_STRING 479    
                             2876 ; 1239 |//$FILENAME string_dec_pt0.src
                             2877 ; 1240 |#define RSRC_DEC_PT0_STRING 480    
                             2878 ; 1241 |//$FILENAME string_db.src
                             2879 ; 1242 |#define RSRC_DB_STRING 481    
                             2880 ; 1243 |//$FILENAME string_hz2.src
                             2881 ; 1244 |#define RSRC_HZ2_STRING 482    
                             2882 ; 1245 |
                             2883 ; 1246 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  48

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2884 ; 1247 |//$FILENAME record_settings_menu_code_bank.src
                             2885 ; 1248 |#define RSRC_RECORD_SETTINGS_MENU_CODE_BANK 483    
                             2886 ; 1249 |//$FILENAME metadata_codebank.src
                             2887 ; 1250 |#define RSRC_METADATA_CODEBANK 484    
                             2888 ; 1251 |//$FILENAME mp3metadata_codebank.src
                             2889 ; 1252 |#define RSRC_MP3_METADATA_CODEBANK 485    
                             2890 ; 1253 |//$FILENAME wmametadata_codebank.src
                             2891 ; 1254 |#define RSRC_WMA_METADATA_CODEBANK 486    
                             2892 ; 1255 |//$FILENAME wavmetadata_codebank.src
                             2893 ; 1256 |#define RSRC_WAV_METADATA_CODEBANK 487    
                             2894 ; 1257 |//$FILENAME smvmetadata_codebank.src
                             2895 ; 1258 |#define RSRC_SMV_METADATA_CODEBANK 488    
                             2896 ; 1259 |//$FILENAME playlist2init_codebank.src
                             2897 ; 1260 |#define RSRC_PLAYLIST2INIT_CODEBANK 489    
                             2898 ; 1261 |
                             2899 ; 1262 |//$FILENAME delete_successful.src
                             2900 ; 1263 |#define RSRC_DELETE_SUCCESSFUL 490    
                             2901 ; 1264 |//$FILENAME delete_error.src
                             2902 ; 1265 |#define RSRC_DELETE_ERROR 491    
                             2903 ; 1266 |//$FILENAME lic_expired.src
                             2904 ; 1267 |#define RSRC_LIC_EXPIRED 492    
                             2905 ; 1268 |//$FILENAME id3v2_codebank.src
                             2906 ; 1269 |#define RSRC_ID3V2_CODEBANK 493    
                             2907 ; 1270 |//$FILENAME id3v2lyrics_codebank.src
                             2908 ; 1271 |#define RSRC_ID3V2_LYRICS_CODEBANK 494    
                             2909 ; 1272 |//$FILENAME lyrics3_codebank.src
                             2910 ; 1273 |#define RSRC_LYRICS3_CODEBANK 495    
                             2911 ; 1274 |//$FILENAME lrc_codebank.src
                             2912 ; 1275 |#define RSRC_LRC_CODEBANK 496    
                             2913 ; 1276 |//$FILENAME lyrics_api_codebank.src
                             2914 ; 1277 |#define RSRC_LYRICS_API_CODEBANK 497    
                             2915 ; 1278 |//$FILENAME wmalyrics_codebank.src
                             2916 ; 1279 |#define RSRC_WMA_LYRICS_CODEBANK 498    
                             2917 ; 1280 |//$FILENAME apicframe_codebank.src
                             2918 ; 1281 |#define RSRC_APIC_FRAME_CODEBANK 499    
                             2919 ; 1282 |
                             2920 ; 1283 |//$FILENAME exmediaerror1.src
                             2921 ; 1284 |#define RSRC_EXTERNAL_MEDIA_ERROR1 500    
                             2922 ; 1285 |//$FILENAME exmediaerror2.src
                             2923 ; 1286 |#define RSRC_EXTERNAL_MEDIA_ERROR2 501    
                             2924 ; 1287 |//$FILENAME inmediaerror1.src
                             2925 ; 1288 |#define RSRC_INTERNAL_MEDIA_ERROR1 502    
                             2926 ; 1289 |
                             2927 ; 1290 |//$FILENAME backlight_title.src
                             2928 ; 1291 |#define RSRC_BACKLIGHT_TITLE 503    
                             2929 ; 1292 |//$FILENAME backlight_state_on.src
                             2930 ; 1293 |#define RSRC_BACKLIGHT_STATE_ON 504    
                             2931 ; 1294 |//$FILENAME backlight_state_off.src
                             2932 ; 1295 |#define RSRC_BACKLIGHT_STATE_OFF 505    
                             2933 ; 1296 |//$FILENAME backlightmenu.src
                             2934 ; 1297 |#define RSRC_BACKLIGHT_MENU_CODE_BANK 506    
                             2935 ; 1298 |//$FILENAME string_backlight_menu.src
                             2936 ; 1299 |#define RSRC_STRING_BACKLIGHT_MENU 507    
                             2937 ; 1300 |
                             2938 ; 1301 |//$FILENAME enc_mp3mod.src
                             2939 ; 1302 |#define RSRC_ENC_MP3_MOD_CODE 508    
                             2940 ; 1303 |//$FILENAME enc_mp3p.src
                             2941 ; 1304 |#define RSRC_ENC_MP3P_CODE 509    
                             2942 ; 1305 |//$FILENAME enc_mp3x.src
                             2943 ; 1306 |#define RSRC_ENC_MP3X_CODE 510    
                             2944 ; 1307 |//$FILENAME enc_mp3y.src
                             2945 ; 1308 |#define RSRC_ENC_MP3Y_CODE 511    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  49

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2946 ; 1309 |//$FILENAME mp3_implementation.src
                             2947 ; 1310 |#define RSRC_MP3_IMPLEMENTATION 512    
                             2948 ; 1311 |//$FILENAME string_mp3.src
                             2949 ; 1312 |#define RSRC_STRING_MP3 513    
                             2950 ; 1313 |//$FILENAME string_all.src
                             2951 ; 1314 |#define RSRC_STRING_ALL 514    
                             2952 ; 1315 |
                             2953 ; 1316 |//$FILENAME mediastartup.src
                             2954 ; 1317 |#define RSRC_NANDMEDIAINIT 515    
                             2955 ; 1318 |#define RSRC_NANDMEDIAALLOCATE 0
                             2956 ; 1319 |#define RSRC_NANDMEDIADISCOVERALLOCATION 0
                             2957 ; 1320 |#define RSRC_NANDMEDIAGETMEDIATABLE RSRC_NANDMEDIAINIT
                             2958 ; 1321 |#define RSRC_NANDMEDIAGETINFO RSRC_NANDMEDIAINIT
                             2959 ; 1322 |#define RSRC_NANDMEDIAERASE 0
                             2960 ; 1323 |
                             2961 ; 1324 |//$FILENAME nanddatadriveinit.src
                             2962 ; 1325 |#define RSRC_NANDDATADRIVEINIT 516    
                             2963 ; 1326 |#define RSRC_NANDDATADRIVEGETINFO RSRC_NANDDATADRIVEREADSECTOR
                             2964 ; 1327 |#define RSRC_NANDDATADRIVESETINFO 0
                             2965 ; 1328 |//$FILENAME nanddatadrivereadsector.src
                             2966 ; 1329 |#define RSRC_NANDDATADRIVEREADSECTOR 517    
                             2967 ; 1330 |#define RSRC_NANDDATADRIVEWRITESECTOR RSRC_NANDDATADRIVEREADSECTOR
                             2968 ; 1331 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESETUP 0
                             2969 ; 1332 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESECTOR 0
                             2970 ; 1333 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESETUP 0
                             2971 ; 1334 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESECTOR 0
                             2972 ; 1335 |#define RSRC_NANDDATADRIVEERASE 0
                             2973 ; 1336 |#define RSRC_NANDDATADRIVEFLUSH RSRC_NANDDATADRIVEREADSECTOR
                             2974 ; 1337 |
                             2975 ; 1338 |#define RSRC_NANDSYSTEMDRIVEINIT RSRC_NANDMEDIAINIT
                             2976 ; 1339 |#define RSRC_NANDSYSTEMDRIVEGETINFO RSRC_NANDMEDIAINIT
                             2977 ; 1340 |#define RSRC_NANDSYSTEMDRIVESETINFO 0
                             2978 ; 1341 |#define RSRC_NANDSYSTEMDRIVEREADSECTOR 0
                             2979 ; 1342 |#define RSRC_NANDSYSTEMDRIVEWRITESECTOR 0
                             2980 ; 1343 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESETUP 0
                             2981 ; 1344 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESECTOR 0
                             2982 ; 1345 |#define RSRC_NANDSYSTEMDRIVEERASE 0
                             2983 ; 1346 |#define RSRC_NANDSYSTEMDRIVEFLUSH 0
                             2984 ; 1347 |
                             2985 ; 1348 |//$FILENAME vbr_codebank.src
                             2986 ; 1349 |#define RSRC_VBR_CODEBANK 518    
                             2987 ; 1350 |
                             2988 ; 1351 |//$FILENAME string_recordtest_menu.src
                             2989 ; 1352 |#define RSRC_STRING_RECORDTEST_MENU 519    
                             2990 ; 1353 |//$FILENAME string_recordtest_duration.src
                             2991 ; 1354 |#define RSRC_STRING_DURATION 520    
                             2992 ; 1355 |//$FILENAME string_recordtest_time5.src
                             2993 ; 1356 |#define RSRC_STRING_TIME5 521    
                             2994 ; 1357 |//$FILENAME string_recordtest_time10.src
                             2995 ; 1358 |#define RSRC_STRING_TIME10 522    
                             2996 ; 1359 |//$FILENAME string_recordtest_time30.src
                             2997 ; 1360 |#define RSRC_STRING_TIME30 523    
                             2998 ; 1361 |//$FILENAME string_recordtest_time60.src
                             2999 ; 1362 |#define RSRC_STRING_TIME60 524    
                             3000 ; 1363 |//$FILENAME string_recordtest_time300.src
                             3001 ; 1364 |#define RSRC_STRING_TIME300 525    
                             3002 ; 1365 |//$FILENAME string_recordtest_time600.src
                             3003 ; 1366 |#define RSRC_STRING_TIME600 526    
                             3004 ; 1367 |
                             3005 ; 1368 |//$FILENAME test_title.src
                             3006 ; 1369 |#define RSRC_TEST_TITLE 527    
                             3007 ; 1370 |//$FILENAME testmenu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  50

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3008 ; 1371 |#define RSRC_TEST_MENU_CODE_BANK 528    
                             3009 ; 1372 |
                             3010 ; 1373 |
                             3011 ; 1374 |//$FILENAME mmcmediastartup.src
                             3012 ; 1375 |#define RSRC_MMCDATADRIVEINIT 529    
                             3013 ; 1376 |#define RSRC_MMCMEDIAALLOCATE RSRC_MMCDATADRIVEINIT
                             3014 ; 1377 |#define RSRC_MMCMEDIADISCOVERALLOCATION RSRC_MMCDATADRIVEINIT
                             3015 ; 1378 |//$FILENAME mmcinfo.src
                             3016 ; 1379 |#define RSRC_MMCMEDIAGETINFO 530    
                             3017 ; 1380 |#define RSRC_MMCMEDIAGETMEDIATABLE RSRC_MMCMEDIAGETINFO
                             3018 ; 1381 |//$FILENAME mmcerase.src
                             3019 ; 1382 |#define RSRC_MMCMEDIAERASE 531    
                             3020 ; 1383 |
                             3021 ; 1384 |
                             3022 ; 1385 |#define RSRC_MMCDATADRIVEFLUSH RSRC_MMCDATADRIVEINIT
                             3023 ; 1386 |
                             3024 ; 1387 |//$FILENAME mmcenumerate.src
                             3025 ; 1388 |#define RSRC_MMCENUMERATE 532    
                             3026 ; 1389 |//$FILENAME mmcresetdevice.src
                             3027 ; 1390 |#define RSRC_MMC_RESETDEVICE 533    
                             3028 ; 1391 |//$FILENAME mmcprocesscsd.src
                             3029 ; 1392 |#define RSRC_MMC_PROCESSCSD 534    
                             3030 ; 1393 |//$FILENAME mmcprocesscid.src
                             3031 ; 1394 |#define RSRC_MMC_PROCESSCID 535    
                             3032 ; 1395 |//$FILENAME mmcprocesscid2.src
                             3033 ; 1396 |#define RSRC_FUNCLET_MMCPROCESSCID2 536    
                             3034 ; 1397 |//$FILENAME mmcdetectpresence.src
                             3035 ; 1398 |#define RSRC_MMC_DETECTPRESENCE 537    
                             3036 ; 1399 |//$FILENAME mmcserialnumberinit.src
                             3037 ; 1400 |#define RSRC_MMCSERIALNUMBERINIT 538    
                             3038 ; 1401 |//$FILENAME mmccheckwriteprotect.src
                             3039 ; 1402 |#define RSRC_MMC_CHECKWRITEPROTECT 539    
                             3040 ; 1403 |
                             3041 ; 1404 |//$FILENAME mmcread.src
                             3042 ; 1405 |#define RSRC_MMCDATADRIVEREADSECTOR 540    
                             3043 ; 1406 |//$FILENAME mmcmediainit.src
                             3044 ; 1407 |#define RSRC_MMCMEDIAINIT 541    
                             3045 ; 1408 |//$FILENAME mmcdatadriveinfo.src
                             3046 ; 1409 |#define RSRC_MMCDATADRIVESETINFO 542    
                             3047 ; 1410 |#define RSRC_MMCDATADRIVEGETINFO RSRC_MMCDATADRIVESETINFO
                             3048 ; 1411 |//$FILENAME mmcdatadriveerase.src
                             3049 ; 1412 |#define RSRC_MMCDATADRIVEERASE 543    
                             3050 ; 1413 |
                             3051 ; 1414 |#define RSRC_MMCDATADRIVEWRITESECTOR RSRC_MMCDATADRIVEREADSECTOR
                             3052 ; 1415 |#define RSRC_MMCDATADRIVEMULTIWRITESETUP RSRC_MMCDATADRIVEWRITESECTOR
                             3053 ; 1416 |#define RSRC_MMCDATADRIVEMULTIWRITESECTOR RSRC_MMCDATADRIVEWRITESECTOR
                             3054 ; 1417 |
                             3055 ; 1418 |
                             3056 ; 1419 |/////////////////////////////////////////////////////////////////////////////////
                             3057 ; 1420 |//  File system
                             3058 ; 1421 |/////////////////////////////////////////////////////////////////////////////////
                             3059 ; 1422 |//$FILENAME arrangefilename.src
                             3060 ; 1423 |#define RSRC_FUNCLET_ARRANGEFILENAME 544    
                             3061 ; 1424 |//$FILENAME clearcluster.src
                             3062 ; 1425 |#define RSRC_FUNCLET_CLEARCLUSTER 545    
                             3063 ; 1426 |//$FILENAME createdirectory.src
                             3064 ; 1427 |#define RSRC_FUNCLET_CREATEDIRECTORY 546    
                             3065 ; 1428 |//$FILENAME deletecontent.src
                             3066 ; 1429 |#define RSRC_FUNCLET_DELETECONTENT 547    
                             3067 ; 1430 |//$FILENAME deleterecord.src
                             3068 ; 1431 |#define RSRC_FUNCLET_DELETERECORD 548    
                             3069 ; 1432 |//$FILENAME fastopen.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  51

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3070 ; 1433 |#define RSRC_FUNCLET_FASTOPEN 549    
                             3071 ; 1434 |//$FILENAME fcreate.src
                             3072 ; 1435 |#define RSRC_FUNCLET_FCREATE 550    
                             3073 ; 1436 |//$FILENAME filegetattrib.src
                             3074 ; 1437 |#define RSRC_FUNCLET_FILEGETATTRIB 551    
                             3075 ; 1438 |//$FILENAME filegetdate.src
                             3076 ; 1439 |#define RSRC_FUNCLET_FILEGETDATE 552    
                             3077 ; 1440 |//$FILENAME filesetattrib.src
                             3078 ; 1441 |#define RSRC_FUNCLET_FILESETATTRIB 553    
                             3079 ; 1442 |//$FILENAME filesetdate.src
                             3080 ; 1443 |#define RSRC_FUNCLET_FILESETDATE 554    
                             3081 ; 1444 |//$FILENAME fsinit.src
                             3082 ; 1445 |#define RSRC_FUNCLET_FSINIT 555    
                             3083 ; 1446 |//$FILENAME fsshutdown.src
                             3084 ; 1447 |#define RSRC_FUNCLET_FSSHUTDOWN 556    
                             3085 ; 1448 |//$FILENAME readdevicerecord.src
                             3086 ; 1449 |#define RSRC_FUNCLET_READDEVICERECORD 557    
                             3087 ; 1450 |//$FILENAME checkspaceinrootdir.src
                             3088 ; 1451 |#define RSRC_FUNCLET_CHECKSPACEINROOTDIR 558    
                             3089 ; 1452 |//$FILENAME setcwdhandle.src
                             3090 ; 1453 |#define RSRC_FUNCLET_SETCWDHANDLE 559    
                             3091 ; 1454 |//$FILENAME fsdriveinit.src
                             3092 ; 1455 |#define RSRC_FUNCLET_FSDRIVEINIT 560    
                             3093 ; 1456 |//$FILENAME fsclearBuf.src
                             3094 ; 1457 |#define RSRC_FUNCLET_FSCLEARDRIVEBUF 561    
                             3095 ; 1458 |//RSRC_FUNCLET_TOTALFREECLUSTER    equ      328    ;$FILENAME totalfreecluster.src
                             3096 ; 1459 |//RSRC_FUNCLET_TOTALFREECLUSTERFAT16    equ      328    ;$FILENAME totalfreeclusterfat16.s
                                  rc
                             3097 ; 1460 |//$FILENAME fgetfasthandle.src
                             3098 ; 1461 |#define RSRC_FUNCLET_FGETFASTHANDLE 562    
                             3099 ; 1462 |//$FILENAME ishandlewriteallocated.src
                             3100 ; 1463 |#define RSRC_FUNCLET_ISHANDLEWRITEALLOCATED 563    
                             3101 ; 1464 |//$FILENAME isfileopen.src
                             3102 ; 1465 |#define RSRC_FUNCLET_ISFILEOPEN 564    
                             3103 ; 1466 |//$FILENAME iscurrworkdir.src
                             3104 ; 1467 |#define RSRC_FUNCLET_ISCURRWORKDIR 565    
                             3105 ; 1468 |//$FILENAME chdir.src
                             3106 ; 1469 |#define RSRC_FUNCLET_CHDIR 566    
                             3107 ; 1470 |//$FILENAME chdirFromOffset.src
                             3108 ; 1471 |#define RSRC_FUNCLET_CHDIR_FROM_OFFSET 567    
                             3109 ; 1472 |//$FILENAME deletetree.src
                             3110 ; 1473 |#define RSRC_FUNCLET_DELETETREE 568    
                             3111 ; 1474 |//$FILENAME deleteallrecords.src
                             3112 ; 1475 |#define RSRC_FUNCLET_DELETEALLRECORDS 569    
                             3113 ; 1476 |//$FILENAME cleardata.src
                             3114 ; 1477 |#define RSRC_FUNCLET_CLEARDATA 570    
                             3115 ; 1478 |//$FILENAME changetolowleveldir.src
                             3116 ; 1479 |#define RSRC_FUNCLET_CHANGETOLOWLEVELDIR 571    
                             3117 ; 1480 |//$FILENAME getrecordnumber.src
                             3118 ; 1481 |#define RSRC_FUNCLET_GETRECORDNUMBER 572    
                             3119 ; 1482 |//$FILENAME fileremove.src
                             3120 ; 1483 |#define RSRC_FUNCLET_FILEREMOVE 573    
                             3121 ; 1484 |//$FILENAME charactersearch.src
                             3122 ; 1485 |#define RSRC_FUNCLET_CHARACTERSEARCH 574    
                             3123 ; 1486 |//$FILENAME stringcompare.src
                             3124 ; 1487 |#define RSRC_FUNCLET_STRINGCOMPARE 575    
                             3125 ; 1488 |//$FILENAME fopenw.src
                             3126 ; 1489 |#define RSRC_FUNCLET_FOPENW 576    
                             3127 ; 1490 |//$FILENAME fremove.src
                             3128 ; 1491 |#define RSRC_FUNCLET_FREMOVE 577    
                             3129 ; 1492 |//$FILENAME fremovew.src
                             3130 ; 1493 |#define RSRC_FUNCLET_FREMOVEW 578    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  52

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3131 ; 1494 |//$FILENAME mkdir.src
                             3132 ; 1495 |#define RSRC_FUNCLET_MKDIR 579    
                             3133 ; 1496 |//$FILENAME mkdirw.src
                             3134 ; 1497 |#define RSRC_FUNCLET_MKDIRW 580    
                             3135 ; 1498 |//$FILENAME rmdir.src
                             3136 ; 1499 |#define RSRC_FUNCLET_RMDIR 581    
                             3137 ; 1500 |//$FILENAME rmdirw.src
                             3138 ; 1501 |#define RSRC_FUNCLET_RMDIRW 582    
                             3139 ; 1502 |//$FILENAME fgetc.src
                             3140 ; 1503 |#define RSRC_FUNCLET_FGETC 583    
                             3141 ; 1504 |//$FILENAME fgets.src
                             3142 ; 1505 |#define RSRC_FUNCLET_FGETS 584    
                             3143 ; 1506 |//$FILENAME fputc.src
                             3144 ; 1507 |#define RSRC_FUNCLET_FPUTC 585    
                             3145 ; 1508 |//$FILENAME fputs.src
                             3146 ; 1509 |#define RSRC_FUNCLET_FPUTS 586    
                             3147 ; 1510 |//$FILENAME arrangelongfilename.src
                             3148 ; 1511 |#define RSRC_FUNCLET_ARRANGELONGFILENAME 587    
                             3149 ; 1512 |//$FILENAME convert_itoa.src
                             3150 ; 1513 |#define RSRC_FUNCLET_CONVERT_ITOA 588    
                             3151 ; 1514 |//$FILENAME createdirrecord.src
                             3152 ; 1515 |#define RSRC_FUNCLET_CREATEDIRRECORD 589    
                             3153 ; 1516 |//$FILENAME chksum.src
                             3154 ; 1517 |#define RSRC_FUNCLET_CHKSUM 590    
                             3155 ; 1518 |//$FILENAME createshortdirrecord.src
                             3156 ; 1519 |#define RSRC_FUNCLET_CREATESHORTDIRRECORD 591    
                             3157 ; 1520 |//$FILENAME discardtrailigperiodsucs3.src
                             3158 ; 1521 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSUCS3 592    
                             3159 ; 1522 |//$FILENAME discardtrailigperiodsw.src
                             3160 ; 1523 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSW 593    
                             3161 ; 1524 |//$FILENAME extractfilenamew.src
                             3162 ; 1525 |#define RSRC_FUNCLET_EXTRACTFILENAMEW 594    
                             3163 ; 1526 |//$FILENAME extractpathw.src
                             3164 ; 1527 |#define RSRC_FUNCLET_EXTRACTPATHW 595    
                             3165 ; 1528 |//$FILENAME findfreerecord.src
                             3166 ; 1529 |#define RSRC_FUNCLET_FINDFREERECORD 596    
                             3167 ; 1530 |//$FILENAME getnamew.src
                             3168 ; 1531 |#define RSRC_FUNCLET_GETNAMEW 597    
                             3169 ; 1532 |//$FILENAME isdirectoryempty.src
                             3170 ; 1533 |#define RSRC_FUNCLET_ISDIRECTORYEMPTY 598    
                             3171 ; 1534 |//$FILENAME isshortnamevalid.src
                             3172 ; 1535 |#define RSRC_FUNCLET_ISSHORTNAMEVALID 599    
                             3173 ; 1536 |//$FILENAME longdirmatch.src
                             3174 ; 1537 |#define RSRC_FUNCLET_LONGDIRMATCH 600    
                             3175 ; 1538 |//$FILENAME unicodetooem.src
                             3176 ; 1539 |#define RSRC_FUNCLET_UNICODETOOEM 601    
                             3177 ; 1540 |//$FILENAME matchdirrecordw.src
                             3178 ; 1541 |#define RSRC_FUNCLET_MATCHDIRRECORDW 602    
                             3179 ; 1542 |//$FILENAME setcwd.src
                             3180 ; 1543 |#define RSRC_FUNCLET_SETCWD 603    
                             3181 ; 1544 |//$FILENAME setshortfilename.src
                             3182 ; 1545 |#define RSRC_FUNCLET_SETSHORTFILENAME 604    
                             3183 ; 1546 |//$FILENAME generatefilenametail.src
                             3184 ; 1547 |#define RSRC_FUNCLET_GENERATEFILENAMETAIL 605    
                             3185 ; 1548 |//$FILENAME dbcstounicode.src
                             3186 ; 1549 |#define RSRC_FUNCLET_DBCSTOUNICODE 606    
                             3187 ; 1550 |//$FILENAME strcpy.src
                             3188 ; 1551 |#define RSRC_FUNCLET_STRCPY 607    
                             3189 ; 1552 |//$FILENAME strcpyw.src
                             3190 ; 1553 |#define RSRC_FUNCLET_STRCPYW 608    
                             3191 ; 1554 |//$FILENAME strlengthw.src
                             3192 ; 1555 |#define RSRC_FUNCLET_STRLENGTHW 609    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  53

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3193 ; 1556 |//$FILENAME filesystempresent.src
                             3194 ; 1557 |#define RSRC_FUNCLET_FILESYSTEMPRESENT 610    
                             3195 ; 1558 |//$FILENAME DataDriveInit.src
                             3196 ; 1559 |#define RSRC_FUNCLET_DATADRIVEINIT 611    
                             3197 ; 1560 |//$FILENAME FSGetDataDrivePbsLocation.src
                             3198 ; 1561 |#define RSRC_FUNCLET_FSGETDATADRIVEPBSLOCATION 612    
                             3199 ; 1562 |//$FILENAME FSPartitionEntryCopy.src
                             3200 ; 1563 |#define RSRC_FUNCLET_FSPARTITIONENTRYCOPYFSDD 613    
                             3201 ; 1564 |//$FILENAME DataDriveGetSize.src
                             3202 ; 1565 |#define RSRC_FUNCLET_DATADRIVEGETSIZE 614    
                             3203 ; 1566 |//$FILENAME ConstructLongFileName.src
                             3204 ; 1567 |#define RSRC_FUNCLET_CONSTRUCTLONGFILENAME 615    
                             3205 ; 1568 |//$FILENAME strcpyucs3_2.src
                             3206 ; 1569 |#define RSRC_FUNCLET_STRCPYUCS3_2 616    
                             3207 ; 1570 |//$FILENAME getvolumelabel.src
                             3208 ; 1571 |#define RSRC_FUNCLET_GETVOLUMELABEL 617    
                             3209 ; 1572 |//$FILENAME setvolumelabel.src
                             3210 ; 1573 |#define RSRC_FUNCLET_SETVOLUMELABEL 618    
                             3211 ; 1574 |//$FILENAME disk_full.src
                             3212 ; 1575 |#define RSRC_DISK_FULL 619    
                             3213 ; 1576 |//$FILENAME chkdskstartup.src
                             3214 ; 1577 |#define RSRC_CHECKDISK 620    
                             3215 ; 1578 |//$FILENAME chkdskstartupy.src
                             3216 ; 1579 |#define RSRC_CHKDSK_YMEM 621    
                             3217 ; 1580 |//$FILENAME low_level_pwr_line1.src
                             3218 ; 1581 |#define RSRC_LOW_PWR_EXT_DEV_LINE1 622    
                             3219 ; 1582 |//$FILENAME low_level_pwr_line2.src
                             3220 ; 1583 |#define RSRC_LOW_PWR_EXT_DEV_LINE2 623    
                             3221 ; 1584 |//$FILENAME string_bit_rate.src
                             3222 ; 1585 |#define RSRC_STRING_BIT_RATE 624    
                             3223 ; 1586 |//$FILENAME string_96000hz.src
                             3224 ; 1587 |#define RSRC_STRING_96KBPS 625    
                             3225 ; 1588 |//$FILENAME string_112000hz.src
                             3226 ; 1589 |#define RSRC_STRING_112KBPS 626    
                             3227 ; 1590 |//$FILENAME string_128000hz.src
                             3228 ; 1591 |#define RSRC_STRING_128KBPS 627    
                             3229 ; 1592 |//$FILENAME string_160000hz.src
                             3230 ; 1593 |#define RSRC_STRING_160KBPS 628    
                             3231 ; 1594 |//$FILENAME string_192000hz.src
                             3232 ; 1595 |#define RSRC_STRING_192KBPS 629    
                             3233 ; 1596 |//$FILENAME string_224000hz.src
                             3234 ; 1597 |#define RSRC_STRING_224KBPS 630    
                             3235 ; 1598 |//$FILENAME string_256000hz.src
                             3236 ; 1599 |#define RSRC_STRING_256KBPS 631    
                             3237 ; 1600 |//$FILENAME string_320000hz.src
                             3238 ; 1601 |#define RSRC_STRING_320KBPS 632    
                             3239 ; 1602 |//$FILENAME string_hz.src
                             3240 ; 1603 |#define RSRC_STRING_HZ 633    
                             3241 ; 1604 |//$FILENAME EncCommonp.src
                             3242 ; 1605 |#define RSRC_ENCODERCOMMON_P_CODE 634    
                             3243 ; 1606 |//$FILENAME adc_adcx.src
                             3244 ; 1607 |#define RSRC_ADC_ADCX_CODE 635    
                             3245 ; 1608 |//$FILENAME adc_adcy.src
                             3246 ; 1609 |#define RSRC_ADC_ADCY_CODE 636    
                             3247 ; 1610 |//$FILENAME Funclet_encodercommon.src
                             3248 ; 1611 |#define RSRC_FUNCLET_LOADENCODERCOMMON 637    
                             3249 ; 1612 |//$FILENAME string_album.src
                             3250 ; 1613 |#define RSRC_STRING_ALBUM 638    
                             3251 ; 1614 |//$FILENAME string_encoder_song.src
                             3252 ; 1615 |#define RSRC_STRING_SONG 639    
                             3253 ; 1616 |//$FILENAME string_mode.src
                             3254 ; 1617 |#define RSRC_STRING_MODE 640    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  54

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3255 ; 1618 |
                             3256 ; 1619 |//////////////////////////////////////////////////////////////////////////////////
                             3257 ; 1620 |// display related
                             3258 ; 1621 |//////////////////////////////////////////////////////////////////////////////////
                             3259 ; 1622 |//$FILENAME Funclet_HalDisplayInit.src
                             3260 ; 1623 |#define RSRC_FUNCLET_HAL_DISPLAY_INIT 641    
                             3261 ; 1624 |//$FILENAME Funclet_SalDisplayInit.src
                             3262 ; 1625 |#define RSRC_FUNCLET_SAL_DISPLAY_INIT 642    
                             3263 ; 1626 |//$FILENAME Funclet_SalHandleMessage.src
                             3264 ; 1627 |#define RSRC_FUNCLET_SAL_HANDLE_MSG 643    
                             3265 ; 1628 |//$FILENAME Funclet_FixBitmapHeader.src
                             3266 ; 1629 |#define RSRC_FUNCLET_FIXBITMAPHEADER 644    
                             3267 ; 1630 |//$FILENAME Funclet_BitmapReadHeader.src
                             3268 ; 1631 |#define RSRC_FUNCLET_BITMAPREADHEADER 645    
                             3269 ; 1632 |//$FILENAME Funclet_BitmapReadPalette.src
                             3270 ; 1633 |#define RSRC_FUNCLET_BITMAPREADPALETTE 646    
                             3271 ; 1634 |//$FILENAME Funclet_BitmapReadBitMask.src
                             3272 ; 1635 |#define RSRC_FUNCLET_BITMAPREADBITMASK 647    
                             3273 ; 1636 |//$FILENAME Funclet_BitmapPrintNonPalette.src
                             3274 ; 1637 |#define RSRC_FUNCLET_BITMAPPRINTNONPALETTE 648    
                             3275 ; 1638 |//$FILENAME Funclet_BitmapPrintPalette.src
                             3276 ; 1639 |#define RSRC_FUNCLET_BITMAPPRINTPALETTE 649    
                             3277 ; 1640 |//$FILENAME Funclet_DisplayPrintBitmapFile.src
                             3278 ; 1641 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPFILE 650    
                             3279 ; 1642 |//$FILENAME Funclet_DisplayPrintBitmapResource.src
                             3280 ; 1643 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPRESOURCE 651    
                             3281 ; 1644 |
                             3282 ; 1645 |//////////////////////////////////////////////////////////////////////////////////
                             3283 ; 1646 |//WMDRM Related
                             3284 ; 1647 |//////////////////////////////////////////////////////////////////////////////////
                             3285 ; 1648 |//$FILENAME legacy_decryptcontentkey.src
                             3286 ; 1649 |#define RSRC_FUNCLET_LEGACY_DECRYPTCONTENTKEY 652    
                             3287 ; 1650 |//$FILENAME drm_bbx_legacycipherkeysetup.src
                             3288 ; 1651 |#define RSRC_FUNCLET_DRM_BBX_LEGACYCIPHERKEYSETUP 653    
                             3289 ; 1652 |//$FILENAME drm_bbx_initialize.src
                             3290 ; 1653 |#define RSRC_FUNCLET_DRM_BBX_INITIALIZE 654    
                             3291 ; 1654 |//$FILENAME drm_bbx_canbind.src
                             3292 ; 1655 |#define RSRC_FUNCLET_DRM_BBX_CANBIND 655    
                             3293 ; 1656 |//$FILENAME verifychecksum.src
                             3294 ; 1657 |#define RSRC_FUNCLET_VERIFYCHECKSUM 656    
                             3295 ; 1658 |//$FILENAME drm_b64_encodew.src
                             3296 ; 1659 |#define RSRC_FUNCLET_DRM_B64_ENCODEW 657    
                             3297 ; 1660 |//$FILENAME _performactions.src
                             3298 ; 1661 |#define RSRC_FUNCLET__PERFORMACTIONS 658    
                             3299 ; 1662 |//$FILENAME _processendofchain.src
                             3300 ; 1663 |#define RSRC_FUNCLET__PROCESSENDOFCHAIN 659    
                             3301 ; 1664 |//$FILENAME drmcrt_iswxdigit.src
                             3302 ; 1665 |#define RSRC_FUNCLET_DRMCRT_ISWXDIGIT 660    
                             3303 ; 1666 |//$FILENAME drmcrt_towlower.src
                             3304 ; 1667 |#define RSRC_FUNCLET_DRMCRT_TOWLOWER 661    
                             3305 ; 1668 |//$FILENAME drmcrt_wcslen.src
                             3306 ; 1669 |#define RSRC_FUNCLET_DRMCRT_WCSLEN 662    
                             3307 ; 1670 |//$FILENAME drmcrt_wcsncpy.src
                             3308 ; 1671 |#define RSRC_FUNCLET_DRMCRT_WCSNCPY 663    
                             3309 ; 1672 |//$FILENAME drmcrt_memmove.src
                             3310 ; 1673 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE 664    
                             3311 ; 1674 |//$FILENAME performoperation_part1.src
                             3312 ; 1675 |#define RSRC_FUNCLET_PERFORMOPERATION_PART1 665    
                             3313 ; 1676 |//$FILENAME performoperation_part2.src
                             3314 ; 1677 |#define RSRC_FUNCLET_PERFORMOPERATION_PART2 666    
                             3315 ; 1678 |//$FILENAME performoperation_part3.src
                             3316 ; 1679 |#define RSRC_FUNCLET_PERFORMOPERATION_PART3 667    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  55

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3317 ; 1680 |//$FILENAME performoperation_part4.src
                             3318 ; 1681 |#define RSRC_FUNCLET_PERFORMOPERATION_PART4 668    
                             3319 ; 1682 |//$FILENAME performoperation_part5.src
                             3320 ; 1683 |#define RSRC_FUNCLET_PERFORMOPERATION_PART5 669    
                             3321 ; 1684 |//$FILENAME performoperation_part6.src
                             3322 ; 1685 |#define RSRC_FUNCLET_PERFORMOPERATION_PART6 670    
                             3323 ; 1686 |//$FILENAME isvalidfunction.src
                             3324 ; 1687 |#define RSRC_FUNCLET_ISVALIDFUNCTION 671    
                             3325 ; 1688 |//$FILENAME functiongetvalue.src
                             3326 ; 1689 |#define RSRC_FUNCLET_FUNCTIONGETVALUE 672    
                             3327 ; 1690 |//$FILENAME globalsetvariable.src
                             3328 ; 1691 |#define RSRC_FUNCLET_GLOBALSETVARIABLE 673    
                             3329 ; 1692 |//$FILENAME variabledrmkgetorset.src
                             3330 ; 1693 |#define RSRC_FUNCLET_VARIABLEDRMKGETORSET 674    
                             3331 ; 1694 |//$FILENAME variabledrmgetorset.src
                             3332 ; 1695 |#define RSRC_FUNCLET_VARIABLEDRMGETORSET 675    
                             3333 ; 1696 |//$FILENAME variableappgetorset.src
                             3334 ; 1697 |#define RSRC_FUNCLET_VARIABLEAPPGETORSET 676    
                             3335 ; 1698 |//$FILENAME variablelicensegetorset.src
                             3336 ; 1699 |#define RSRC_FUNCLET_VARIABLELICENSEGETORSET 677    
                             3337 ; 1700 |//$FILENAME variablecontentgetorset.src
                             3338 ; 1701 |#define RSRC_FUNCLET_VARIABLECONTENTGETORSET 678    
                             3339 ; 1702 |//$FILENAME variabledevicegetorset.src
                             3340 ; 1703 |#define RSRC_FUNCLET_VARIABLEDEVICEGETORSET 679    
                             3341 ; 1704 |//$FILENAME variablepmlicensegetorset.src
                             3342 ; 1705 |#define RSRC_FUNCLET_VARIABLEPMLICENSEGETORSET 680    
                             3343 ; 1706 |//$FILENAME drm_hds_createstore.src
                             3344 ; 1707 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE 681    
                             3345 ; 1708 |//$FILENAME drm_hds_init.src
                             3346 ; 1709 |#define RSRC_FUNCLET_DRM_HDS_INIT 682    
                             3347 ; 1710 |//$FILENAME drm_hds_uninit.src
                             3348 ; 1711 |#define RSRC_FUNCLET_DRM_HDS_UNINIT 683    
                             3349 ; 1712 |//$FILENAME drm_hds_openstore.src
                             3350 ; 1713 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE 684    
                             3351 ; 1714 |//$FILENAME drm_hds_deleteslot.src
                             3352 ; 1715 |#define RSRC_FUNCLET_DRM_HDS_DELETESLOT 685    
                             3353 ; 1716 |//$FILENAME drm_hds_slotresize.src
                             3354 ; 1717 |#define RSRC_FUNCLET_DRM_HDS_SLOTRESIZE 686    
                             3355 ; 1718 |//$FILENAME drm_hds_initslotenum.src
                             3356 ; 1719 |#define RSRC_FUNCLET_DRM_HDS_INITSLOTENUM 687    
                             3357 ; 1720 |//$FILENAME drm_hds_cleanupstore.src
                             3358 ; 1721 |#define RSRC_FUNCLET_DRM_HDS_CLEANUPSTORE 688    
                             3359 ; 1722 |//$FILENAME _hdscopyslot_child2child.src
                             3360 ; 1723 |#define RSRC_FUNCLET__HDSCOPYSLOT_CHILD2CHILD 689    
                             3361 ; 1724 |//$FILENAME _hdscopychildpayload.src
                             3362 ; 1725 |#define RSRC_FUNCLET__HDSCOPYCHILDPAYLOAD 690    
                             3363 ; 1726 |//$FILENAME _hdsdefragmentfile.src
                             3364 ; 1727 |#define RSRC_FUNCLET__HDSDEFRAGMENTFILE 691    
                             3365 ; 1728 |//$FILENAME _hdscleanupnamespace.src
                             3366 ; 1729 |#define RSRC_FUNCLET__HDSCLEANUPNAMESPACE 692    
                             3367 ; 1730 |//$FILENAME _hdscleanupstore.src
                             3368 ; 1731 |#define RSRC_FUNCLET__HDSCLEANUPSTORE 693    
                             3369 ; 1732 |//$FILENAME drm_lst_clean.src
                             3370 ; 1733 |#define RSRC_FUNCLET_DRM_LST_CLEAN 694    
                             3371 ; 1734 |//$FILENAME _hdslocatefreeblockforslot.src
                             3372 ; 1735 |#define RSRC_FUNCLET__HDSLOCATEFREEBLOCKFORSLOT 695    
                             3373 ; 1736 |//$FILENAME _hdslockblock2deleteslot.src
                             3374 ; 1737 |#define RSRC_FUNCLET__HDSLOCKBLOCK2DELETESLOT 696    
                             3375 ; 1738 |//$FILENAME _hdsunlockblock2deleteslot.src
                             3376 ; 1739 |#define RSRC_FUNCLET__HDSUNLOCKBLOCK2DELETESLOT 697    
                             3377 ; 1740 |//$FILENAME _hdscreatenamespace.src
                             3378 ; 1741 |#define RSRC_FUNCLET__HDSCREATENAMESPACE 698    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  56

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3379 ; 1742 |//$FILENAME _hdsfilepos2blocknum.src
                             3380 ; 1743 |#define RSRC_FUNCLET__HDSFILEPOS2BLOCKNUM 699    
                             3381 ; 1744 |//$FILENAME _writesrn.src
                             3382 ; 1745 |#define RSRC_FUNCLET__WRITESRN 700    
                             3383 ; 1746 |//$FILENAME _writecommonblockheader.src
                             3384 ; 1747 |#define RSRC_FUNCLET__WRITECOMMONBLOCKHEADER 701    
                             3385 ; 1748 |//$FILENAME _writechildblockheader.src
                             3386 ; 1749 |#define RSRC_FUNCLET__WRITECHILDBLOCKHEADER 702    
                             3387 ; 1750 |//$FILENAME _readdatablockheader.src
                             3388 ; 1751 |#define RSRC_FUNCLET__READDATABLOCKHEADER 703    
                             3389 ; 1752 |//$FILENAME _writedatablockheader.src
                             3390 ; 1753 |#define RSRC_FUNCLET__WRITEDATABLOCKHEADER 704    
                             3391 ; 1754 |//$FILENAME _hdsexpandstore.src
                             3392 ; 1755 |#define RSRC_FUNCLET__HDSEXPANDSTORE 705    
                             3393 ; 1756 |//$FILENAME _hdsallocblock.src
                             3394 ; 1757 |#define RSRC_FUNCLET__HDSALLOCBLOCK 706    
                             3395 ; 1758 |//$FILENAME _hdsfreeblock.src
                             3396 ; 1759 |#define RSRC_FUNCLET__HDSFREEBLOCK 707    
                             3397 ; 1760 |//$FILENAME _hdscreateoversizedslot.src
                             3398 ; 1761 |#define RSRC_FUNCLET__HDSCREATEOVERSIZEDSLOT 708    
                             3399 ; 1762 |//$FILENAME _hdsallocslotinfile.src
                             3400 ; 1763 |#define RSRC_FUNCLET__HDSALLOCSLOTINFILE 709    
                             3401 ; 1764 |//$FILENAME _hdswriteblockhdr.src
                             3402 ; 1765 |#define RSRC_FUNCLET__HDSWRITEBLOCKHDR 710    
                             3403 ; 1766 |//$FILENAME _hdsadjustchildpayload.src
                             3404 ; 1767 |#define RSRC_FUNCLET__HDSADJUSTCHILDPAYLOAD 711    
                             3405 ; 1768 |//$FILENAME _hdsfindleftmostleafblock.src
                             3406 ; 1769 |#define RSRC_FUNCLET__HDSFINDLEFTMOSTLEAFBLOCK 712    
                             3407 ; 1770 |//$FILENAME _hdscreateandopenslot.src
                             3408 ; 1771 |#define RSRC_FUNCLET__HDSCREATEANDOPENSLOT 713    
                             3409 ; 1772 |//$FILENAME _hdsremoveslot.src
                             3410 ; 1773 |#define RSRC_FUNCLET__HDSREMOVESLOT 714    
                             3411 ; 1774 |//$FILENAME _hdscopyandlocknewslot.src
                             3412 ; 1775 |#define RSRC_FUNCLET__HDSCOPYANDLOCKNEWSLOT 715    
                             3413 ; 1776 |//$FILENAME _hdsrelocateslotandkeepcurrlock.src
                             3414 ; 1777 |#define RSRC_FUNCLET__HDSRELOCATESLOTANDKEEPCURRLOCK 716    
                             3415 ; 1778 |//$FILENAME _hdstraversenextrightsiblingblock.src
                             3416 ; 1779 |#define RSRC_FUNCLET__HDSTRAVERSENEXTRIGHTSIBLINGBLOCK 717    
                             3417 ; 1780 |//$FILENAME _hdstraverseblocksinpostorder.src
                             3418 ; 1781 |#define RSRC_FUNCLET__HDSTRAVERSEBLOCKSINPOSTORDER 718    
                             3419 ; 1782 |//$FILENAME _hdsslotresize.src
                             3420 ; 1783 |#define RSRC_FUNCLET__HDSSLOTRESIZE 719    
                             3421 ; 1784 |//$FILENAME _isnull.src
                             3422 ; 1785 |#define RSRC_FUNCLET__ISNULL 720    
                             3423 ; 1786 |//$FILENAME _hdsgensrnhash.src
                             3424 ; 1787 |#define RSRC_FUNCLET__HDSGENSRNHASH 721    
                             3425 ; 1788 |//$FILENAME _hdsallocblockbuffer.src
                             3426 ; 1789 |#define RSRC_FUNCLET__HDSALLOCBLOCKBUFFER 722    
                             3427 ; 1790 |//$FILENAME _readsrn.src
                             3428 ; 1791 |#define RSRC_FUNCLET__READSRN 723    
                             3429 ; 1792 |//$FILENAME _hdsgetputchildblocknum.src
                             3430 ; 1793 |#define RSRC_FUNCLET__HDSGETPUTCHILDBLOCKNUM 724    
                             3431 ; 1794 |//$FILENAME _hdshashkeytoindex.src
                             3432 ; 1795 |#define RSRC_FUNCLET__HDSHASHKEYTOINDEX 725    
                             3433 ; 1796 |//$FILENAME _hdsslotwrite.src
                             3434 ; 1797 |#define RSRC_FUNCLET__HDSSLOTWRITE 726    
                             3435 ; 1798 |//$FILENAME _hdsinitslotenum.src
                             3436 ; 1799 |#define RSRC_FUNCLET__HDSINITSLOTENUM 727    
                             3437 ; 1800 |//$FILENAME drm_lst_close.src
                             3438 ; 1801 |#define RSRC_FUNCLET_DRM_LST_CLOSE 728    
                             3439 ; 1802 |//$FILENAME drm_lst_enumnext.src
                             3440 ; 1803 |#define RSRC_FUNCLET_DRM_LST_ENUMNEXT 729    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  57

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3441 ; 1804 |//$FILENAME drm_lst_enumdelete.src
                             3442 ; 1805 |#define RSRC_FUNCLET_DRM_LST_ENUMDELETE 730    
                             3443 ; 1806 |//$FILENAME _processextensions.src
                             3444 ; 1807 |#define RSRC_FUNCLET__PROCESSEXTENSIONS 731    
                             3445 ; 1808 |//$FILENAME _processidlist.src
                             3446 ; 1809 |#define RSRC_FUNCLET__PROCESSIDLIST 732    
                             3447 ; 1810 |//$FILENAME _processexclusions.src
                             3448 ; 1811 |#define RSRC_FUNCLET__PROCESSEXCLUSIONS 733    
                             3449 ; 1812 |//$FILENAME _processinclusions.src
                             3450 ; 1813 |#define RSRC_FUNCLET__PROCESSINCLUSIONS 734    
                             3451 ; 1814 |//$FILENAME drm_opl_processcopyoutputleveldata.src
                             3452 ; 1815 |#define RSRC_FUNCLET_DRM_OPL_PROCESSCOPYOUTPUTLEVELDATA 735    
                             3453 ; 1816 |//$FILENAME _getopllevel.src
                             3454 ; 1817 |#define RSRC_FUNCLET__GETOPLLEVEL 736    
                             3455 ; 1818 |//$FILENAME drm_opl_processplayoutputleveldata.src
                             3456 ; 1819 |#define RSRC_FUNCLET_DRM_OPL_PROCESSPLAYOUTPUTLEVELDATA 737    
                             3457 ; 1820 |//$FILENAME _updateattributetokeninslot.src
                             3458 ; 1821 |#define RSRC_FUNCLET__UPDATEATTRIBUTETOKENINSLOT 738    
                             3459 ; 1822 |//$FILENAME drm_sst_settokenvalue.src
                             3460 ; 1823 |#define RSRC_FUNCLET_DRM_SST_SETTOKENVALUE 739    
                             3461 ; 1824 |//$FILENAME drm_sst_createlicensestatepassword.src
                             3462 ; 1825 |#define RSRC_FUNCLET_DRM_SST_CREATELICENSESTATEPASSWORD 740    
                             3463 ; 1826 |//$FILENAME drm_utl_promoteansitounicode.src
                             3464 ; 1827 |#define RSRC_FUNCLET_DRM_UTL_PROMOTEANSITOUNICODE 741    
                             3465 ; 1828 |//$FILENAME drm_pk_symmetricsign.src
                             3466 ; 1829 |#define RSRC_FUNCLET_DRM_PK_SYMMETRICSIGN 742    
                             3467 ; 1830 |//$FILENAME drm_utl_getversionfromstring.src
                             3468 ; 1831 |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONFROMSTRING 743    
                             3469 ; 1832 |//$FILENAME drm_utl_stringinsertblanksubstring.src
                             3470 ; 1833 |#define RSRC_FUNCLET_DRM_UTL_STRINGINSERTBLANKSUBSTRING 744    
                             3471 ; 1834 |//$FILENAME drm_utl_stringremovesubstring.src
                             3472 ; 1835 |#define RSRC_FUNCLET_DRM_UTL_STRINGREMOVESUBSTRING 745    
                             3473 ; 1836 |//$FILENAME drm_utl_dstrsearch.src
                             3474 ; 1837 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCH 746    
                             3475 ; 1838 |//$FILENAME drm_utl_dstrsearchreverse.src
                             3476 ; 1839 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCHREVERSE 747    
                             3477 ; 1840 |//$FILENAME drm_utl_stringtoguid.src
                             3478 ; 1841 |#define RSRC_FUNCLET_DRM_UTL_STRINGTOGUID 748    
                             3479 ; 1842 |//$FILENAME drm_utl_ensuredataalignment.src
                             3480 ; 1843 |#define RSRC_FUNCLET_DRM_UTL_ENSUREDATAALIGNMENT 749    
                             3481 ; 1844 |//$FILENAME overlappingdates.src
                             3482 ; 1845 |#define RSRC_FUNCLET_OVERLAPPINGDATES 750    
                             3483 ; 1846 |//$FILENAME drm_asd_parsev2license.src
                             3484 ; 1847 |#define RSRC_FUNCLET_DRM_ASD_PARSEV2LICENSE 751    
                             3485 ; 1848 |//$FILENAME neginfdate.src
                             3486 ; 1849 |#define RSRC_FUNCLET_NEGINFDATE 752    
                             3487 ; 1850 |//$FILENAME infdate.src
                             3488 ; 1851 |#define RSRC_FUNCLET_INFDATE 753    
                             3489 ; 1852 |//$FILENAME isexpired.src
                             3490 ; 1853 |#define RSRC_FUNCLET_ISEXPIRED 754    
                             3491 ; 1854 |//$FILENAME getsecstateattr.src
                             3492 ; 1855 |#define RSRC_FUNCLET_GETSECSTATEATTR 755    
                             3493 ; 1856 |//$FILENAME setexpirycategory.src
                             3494 ; 1857 |#define RSRC_FUNCLET_SETEXPIRYCATEGORY 756    
                             3495 ; 1858 |//$FILENAME getv2licenseinfo.src
                             3496 ; 1859 |#define RSRC_FUNCLET_GETV2LICENSEINFO 757    
                             3497 ; 1860 |//$FILENAME getnextlicense.src
                             3498 ; 1861 |#define RSRC_FUNCLET_GETNEXTLICENSE 758    
                             3499 ; 1862 |//$FILENAME aggregate.src
                             3500 ; 1863 |#define RSRC_FUNCLET_AGGREGATE 759    
                             3501 ; 1864 |//$FILENAME drm_asd_getlicenseaggregatedata.src
                             3502 ; 1865 |#define RSRC_FUNCLET_DRM_ASD_GETLICENSEAGGREGATEDATA 760    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  58

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3503 ; 1866 |//$FILENAME _scannodeforattributew.src
                             3504 ; 1867 |#define RSRC_FUNCLET__SCANNODEFORATTRIBUTEW 761    
                             3505 ; 1868 |//$FILENAME _getxmlnodecdataw.src
                             3506 ; 1869 |#define RSRC_FUNCLET__GETXMLNODECDATAW 762    
                             3507 ; 1870 |//$FILENAME drm_ddc_getdevicecertificate.src
                             3508 ; 1871 |#define RSRC_FUNCLET_DRM_DDC_GETDEVICECERTIFICATE 763    
                             3509 ; 1872 |//$FILENAME _createdevicestore.src
                             3510 ; 1873 |#define RSRC_FUNCLET__CREATEDEVICESTORE 764    
                             3511 ; 1874 |//$FILENAME _mapdrmerror.src
                             3512 ; 1875 |#define RSRC_FUNCLET__MAPDRMERROR 765    
                             3513 ; 1876 |//$FILENAME _comparemachineid.src
                             3514 ; 1877 |#define RSRC_FUNCLET__COMPAREMACHINEID 766    
                             3515 ; 1878 |//$FILENAME initmgrcontext.src
                             3516 ; 1879 |#define RSRC_FUNCLET_INITMGRCONTEXT 767    
                             3517 ; 1880 |//$FILENAME drm_mgr_setv2header.src
                             3518 ; 1881 |#define RSRC_FUNCLET_DRM_MGR_SETV2HEADER 768    
                             3519 ; 1882 |//$FILENAME drm_mgr_commit.src
                             3520 ; 1883 |#define RSRC_FUNCLET_DRM_MGR_COMMIT 769    
                             3521 ; 1884 |//$FILENAME drm_mgr_cleanuplicensestore.src
                             3522 ; 1885 |#define RSRC_FUNCLET_DRM_MGR_CLEANUPLICENSESTORE 770    
                             3523 ; 1886 |//$FILENAME januscleandatastore.src
                             3524 ; 1887 |#define RSRC_FUNCLET_JANUSCLEANDATASTORE 771    
                             3525 ; 1888 |//$FILENAME drm_mtr_openid.src
                             3526 ; 1889 |#define RSRC_FUNCLET_DRM_MTR_OPENID 772    
                             3527 ; 1890 |//$FILENAME drm_mtr_incrementcount.src
                             3528 ; 1891 |#define RSRC_FUNCLET_DRM_MTR_INCREMENTCOUNT 773    
                             3529 ; 1892 |//$FILENAME drm_mtr_closecontext.src
                             3530 ; 1893 |#define RSRC_FUNCLET_DRM_MTR_CLOSECONTEXT 774    
                             3531 ; 1894 |//$FILENAME oem_setendoffile.src
                             3532 ; 1895 |#define RSRC_FUNCLET_OEM_SETENDOFFILE 775    
                             3533 ; 1896 |//$FILENAME oem_genrandombytes.src
                             3534 ; 1897 |#define RSRC_FUNCLET_OEM_GENRANDOMBYTES 776    
                             3535 ; 1898 |//$FILENAME oem_getfallbacksigningkey.src
                             3536 ; 1899 |#define RSRC_FUNCLET_OEM_GETFALLBACKSIGNINGKEY 777    
                             3537 ; 1900 |//$FILENAME oem_getdevicecerttemplate.src
                             3538 ; 1901 |#define RSRC_FUNCLET_OEM_GETDEVICECERTTEMPLATE 778    
                             3539 ; 1902 |//$FILENAME oem_setdevicecert.src
                             3540 ; 1903 |#define RSRC_FUNCLET_OEM_SETDEVICECERT 779    
                             3541 ; 1904 |//$FILENAME oem_getclockresetstate.src
                             3542 ; 1905 |#define RSRC_FUNCLET_OEM_GETCLOCKRESETSTATE 780    
                             3543 ; 1906 |//$FILENAME oem_setclockresetstate.src
                             3544 ; 1907 |#define RSRC_FUNCLET_OEM_SETCLOCKRESETSTATE 781    
                             3545 ; 1908 |//$FILENAME oem_getuniqueid.src
                             3546 ; 1909 |#define RSRC_FUNCLET_OEM_GETUNIQUEID 782    
                             3547 ; 1910 |//$FILENAME oem_getdevicecert.src
                             3548 ; 1911 |#define RSRC_FUNCLET_OEM_GETDEVICECERT 783    
                             3549 ; 1912 |//$FILENAME drm_snc_openstore.src
                             3550 ; 1913 |#define RSRC_FUNCLET_DRM_SNC_OPENSTORE 784    
                             3551 ; 1914 |//$FILENAME drm_snc_closestore.src
                             3552 ; 1915 |#define RSRC_FUNCLET_DRM_SNC_CLOSESTORE 785    
                             3553 ; 1916 |//$FILENAME _setkidstoredata.src
                             3554 ; 1917 |#define RSRC_FUNCLET__SETKIDSTOREDATA 786    
                             3555 ; 1918 |//$FILENAME drm_snc_deletekid.src
                             3556 ; 1919 |#define RSRC_FUNCLET_DRM_SNC_DELETEKID 787    
                             3557 ; 1920 |//$FILENAME drm_snc_updatekid.src
                             3558 ; 1921 |#define RSRC_FUNCLET_DRM_SNC_UPDATEKID 788    
                             3559 ; 1922 |//$FILENAME drm_mgr_setv1header.src
                             3560 ; 1923 |#define RSRC_FUNCLET_DRM_MGR_SETV1HEADER 789    
                             3561 ; 1924 |//$FILENAME functiongetvalue_part1.src
                             3562 ; 1925 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_PART1 790    
                             3563 ; 1926 |//$FILENAME functiongetvalue_fn_datediff.src
                             3564 ; 1927 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_FN_DATEDIFF 791    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  59

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3565 ; 1928 |//$FILENAME _hdscreatenamespacestore.src
                             3566 ; 1929 |#define RSRC_FUNCLET__HDSCREATENAMESPACESTORE 792    
                             3567 ; 1930 |//$FILENAME drm_hds_createstore2.src
                             3568 ; 1931 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE2 793    
                             3569 ; 1932 |//$FILENAME drm_hds_openstore2.src
                             3570 ; 1933 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE2 794    
                             3571 ; 1934 |//$FILENAME _hdsprealloc.src
                             3572 ; 1935 |#define RSRC_FUNCLET__HDSPREALLOC 795    
                             3573 ; 1936 |//$FILENAME oem_systemtimetofiletime.src
                             3574 ; 1937 |#define RSRC_FUNCLET_OEM_SYSTEMTIMETOFILETIME 796    
                             3575 ; 1938 |//$FILENAME oem_filetimetosystemtime.src
                             3576 ; 1939 |#define RSRC_FUNCLET_OEM_FILETIMETOSYSTEMTIME 797    
                             3577 ; 1940 |//$FILENAME gendevicecertificate.src
                             3578 ; 1941 |#define RSRC_FUNCLET_GENDEVICECERTIFICATE 798    
                             3579 ; 1942 |//$FILENAME drmcrt_memmove_mem.src
                             3580 ; 1943 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE_MEM 799    
                             3581 ; 1944 |//$FILENAME copyhdsdtore.src
                             3582 ; 1945 |#define RSRC_FUNCLET_COPYHDSDTORE 800    
                             3583 ; 1946 |//$FILENAME generatedevicecert.src
                             3584 ; 1947 |#define RSRC_FUNCLET_GENERATEDEVICECERT 801    
                             3585 ; 1948 |//$FILENAME oem_getdevicedatetime.src
                             3586 ; 1949 |#define RSRC_FUNCLET_OEM_GETDEVICEDATETIME 802    
                             3587 ; 1950 |//$FILENAME drm_mtr_updatedata.src
                             3588 ; 1951 |#define RSRC_FUNCLET_DRM_MTR_UPDATEDATA 803    
                             3589 ; 1952 |//$FILENAME _hdsupdatesrn.src
                             3590 ; 1953 |#define RSRC_FUNCLET__HDSUPDATESRN 804    
                             3591 ; 1954 |//$FILENAME drm_b64_decodew_inplace.src
                             3592 ; 1955 |#define RSRC_FUNCLET_DRM_B64_DECODEW_INPLACE 805    
                             3593 ; 1956 |//$FILENAME _checksecureclock.src
                             3594 ; 1957 |#define RSRC_FUNCLET__CHECKSECURECLOCK 806    
                             3595 ; 1958 |//$FILENAME _preparesecureclockdataforwriting.src
                             3596 ; 1959 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORWRITING 807    
                             3597 ; 1960 |//$FILENAME _preparesecureclockdataforreading.src
                             3598 ; 1961 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORREADING 808    
                             3599 ; 1962 |//$FILENAME drm_sst_closelockedslot.src
                             3600 ; 1963 |#define RSRC_FUNCLET_DRM_SST_CLOSELOCKEDSLOT 809    
                             3601 ; 1964 |//$FILENAME variablesecuretimegetorset.src
                             3602 ; 1965 |#define RSRC_FUNCLET_VARIABLESECURETIMEGETORSET 810    
                             3603 ; 1966 |//$FILENAME strtol.src
                             3604 ; 1967 |#define RSRC_FUNCLET_STRTOL 811    
                             3605 ; 1968 |//$FILENAME mktime.src
                             3606 ; 1969 |#define RSRC_FUNCLET_MKTIME 812    
                             3607 ; 1970 |//$FILENAME gmtime.src
                             3608 ; 1971 |#define RSRC_FUNCLET_GMTIME 813    
                             3609 ; 1972 |//$FILENAME localtime.src
                             3610 ; 1973 |#define RSRC_FUNCLET_LOCALTIME 814    
                             3611 ; 1974 |//$FILENAME _struct_tm_to_systemtime.src
                             3612 ; 1975 |#define RSRC_FUNCLET__STRUCT_TM_TO_SYSTEMTIME 815    
                             3613 ; 1976 |//$FILENAME _systemtime_to_struct_tm.src
                             3614 ; 1977 |#define RSRC_FUNCLET__SYSTEMTIME_TO_STRUCT_TM 816    
                             3615 ; 1978 |//$FILENAME _systemtimetotime_t.src
                             3616 ; 1979 |#define RSRC_FUNCLET__SYSTEMTIMETOTIME_T 817    
                             3617 ; 1980 |//$FILENAME oem_setsystemtime.src
                             3618 ; 1981 |#define RSRC_FUNCLET_OEM_SETSYSTEMTIME 818    
                             3619 ; 1982 |//$FILENAME const_pkcrypto.src
                             3620 ; 1983 |#define RSRC_CONST_PKCRYPTO 819    
                             3621 ; 1984 |//$FILENAME const_y.src
                             3622 ; 1985 |#define RSRC_CONST_Y 820    
                             3623 ; 1986 |//$FILENAME aes_dec_table.src
                             3624 ; 1987 |#define RSRC_AES_DEC_TABLE 821    
                             3625 ; 1988 |//$FILENAME aes_key_table.src
                             3626 ; 1989 |#define RSRC_AES_KEY_TABLE 822    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  60

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3627 ; 1990 |//$FILENAME aes_enc_table.src
                             3628 ; 1991 |#define RSRC_AES_ENC_TABLE 823    
                             3629 ; 1992 |//$FILENAME device_cert.src
                             3630 ; 1993 |#define RSRC_DEVCERT 824    
                             3631 ; 1994 |//$FILENAME devcert_template.src
                             3632 ; 1995 |#define RSRC_DEVCERT_TEMPLATE 825    
                             3633 ; 1996 |//$FILENAME getbase64decodedkey.src
                             3634 ; 1997 |#define RSRC_FUNCLET_GETBASE64DECODEDKEY 826    
                             3635 ; 1998 |//$FILENAME _initslot.src
                             3636 ; 1999 |#define RSRC_FUNCLET__INITSLOT 827    
                             3637 ; 2000 |//$FILENAME hdsimplcommon.src
                             3638 ; 2001 |#define RSRC_HDSIMPLCOMMON_P 828    
                             3639 ; 2002 |//$FILENAME hdsimpl_p.src
                             3640 ; 2003 |#define RSRC_HDSIMPL_P 829    
                             3641 ; 2004 |
                             3642 ; 2005 |
                             3643 ; 2006 |//////////////////////////////////////////////////////////////////////////////////
                             3644 ; 2007 |//pkcrypto Related
                             3645 ; 2008 |//////////////////////////////////////////////////////////////////////////////////
                             3646 ; 2009 |//$FILENAME two_adic_inverse.src
                             3647 ; 2010 |#define RSRC_FUNCLET_TWO_ADIC_INVERSE 830    
                             3648 ; 2011 |//$FILENAME mp_shift.src
                             3649 ; 2012 |#define RSRC_FUNCLET_MP_SHIFT 831    
                             3650 ; 2013 |//$FILENAME mp_significant_bit_count.src
                             3651 ; 2014 |#define RSRC_FUNCLET_MP_SIGNIFICANT_BIT_COUNT 832    
                             3652 ; 2015 |//$FILENAME set_immediate.src
                             3653 ; 2016 |#define RSRC_FUNCLET_SET_IMMEDIATE 833    
                             3654 ; 2017 |//$FILENAME multiply_immediate.src
                             3655 ; 2018 |#define RSRC_FUNCLET_MULTIPLY_IMMEDIATE 834    
                             3656 ; 2019 |//$FILENAME multiply.src
                             3657 ; 2020 |#define RSRC_FUNCLET_MULTIPLY 835    
                             3658 ; 2021 |//$FILENAME divide_precondition_1.src
                             3659 ; 2022 |#define RSRC_FUNCLET_DIVIDE_PRECONDITION_1 836    
                             3660 ; 2023 |//$FILENAME divide_immediate.src
                             3661 ; 2024 |#define RSRC_FUNCLET_DIVIDE_IMMEDIATE 837    
                             3662 ; 2025 |//$FILENAME ecaffine_exponentiation_tabular.src
                             3663 ; 2026 |#define RSRC_FUNCLET_ECAFFINE_EXPONENTIATION_TABULAR 838    
                             3664 ; 2027 |//$FILENAME ecaffine_table_construction.src
                             3665 ; 2028 |#define RSRC_FUNCLET_ECAFFINE_TABLE_CONSTRUCTION 839    
                             3666 ; 2029 |//$FILENAME ecproj5_to_ecaffine.src
                             3667 ; 2030 |#define RSRC_FUNCLET_ECPROJ5_TO_ECAFFINE 840    
                             3668 ; 2031 |//$FILENAME ecproj5_set_infinite.src
                             3669 ; 2032 |#define RSRC_FUNCLET_ECPROJ5_SET_INFINITE 841    
                             3670 ; 2033 |//$FILENAME ecaffine_on_curve.src
                             3671 ; 2034 |#define RSRC_FUNCLET_ECAFFINE_ON_CURVE 842    
                             3672 ; 2035 |//$FILENAME ecaffine_addition.src
                             3673 ; 2036 |#define RSRC_FUNCLET_ECAFFINE_ADDITION 843    
                             3674 ; 2037 |//$FILENAME ecaffine_addition_subtraction.src
                             3675 ; 2038 |#define RSRC_FUNCLET_ECAFFINE_ADDITION_SUBTRACTION 844    
                             3676 ; 2039 |//$FILENAME ecaffine_attributes2.src
                             3677 ; 2040 |#define RSRC_FUNCLET_ECAFFINE_ATTRIBUTES2 845    
                             3678 ; 2041 |//$FILENAME kfdesc_initialize.src
                             3679 ; 2042 |#define RSRC_FUNCLET_KFDESC_INITIALIZE 846    
                             3680 ; 2043 |//$FILENAME kimmediate.src
                             3681 ; 2044 |#define RSRC_FUNCLET_KIMMEDIATE 847    
                             3682 ; 2045 |//$FILENAME kprime_immediater.src
                             3683 ; 2046 |#define RSRC_FUNCLET_KPRIME_IMMEDIATER 848    
                             3684 ; 2047 |//$FILENAME kprime_sqrter.src
                             3685 ; 2048 |#define RSRC_FUNCLET_KPRIME_SQRTER 849    
                             3686 ; 2049 |//$FILENAME kinitialize_prime.src
                             3687 ; 2050 |#define RSRC_FUNCLET_KINITIALIZE_PRIME 850    
                             3688 ; 2051 |//$FILENAME mod_lucasuv.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  61

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3689 ; 2052 |#define RSRC_FUNCLET_MOD_LUCASUV 851    
                             3690 ; 2053 |//$FILENAME mod_lucas.src
                             3691 ; 2054 |#define RSRC_FUNCLET_MOD_LUCAS 852    
                             3692 ; 2055 |//$FILENAME bucket_multiply.src
                             3693 ; 2056 |#define RSRC_FUNCLET_BUCKET_MULTIPLY 853    
                             3694 ; 2057 |//$FILENAME mod_exp2000.src
                             3695 ; 2058 |#define RSRC_FUNCLET_MOD_EXP2000 854    
                             3696 ; 2059 |//$FILENAME mod_exp.src
                             3697 ; 2060 |#define RSRC_FUNCLET_MOD_EXP 855    
                             3698 ; 2061 |//$FILENAME modmul_choices1.src
                             3699 ; 2062 |#define RSRC_FUNCLET_MODMUL_CHOICES1 856    
                             3700 ; 2063 |//$FILENAME mod_sqrt.src
                             3701 ; 2064 |#define RSRC_FUNCLET_MOD_SQRT 857    
                             3702 ; 2065 |//$FILENAME create_modulus.src
                             3703 ; 2066 |#define RSRC_FUNCLET_CREATE_MODULUS 858    
                             3704 ; 2067 |//$FILENAME from_modular.src
                             3705 ; 2068 |#define RSRC_FUNCLET_FROM_MODULAR 859    
                             3706 ; 2069 |//$FILENAME add_immediate.src
                             3707 ; 2070 |#define RSRC_FUNCLET_ADD_IMMEDIATE 860    
                             3708 ; 2071 |//$FILENAME add_diff.src
                             3709 ; 2072 |#define RSRC_FUNCLET_ADD_DIFF 861    
                             3710 ; 2073 |//$FILENAME add_full.src
                             3711 ; 2074 |#define RSRC_FUNCLET_ADD_FULL 862    
                             3712 ; 2075 |//$FILENAME compare_sum_same.src
                             3713 ; 2076 |#define RSRC_FUNCLET_COMPARE_SUM_SAME 863    
                             3714 ; 2077 |//$FILENAME sub_immediate.src
                             3715 ; 2078 |#define RSRC_FUNCLET_SUB_IMMEDIATE 864    
                             3716 ; 2079 |//$FILENAME mp_initialization.src
                             3717 ; 2080 |#define RSRC_FUNCLET_MP_INITIALIZATION 865    
                             3718 ; 2081 |//$FILENAME new_random_bytes.src
                             3719 ; 2082 |#define RSRC_FUNCLET_NEW_RANDOM_BYTES 866    
                             3720 ; 2083 |//$FILENAME new_random_dword_interval.src
                             3721 ; 2084 |#define RSRC_FUNCLET_NEW_RANDOM_DWORD_INTERVAL 867    
                             3722 ; 2085 |//$FILENAME new_random_digit_interval.src
                             3723 ; 2086 |#define RSRC_FUNCLET_NEW_RANDOM_DIGIT_INTERVAL 868    
                             3724 ; 2087 |//$FILENAME new_random_mod.src
                             3725 ; 2088 |#define RSRC_FUNCLET_NEW_RANDOM_MOD 869    
                             3726 ; 2089 |//$FILENAME new_random_mod_nonzero.src
                             3727 ; 2090 |#define RSRC_FUNCLET_NEW_RANDOM_MOD_NONZERO 870    
                             3728 ; 2091 |//$FILENAME new_random_digits.src
                             3729 ; 2092 |#define RSRC_FUNCLET_NEW_RANDOM_DIGITS 871    
                             3730 ; 2093 |//$FILENAME words_to_ecaffine.src
                             3731 ; 2094 |#define RSRC_FUNCLET_WORDS_TO_ECAFFINE 872    
                             3732 ; 2095 |//$FILENAME ecaffine_to_dwords.src
                             3733 ; 2096 |#define RSRC_FUNCLET_ECAFFINE_TO_DWORDS 873    
                             3734 ; 2097 |//$FILENAME _threadunsafepkinit.src
                             3735 ; 2098 |#define RSRC_FUNCLET__THREADUNSAFEPKINIT 874    
                             3736 ; 2099 |//$FILENAME pkinit.src
                             3737 ; 2100 |#define RSRC_FUNCLET_PKINIT 875    
                             3738 ; 2101 |//$FILENAME drm_pk_genkeypair.src
                             3739 ; 2102 |#define RSRC_FUNCLET_DRM_PK_GENKEYPAIR 876    
                             3740 ; 2103 |//$FILENAME drm_pk_encrypt.src
                             3741 ; 2104 |#define RSRC_FUNCLET_DRM_PK_ENCRYPT 877    
                             3742 ; 2105 |//$FILENAME drm_pk_decrypt.src
                             3743 ; 2106 |#define RSRC_FUNCLET_DRM_PK_DECRYPT 878    
                             3744 ; 2107 |//$FILENAME byte_array_mod_bignum.src
                             3745 ; 2108 |#define RSRC_FUNCLET_BYTE_ARRAY_MOD_BIGNUM 879    
                             3746 ; 2109 |//$FILENAME fe2ipmod.src
                             3747 ; 2110 |#define RSRC_FUNCLET_FE2IPMOD 880    
                             3748 ; 2111 |//$FILENAME drm_pk_sign.src
                             3749 ; 2112 |#define RSRC_FUNCLET_DRM_PK_SIGN 881    
                             3750 ; 2113 |//$FILENAME drm_pk_verify.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  62

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3751 ; 2114 |#define RSRC_FUNCLET_DRM_PK_VERIFY 882    
                             3752 ; 2115 |//$FILENAME random_bytes.src
                             3753 ; 2116 |#define RSRC_FUNCLET_RANDOM_BYTES 883    
                             3754 ; 2117 |//$FILENAME mp_gcdex.src
                             3755 ; 2118 |#define RSRC_FUNCLET_MP_GCDEX 884    
                             3756 ; 2119 |//$FILENAME mp_gcdex_split1.src
                             3757 ; 2120 |#define RSRC_FUNCLET_MP_GCDEX_SPLIT1 885    
                             3758 ; 2121 |//$FILENAME pkcrypto_p.src
                             3759 ; 2122 |#define RSRC_PKCRYPTO_P 886    
                             3760 ; 2123 |//$FILENAME pkcrypto_ovl_p.src
                             3761 ; 2124 |#define RSRC_PKCRYPTO_OVL_P 887    
                             3762 ; 2125 |//$FILENAME del_all_warning_line2.src
                             3763 ; 2126 |#define RSRC_WARNING_MSG_ALL_LINE2 888    
                             3764 ; 2127 |//$FILENAME del_all_file_star.src
                             3765 ; 2128 |#define RSRC_FILE_DELETE_STAR 889    
                             3766 ; 2129 |//$FILENAME string_voice_menu_delete_all.src
                             3767 ; 2130 |#define RSRC_STRING_VOICE_MENU_DELETE_ALL 890    
                             3768 ; 2131 |//$FILENAME Funclet_Init5VSense.src
                             3769 ; 2132 |#define RSRC_FUNCLET_INIT5VSENSE 891    
                             3770 ; 2133 |//$FILENAME Funclet_UpdateDCDCDutyCycle.src
                             3771 ; 2134 |#define RSRC_FUNCLET_UPDATEDCDCDUTYCYCLE 892    
                             3772 ; 2135 |//$FILENAME Funclet_changeplayset.src
                             3773 ; 2136 |#define RSRC_FUNCLET_CHANGE_PLAYSET 893    
                             3774 ; 2137 |
                             3775 ; 2138 |//$FILENAME Funclet_mmctesterase.src
                             3776 ; 2139 |#define RSRC_FUNCLET_MMC_TEST_ERASE 894    
                             3777 ; 2140 |//$FILENAME Funclet_mmchalinit.src
                             3778 ; 2141 |#define RSRC_FUNCLET_MMC_HALINIT 895    
                             3779 ; 2142 |
                             3780 ; 2143 |
                             3781 ; 2144 |// Added to allow rechargeable battery configurations to build
                             3782 ; 2145 |//$FILENAME battery_charging.src
                             3783 ; 2146 |#define RSRC_BATTERY_CHARGING 896    
                             3784 ; 2147 |//$FILENAME batterychargecodebank.src
                             3785 ; 2148 |#define RSRC_BATTERY_CHARGE_CODEBANK 897    
                             3786 ; 2149 |//$FILENAME updatevolume.src
                             3787 ; 2150 |#define RSRC_FUNCLET_SYSUPDATEVOLUME 898    
                             3788 ; 2151 |//$FILENAME Funclet_TestSkipCheckDisk.src
                             3789 ; 2152 |#define RSRC_FUNCLET_TESTSKIPCHECKDISK 899    
                             3790 ; 2153 |//$FILENAME Funclet_DisableStmpGeneratedMicBias.src
                             3791 ; 2154 |#define RSRC_FUNCLET_DISABLE_STMP_GENERATED_MICBIAS 900    
                             3792 ; 2155 |//$FILENAME Funclet_EnableStmpGeneratedMicBias.src
                             3793 ; 2156 |#define RSRC_FUNCLET_ENABLE_STMP_GENERATED_MICBIAS 901    
                             3794 ; 2157 |//$FILENAME Funclet_SetSkipCheckDisk.src
                             3795 ; 2158 |#define RSRC_FUNCLET_SETSKIPCHECKDISK 902    
                             3796 ; 2159 |//$FILENAME drm_expr_evaluateexpression_no_more_tokens.src
                             3797 ; 2160 |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION_NO_MORE_TOKENS 903    
                             3798 ; 2161 |//$FILENAME _iscachedevent.src
                             3799 ; 2162 |#define RSRC_FUNCLET__ISCACHEDEVENT 904    
                             3800 ; 2163 |//$FILENAME setcountedexpirycategory.src
                             3801 ; 2164 |#define RSRC_FUNCLET_SETCOUNTEDEXPIRYCATEGORY 905    
                             3802 ; 2165 |//$FILENAME oem_data.src
                             3803 ; 2166 |#define RSRC_OEM_DATA 906    
                             3804 ; 2167 |//$FILENAME gpk_p.src
                             3805 ; 2168 |#define RSRC_GPK_P 907    
                             3806 ; 2169 |//$FILENAME key_data.src
                             3807 ; 2170 |#define RSRC_KEY_DATA 908    
                             3808 ; 2171 |//$FILENAME string_arial_8_defragmenting_store.src
                             3809 ; 2172 |#define RSRC_DEFRAGMENT_STORE_STRING 909    
                             3810 ; 2173 |//$FILENAME string_working.src
                             3811 ; 2174 |#define RSRC_STRING_WORKING 910    
                             3812 ; 2175 |//$FILENAME Funclet_loadusertime.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  63

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3813 ; 2176 |#define RSRC_FUNCLET_LOADUSERTIME 911    
                             3814 ; 2177 |//$FILENAME Funclet_saveusertime.src
                             3815 ; 2178 |#define RSRC_FUNCLET_SAVEUSERTIME 912    
                             3816 ; 2179 |
                             3817 ; 2180 |//$FILENAME Funclet_SysLRADCBrownoutInit.src
                             3818 ; 2181 |#define RSRC_FUNCLET_SYSLRADCBROWNOUTINIT 913    
                             3819 ; 2182 |//$FILENAME Funclet_SysBatteryGetLevel.src
                             3820 ; 2183 |#define RSRC_FUNCLET_SYSBATTERYGETLEVEL 914    
                             3821 ; 2184 |
                             3822 ; 2185 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3823 ; 2186 |// Audible ACELP Resources
                             3824 ; 2187 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3825 ; 2188 |//$FILENAME AudibleAcelpDec.src
                             3826 ; 2189 |#define RSRC_AUDIBLE_ACELPDEC_CODE 915    
                             3827 ; 2190 |//$FILENAME AudibleAcelpP.src
                             3828 ; 2191 |#define RSRC_AUDIBLE_ACELP_CODE_P 916    
                             3829 ; 2192 |//$FILENAME AudibleAcelpX.src
                             3830 ; 2193 |#define RSRC_AUDIBLE_ACELP_DATA_X 917    
                             3831 ; 2194 |//$FILENAME AudibleAcelpY.src
                             3832 ; 2195 |#define RSRC_AUDIBLE_ACELP_DATA_Y 918    
                             3833 ; 2196 |
                             3834 ; 2197 |//$FILENAME AudibleDecMod.src
                             3835 ; 2198 |#define RSRC_AUDIBLE_DECMOD_CODE 919    
                             3836 ; 2199 |//$FILENAME audiblemp3p.src
                             3837 ; 2200 |#define RSRC_AUDIBLE_MP3P_CODE 920    
                             3838 ; 2201 |//$FILENAME audiblemp3x.src
                             3839 ; 2202 |#define RSRC_AUDIBLE_MP3X_CODE 921    
                             3840 ; 2203 |//$FILENAME audiblemp3y.src
                             3841 ; 2204 |#define RSRC_AUDIBLE_MP3Y_CODE 922    
                             3842 ; 2205 |
                             3843 ; 2206 |//$FILENAME audiblemetadata_p.src
                             3844 ; 2207 |#define RSRC_AUDIBLE_METADATA_P 923    
                             3845 ; 2208 |//$FILENAME audiblemetadata_y.src
                             3846 ; 2209 |#define RSRC_AUDIBLE_METADATA_Y 924    
                             3847 ; 2210 |//$FILENAME audiblesongposition_p.src
                             3848 ; 2211 |#define RSRC_AUDIBLE_SONG_POSITION_P 925    
                             3849 ; 2212 |//$FILENAME audibletargetcheck_p.src
                             3850 ; 2213 |#define RSRC_AUDIBLE_TARGET_CHECK_P 926    
                             3851 ; 2214 |//$FILENAME audiblefillfileinfo_p.src
                             3852 ; 2215 |#define RSRC_AUDIBLE_FILLFILEINFO_P 927    
                             3853 ; 2216 |//$FILENAME audibledsa_p.src
                             3854 ; 2217 |#define RSRC_AUDIBLE_DSA_P 928    
                             3855 ; 2218 |//$FILENAME audiblefillmetadata_p.src
                             3856 ; 2219 |#define RSRC_AUDIBLE_FILLMETADATA_P 929    
                             3857 ; 2220 |//$FILENAME audiblemetastrings_p.src
                             3858 ; 2221 |#define RSRC_AUDIBLE_METASTRINGS_P 930    
                             3859 ; 2222 |//$FILENAME aaactivationrecords_p.src
                             3860 ; 2223 |#define RSRC_AUDIBLE_ACTIVATION_P 931    
                             3861 ; 2224 |
                             3862 ; 2225 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3863 ; 2226 |// Effects and SRS Resources
                             3864 ; 2227 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3865 ; 2228 |//$FILENAME srs_effectsmodules_p.src
                             3866 ; 2229 |#define RSRC_SRS_EFFECTS_MODULES_P 932    
                             3867 ; 2230 |//$FILENAME srs_effectsmodules_x.src
                             3868 ; 2231 |#define RSRC_SRS_EFFECTS_MODULES_X 933    
                             3869 ; 2232 |//$FILENAME wowctrl.src
                             3870 ; 2233 |#define RSRC_WOW_CTRL 934    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  64

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3871 ; 2234 |
                             3872 ; 2235 |//$FILENAME wowmenu.src
                             3873 ; 2236 |#define RSRC_WOW_MENU_CODE_BANK 935    
                             3874 ; 2237 |//$FILENAME string_wowbrightness_menu.src
                             3875 ; 2238 |#define RSRC_STRING_WOW_BRIGHTNESS 936    
                             3876 ; 2239 |//$FILENAME string_wow_menu.src
                             3877 ; 2240 |#define RSRC_STRING_WOW_MENU 937    
                             3878 ; 2241 |//$FILENAME string_wowtrubass_menu.src
                             3879 ; 2242 |#define RSRC_STRING_WOW_TRUBASS 938    
                             3880 ; 2243 |//$FILENAME string_wowvolume_menu.src
                             3881 ; 2244 |#define RSRC_STRING_WOW_VOLUME 939    
                             3882 ; 2245 |//$FILENAME string_wowbrightness_low_menu.src
                             3883 ; 2246 |#define RSRC_STRING_WOW_BRIGHT_LOW 940    
                             3884 ; 2247 |//$FILENAME string_wowbrightness_mid_menu.src
                             3885 ; 2248 |#define RSRC_STRING_WOW_BRIGHT_MID 941    
                             3886 ; 2249 |//$FILENAME string_wowbrightness_high_menu.src
                             3887 ; 2250 |#define RSRC_STRING_WOW_BRIGHT_HIGH 942    
                             3888 ; 2251 |//$FILENAME wow_icon.src
                             3889 ; 2252 |#define RSRC_WOW_ICON 943    
                             3890 ; 2253 |
                             3891 ; 2254 |//$FILENAME wow16k.src
                             3892 ; 2255 |#define RSRC_WOW16K 944    
                             3893 ; 2256 |//$FILENAME wow32k.src
                             3894 ; 2257 |#define RSRC_WOW32K 945    
                             3895 ; 2258 |//$FILENAME wow8k.src
                             3896 ; 2259 |#define RSRC_WOW8K 946    
                             3897 ; 2260 |//$FILENAME wow11k.src
                             3898 ; 2261 |#define RSRC_WOW11K 947    
                             3899 ; 2262 |//$FILENAME wow22k.src
                             3900 ; 2263 |#define RSRC_WOW22K 948    
                             3901 ; 2264 |//$FILENAME wow24k.src
                             3902 ; 2265 |#define RSRC_WOW24K 949    
                             3903 ; 2266 |//$FILENAME wow44k.src
                             3904 ; 2267 |#define RSRC_WOW44K 950    
                             3905 ; 2268 |//$FILENAME wow48k.src
                             3906 ; 2269 |#define RSRC_WOW48K 951    
                             3907 ; 2270 |
                             3908 ; 2271 |//$FILENAME wow16k_Y.src
                             3909 ; 2272 |#define RSRC_WOW16K_Y 952    
                             3910 ; 2273 |//$FILENAME wow32k_Y.src
                             3911 ; 2274 |#define RSRC_WOW32K_Y 953    
                             3912 ; 2275 |//$FILENAME wow8k_Y.src
                             3913 ; 2276 |#define RSRC_WOW8K_Y 954    
                             3914 ; 2277 |//$FILENAME wow11k_Y.src
                             3915 ; 2278 |#define RSRC_WOW11K_Y 955    
                             3916 ; 2279 |//$FILENAME wow22k_Y.src
                             3917 ; 2280 |#define RSRC_WOW22K_Y 956    
                             3918 ; 2281 |//$FILENAME wow24k_Y.src
                             3919 ; 2282 |#define RSRC_WOW24K_Y 957    
                             3920 ; 2283 |//$FILENAME wow44k_Y.src
                             3921 ; 2284 |#define RSRC_WOW44K_Y 958    
                             3922 ; 2285 |//$FILENAME wow48k_Y.src
                             3923 ; 2286 |#define RSRC_WOW48K_Y 959    
                             3924 ; 2287 |
                             3925 ; 2288 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             3926 ; 2289 |// Audible Section Navigation
                             3927 ; 2290 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             3928 ; 2291 |//$FILENAME audible_secnav.src
                             3929 ; 2292 |#define RSRC_AUDIBLE_SECNAV_ICON 960    
                             3930 ; 2293 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  65

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3931 ; 2294 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3932 ; 2295 |// PLAYLIST3 and Music Library
                             3933 ; 2296 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3934 ; 2297 |
                             3935 ; 2298 |//$FILENAME build_ml.src
                             3936 ; 2299 |#define RSRC_BUILD_ML 961    
                             3937 ; 2300 |//$FILENAME build_ml_warning.src
                             3938 ; 2301 |#define RSRC_BUILD_ML_WARNING 962    
                             3939 ; 2302 |//$FILENAME build_ml_warning2.src
                             3940 ; 2303 |#define RSRC_BUILD_ML_WARNING2 963    
                             3941 ; 2304 |//$FILENAME build_flash1.src
                             3942 ; 2305 |#define RSRC_BUILD_FLASH1 964    
                             3943 ; 2306 |//$FILENAME build_flash2.src
                             3944 ; 2307 |#define RSRC_BUILD_FLASH2 965    
                             3945 ; 2308 |//$FILENAME build_flash3.src
                             3946 ; 2309 |#define RSRC_BUILD_FLASH3 966    
                             3947 ; 2310 |//$FILENAME build_sd1.src
                             3948 ; 2311 |#define RSRC_BUILD_SD1 967    
                             3949 ; 2312 |//$FILENAME build_sd2.src
                             3950 ; 2313 |#define RSRC_BUILD_SD2 968    
                             3951 ; 2314 |//$FILENAME build_sd3.src
                             3952 ; 2315 |#define RSRC_BUILD_SD3 969    
                             3953 ; 2316 |//$FILENAME build_newmusic.src
                             3954 ; 2317 |#define RSRC_BUILD_NEWMUSIC 970    
                             3955 ; 2318 |//$FILENAME sdmd.src
                             3956 ; 2319 |#define RSRC_SDMD_MENU_CODE_BANK 971    
                             3957 ; 2320 |//$FILENAME musiclib_build_function_sec.src
                             3958 ; 2321 |#define RSRC_MUSICLIB_BUILD_FUNCTION_SEC 972    
                             3959 ; 2322 |//$FILENAME musiclib_build_function_flush.src
                             3960 ; 2323 |#define RSRC_MUSICLIB_BUILD_FUNCTION_FLUSH 973    
                             3961 ; 2324 |//$FILENAME MusicLibBuildModule.src
                             3962 ; 2325 |#define RSRC_MUSICLIB_BUILD_MODULE 974    
                             3963 ; 2326 |//$FILENAME MusicLibBuildGenreTable.src
                             3964 ; 2327 |#define RSRC_MUSICLIB_BUILD_GENRE_TABLE 975    
                             3965 ; 2328 |//$FILENAME MusicLibBuildFlushMem.src
                             3966 ; 2329 |#define RSRC_MUSICLIB_BUILD_FLUSH_MEM 976    
                             3967 ; 2330 |//$FILENAME MusicLibBrowseModule.src
                             3968 ; 2331 |#define RSRC_MUSICLIB_BROWSE_MODULE 977    
                             3969 ; 2332 |//$FILENAME MusicLibPlayModule.src
                             3970 ; 2333 |#define RSRC_MUSICLIB_PLAY_MODULE 978    
                             3971 ; 2334 |//$FILENAME MusicLibPlayAllNextModule.src
                             3972 ; 2335 |#define RSRC_MUSICLIB_PLAYALLNEXT_MODULE 979    
                             3973 ; 2336 |//$FILENAME MusicLibPlayAllPrevModule.src
                             3974 ; 2337 |#define RSRC_MUSICLIB_PLAYALLPREV_MODULE 980    
                             3975 ; 2338 |//$FILENAME MusicLibShuffleModule.src
                             3976 ; 2339 |#define RSRC_MUSICLIB_SHUFFLE_MODULE 981    
                             3977 ; 2340 |//$FILENAME Funclet_write_detection_access.src
                             3978 ; 2341 |#define RSRC_FUNCLET_WRITE_DETECTION_ACCESS 982    
                             3979 ; 2342 |//$FILENAME Funclet_LOCAL_GetLvlOneItem_info.src
                             3980 ; 2343 |#define RSRC_FUNCLET_LOCAL_GET_LVL_ONE_ITEM_INFO 983    
                             3981 ; 2344 |//$FILENAME Funclet_LOCAL_GetFlashAssociatedList_info.src
                             3982 ; 2345 |#define RSRC_FUNCLET_LOCAL_GET_FLASH_ASSOCIATED_LIST_INFO 984    
                             3983 ; 2346 |//$FILENAME Funclet_ML_ResumePlayState.src
                             3984 ; 2347 |#define RSRC_FUNCLET_ML_RESUMEPLAYSTATE 985    
                             3985 ; 2348 |//$FILENAME Funclet_ML_UpdateOnTheGo.src
                             3986 ; 2349 |#define RSRC_FUNCLET_ML_UPDATE_ON_THE_GO 986    
                             3987 ; 2350 |//$FILENAME Funclet_ML_ChOnTheGo.src
                             3988 ; 2351 |#define RSRC_FUNCLET_ML_CH_ON_THE_GO 987    
                             3989 ; 2352 |//$FILENAME Funclet_ML_LoadOnTheGo.src
                             3990 ; 2353 |#define RSRC_FUNCLET_ML_LOAD_ON_THE_GO 988    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  66

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3991 ; 2354 |//$FILENAME Funclet_Build_InitandUseCache.src
                             3992 ; 2355 |#define RSRC_FUNCLET_BUILD_INIT_AND_USE_CACHE 989    
                             3993 ; 2356 |//$FILENAME Funclet_Build_FlushAndCloseCache.src
                             3994 ; 2357 |#define RSRC_FUNCLET_BUILD_FLUSH_AND_CLOSE_CACHE 990    
                             3995 ; 2358 |//$FILENAME Funclet_ML_movePointerBackward.src
                             3996 ; 2359 |#define RSRC_FUNCLET_ML_MOVE_POINTER_BACKWARD 991    
                             3997 ; 2360 |//$FILENAME Funclet_ML_findLastItemPointer.src
                             3998 ; 2361 |#define RSRC_FUNCLET_ML_FIND_LAST_ITEM_POINTER 992    
                             3999 ; 2362 |//$FILENAME Funclet_ML_startShuffle.src
                             4000 ; 2363 |#define RSRC_FUNCLET_ML_START_SHUFFLE 993    
                             4001 ; 2364 |//$FILENAME Funclet_ML_GetFlashDirAssocListId.src
                             4002 ; 2365 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ID 994    
                             4003 ; 2366 |//$FILENAME Funclet_ML_GetFlashDirAssocListRootId.src
                             4004 ; 2367 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ROOT_ID 995    
                             4005 ; 2368 |//$FILENAME Funclet_ML_GetFlashDirAssocListSize.src
                             4006 ; 2369 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_SIZE 996    
                             4007 ; 2370 |//$FILENAME Funclet_ML_GetIdByStateAndPosition.src
                             4008 ; 2371 |#define RSRC_FUNCLET_ML_GET_ID_BY_STATE_AND_POSITION 997    
                             4009 ; 2372 |//$FILENAME Funclet_ML_StartPlayDirSongInit.src
                             4010 ; 2373 |#define RSRC_FUNCLET_ML_START_PLAY_DIR_SONG_INIT 998    
                             4011 ; 2374 |//$FILENAME Funclet_ML_ShuffleNextDirSong.src
                             4012 ; 2375 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_DIR_SONG 999    
                             4013 ; 2376 |//$FILENAME Funclet_ML_BrowseMenu.src
                             4014 ; 2377 |#define RSRC_FUNCLET_ML_BROWSE_MENU 1000    
                             4015 ; 2378 |//$FILENAME Funclet_ML_StartPlayAllSong.src
                             4016 ; 2379 |#define RSRC_FUNCLET_ML_START_PLAY_ALL_SONG 1001    
                             4017 ; 2380 |//$FILENAME Funclet_ML_PlayAllNextSong.src
                             4018 ; 2381 |#define RSRC_FUNCLET_ML_PLAY_ALL_NEXT_SONG 1002    
                             4019 ; 2382 |//$FILENAME Funclet_ML_PlayAllPreviousSong.src
                             4020 ; 2383 |#define RSRC_FUNCLET_ML_PLAY_ALL_PREVIOUS_SONG 1003    
                             4021 ; 2384 |//$FILENAME Funclet_ML_PlayPreviousDirSong.src
                             4022 ; 2385 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_DIR_SONG 1004    
                             4023 ; 2386 |//$FILENAME Funclet_ML_ShuffleNextSong.src
                             4024 ; 2387 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_SONG 1005    
                             4025 ; 2388 |//$FILENAME Funclet_ML_PlayNextSong.src
                             4026 ; 2389 |#define RSRC_FUNCLET_ML_PLAY_NEXT_SONG 1006    
                             4027 ; 2390 |//$FILENAME Funclet_ML_PlayPreviousSong.src
                             4028 ; 2391 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_SONG 1007    
                             4029 ; 2392 |//$FILENAME Funclet_BuildVoiceFilePath.src
                             4030 ; 2393 |#define RSRC_FUNCLET_BUILDVOICEFILEPATH 1008    
                             4031 ; 2394 |//$FILENAME Funclet_BuildFMFilePath.src
                             4032 ; 2395 |#define RSRC_FUNCLET_BUILDFMFILEPATH 1009    
                             4033 ; 2396 |//$FILENAME Funclet_BuildLINEINFilePath.src
                             4034 ; 2397 |#define RSRC_FUNCLET_BUILDLINEINFILEPATH 1010    
                             4035 ; 2398 |//$FILENAME Funclet_GetVoiceFastKey.src
                             4036 ; 2399 |#define RSRC_FUNCLET_GETVOICEFASTKEY 1011    
                             4037 ; 2400 |//$FILENAME MusicLibVoiceApp.src
                             4038 ; 2401 |#define RSRC_MUSICLIB_VOICE_APP 1012    
                             4039 ; 2402 |//$FILENAME MusicLibVoiceModule.src
                             4040 ; 2403 |#define RSRC_MUSICLIB_VOICE_MODULE 1013    
                             4041 ; 2404 |//$FILENAME MusicLibVoicePlayModule.src
                             4042 ; 2405 |#define RSRC_MUSICLIB_VOICEPLAY_MODULE 1014    
                             4043 ; 2406 |//$FILENAME MusicLibMergeFunction.src
                             4044 ; 2407 |#define RSRC_MUSICLIB_MERGE_FUNCTION 1015    
                             4045 ; 2408 |//$FILENAME MusicLibMergeModule.src
                             4046 ; 2409 |#define RSRC_MUSICLIB_MERGE_MODULE 1016    
                             4047 ; 2410 |//$FILENAME MusicLibBrowseApp.src
                             4048 ; 2411 |#define RSRC_MUSICLIB_BROWSE_APP 1017    
                             4049 ; 2412 |//$FILENAME playmusicmenu.src
                             4050 ; 2413 |#define RSRC_PLAYMUSIC_MENU_CODE_BANK 1018    
                             4051 ; 2414 |//$FILENAME browsemenu.src
                             4052 ; 2415 |#define RSRC_BROWSE_MENU_CODE_BANK 1019    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  67

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4053 ; 2416 |//$FILENAME browsemenu_extra.src
                             4054 ; 2417 |#define RSRC_BROWSE_MENU_EXTRA_CODE_BANK 1020    
                             4055 ; 2418 |//$FILENAME string_play_all.src
                             4056 ; 2419 |#define RSRC_STRING_PLAY_ALL 1021    
                             4057 ; 2420 |//$FILENAME string_play.src
                             4058 ; 2421 |#define RSRC_STRING_PLAY 1022    
                             4059 ; 2422 |//$FILENAME string_unknown_year.src
                             4060 ; 2423 |#define RSRC_STRING_UNKNOWN_YEAR 1023    
                             4061 ; 2424 |//$FILENAME string_year_width.src
                             4062 ; 2425 |#define RSRC_STRING_YEAR_WIDTH 1024    
                             4063 ; 2426 |//$FILENAME string_artist.src
                             4064 ; 2427 |#define RSRC_STRING_ARTIST 1025    
                             4065 ; 2428 |//$FILENAME string_songs.src
                             4066 ; 2429 |#define RSRC_STRING_SONGS 1026    
                             4067 ; 2430 |//$FILENAME string_on_the_fly.src
                             4068 ; 2431 |#define RSRC_STRING_ON_THE_FLY 1027    
                             4069 ; 2432 |//$FILENAME string_new_music.src
                             4070 ; 2433 |#define RSRC_STRING_NEW_MUSIC_MENU 1028    
                             4071 ; 2434 |//$FILENAME string_genre.src
                             4072 ; 2435 |#define RSRC_STRING_GENRE 1029    
                             4073 ; 2436 |//$FILENAME string_year.src
                             4074 ; 2437 |#define RSRC_STRING_YEAR 1030    
                             4075 ; 2438 |//$FILENAME string_playlist.src
                             4076 ; 2439 |#define RSRC_STRING_PLAYLIST 1031    
                             4077 ; 2440 |//$FILENAME string_fm_rec.src
                             4078 ; 2441 |#define RSRC_STRING_FM_REC 1032    
                             4079 ; 2442 |//$FILENAME string_linein_rec.src
                             4080 ; 2443 |#define RSRC_STRING_LINEIN_REC 1033    
                             4081 ; 2444 |//$FILENAME string_play_music.src
                             4082 ; 2445 |#define RSRC_STRING_PLAY_MUSIC 1034    
                             4083 ; 2446 |//$FILENAME highlight_back.src
                             4084 ; 2447 |#define RSRC_HIGHLIGHT_BACK 1035    
                             4085 ; 2448 |//$FILENAME newmusicmenu.src
                             4086 ; 2449 |#define RSRC_NEW_MUSIC_MENU_CODE_BANK 1036    
                             4087 ; 2450 |//$FILENAME string_1_day.src
                             4088 ; 2451 |#define RSRC_STRING_1_DAY 1037    
                             4089 ; 2452 |//$FILENAME string_1_week.src
                             4090 ; 2453 |#define RSRC_STRING_1_WEEK 1038    
                             4091 ; 2454 |//$FILENAME string_1_month.src
                             4092 ; 2455 |#define RSRC_STRING_1_MONTH 1039    
                             4093 ; 2456 |//$FILENAME on_the_fly_full.src
                             4094 ; 2457 |#define RSRC_LIST_FULL_MESSAGE 1040    
                             4095 ; 2458 |//$FILENAME on_the_fly_free1.src
                             4096 ; 2459 |#define RSRC_LIST_FREE_MESSAGE 1041    
                             4097 ; 2460 |//$FILENAME on_the_fly_free2.src
                             4098 ; 2461 |#define RSRC_LIST_FREE_MESSAGE2 1042    
                             4099 ; 2462 |//$FILENAME on_the_fly_delete1.src
                             4100 ; 2463 |#define RSRC_LIST_DELETE_MESSAGE 1043    
                             4101 ; 2464 |//$FILENAME on_the_fly_delete2.src
                             4102 ; 2465 |#define RSRC_LIST_DELETE_MESSAGE2 1044    
                             4103 ; 2466 |//$FILENAME empty_favourite.src
                             4104 ; 2467 |#define RSRC_EMPTY_FAVOURITE 1045    
                             4105 ; 2468 |//$FILENAME sd_remove.src
                             4106 ; 2469 |#define RSRC_SD_REMOVE 1046    
                             4107 ; 2470 |//$FILENAME sd_insert.src
                             4108 ; 2471 |#define RSRC_SD_INSERT 1047    
                             4109 ; 2472 |//$FILENAME check_disk_1.src
                             4110 ; 2473 |#define RSRC_CHECK_DISK_1 1048    
                             4111 ; 2474 |//$FILENAME check_disk_2.src
                             4112 ; 2475 |#define RSRC_CHECK_DISK_2 1049    
                             4113 ; 2476 |//$FILENAME check_disk_3.src
                             4114 ; 2477 |#define RSRC_CHECK_DISK_3 1050    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  68

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4115 ; 2478 |//$FILENAME flash_error.src
                             4116 ; 2479 |#define RSRC_FLASH_ERROR 1051    
                             4117 ; 2480 |
                             4118 ; 2481 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4119 ; 2482 |// STFM1000 Tuner funclet
                             4120 ; 2483 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4121 ; 2484 |//$FILENAME Funclet_TunerDriverInit.src
                             4122 ; 2485 |#define RSRC_FUNCLET_TUNER_DRIVER_INIT 1052    
                             4123 ; 2486 |//$FILENAME Funclet_TunerDriverIncUp.src
                             4124 ; 2487 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_UP 1053    
                             4125 ; 2488 |//$FILENAME Funclet_TunerDriverIncDown.src
                             4126 ; 2489 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_DOWN 1054    
                             4127 ; 2490 |//$FILENAME Funclet_TunerDriverStandyby.src
                             4128 ; 2491 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_STANDBY 1055    
                             4129 ; 2492 |//$FILENAME Funclet_TunerDriverReplacePreset.src
                             4130 ; 2493 |#define RSRC_FUNCLET_TUNER_DRIVER_REPLACE_PRESET 1056    
                             4131 ; 2494 |//$FILENAME Funclet_TunerDriverErasePreset.src
                             4132 ; 2495 |#define RSRC_FUNCLET_TUNER_DRIVER_ERASE_PRESET 1057    
                             4133 ; 2496 |//$FILENAME Funclet_TunerDriverTuneToPreset.src
                             4134 ; 2497 |#define RSRC_FUNCLET_TUNER_DRIVER_TUNE_TO_PRESET 1058    
                             4135 ; 2498 |//$FILENAME Funclet_TunerDriverSearchDown.src
                             4136 ; 2499 |#define RSRC_FUNCLET_TUNER_DRIVER_SEARCH_DOWN 1059    
                             4137 ; 2500 |//$FILENAME Funclet_TunerSTFM1000SafePowerDown.src
                             4138 ; 2501 |#define RSRC_FUNCLET_TUNER_SAFE_POWER_DOWN 1060    
                             4139 ; 2502 |//$FILENAME Funclet_TunerSTFM1000OptimizeChannel.src
                             4140 ; 2503 |#define RSRC_FUNCLET_STFM1000_TUNER_OPTIMIZE_CHANNEL 1061    
                             4141 ; 2504 |//$FILENAME decstfmmod.src
                             4142 ; 2505 |#define RSRC_DEC_STFM_MOD_CODE 1062    
                             4143 ; 2506 |//$FILENAME dec_stfmp.src
                             4144 ; 2507 |#define RSRC_DEC_STFMP_CODE 1063    
                             4145 ; 2508 |//$FILENAME dec_stfmx.src
                             4146 ; 2509 |#define RSRC_DEC_STFMX_CODE 1064    
                             4147 ; 2510 |//$FILENAME dec_stfmy.src
                             4148 ; 2511 |#define RSRC_DEC_STFMY_CODE 1065    
                             4149 ; 2512 |//$FILENAME Funclet_TunerSTFM1000I2CInit.src
                             4150 ; 2513 |#define RSRC_FUNCLET_STFM1000_I2C_INIT 1066    
                             4151 ; 2514 |//$FILENAME Funclet_TunerDriverScanStations.src
                             4152 ; 2515 |#define RSRC_FUNCLET_TUNER_DRIVER_SCAN_STATION 1067    
                             4153 ; 2516 |//$FILENAME Funclet_TunerDriverSetMonoStereoMode.src
                             4154 ; 2517 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_MONO_STEREO_MODE 1068    
                             4155 ; 2518 |//$FILENAME Funclet_STFM1000TestPresence.src
                             4156 ; 2519 |#define RSRC_FUNCLET_STFM1000_TEST_PRESENCE 1069    
                             4157 ; 2520 |//$FILENAME Funclet_I2CWriteTunerRegister.src
                             4158 ; 2521 |#define RSRC_FUNCLET_I2C_WRITE_TUNER_REGISTER 1070    
                             4159 ; 2522 |//$FILENAME Funclet_I2CReset.src
                             4160 ; 2523 |#define RSRC_FUNCLET_I2C_RESET 1071    
                             4161 ; 2524 |//$FILENAME fmtunersecondrsrc.src
                             4162 ; 2525 |#define RSRC_FM_TUNER_SECOND_RSRC 1072    
                             4163 ; 2526 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp1.src
                             4164 ; 2527 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP1 1073    
                             4165 ; 2528 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp2.src
                             4166 ; 2529 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP2 1074    
                             4167 ; 2530 |//$FILENAME Funclet_TunerSTFM1000FindRssiThreshold.src
                             4168 ; 2531 |#define RSRC_FUNCLET_STFM1000_FIND_RSSI_THRESHOLD 1075    
                             4169 ; 2532 |//$FILENAME Funclet_TunerSTFM1000DataPathOff.src
                             4170 ; 2533 |#define RSRC_FUNCLET_STFM1000_DATA_PATH_OFF 1076    
                             4171 ; 2534 |//$FILENAME Funclet_TunerSTFM1000ContinueSearching.src
                             4172 ; 2535 |#define RSRC_FUNCLET_STFM1000_CONTINUE_SEARCHING 1077    
                             4173 ; 2536 |//RSRC_FUNCLET_STFM1000_SET_LNA_BIAS    equ      975    ;$FILENAME Funclet_STFM1000SetLnaB
                                  ias.src
                             4174 ; 2537 |//RSRC_FUNCLET_STFM1000_LOOK_FOR_PILOT    equ      976    ;$FILENAME Funclet_STFM1000LookF
                                  orPilot.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  69

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4175 ; 2538 |//$FILENAME Funclet_STFM1000TunerSearchEnded.src
                             4176 ; 2539 |#define RSRC_FUNCLET_STFM1000_TUNER_SEARCH_ENDED 1078    
                             4177 ; 2540 |// for RestoreDriveFromBackup
                             4178 ; 2541 |//$FILENAME restoresysdrive.src
                             4179 ; 2542 |#define RSRC_RESTORESYSDRIVE_P_CODE 1079    
                             4180 ; 2543 |
                             4181 ; 2544 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4182 ; 2545 |// Playlist5 sources
                             4183 ; 2546 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4184 ; 2547 |//$FILENAME playlist5_browsemenu.src
                             4185 ; 2548 |#define RSRC_PL5BROWSE_MENU_CODEBANK 1080    
                             4186 ; 2549 |//$FILENAME playlist5_browsemenu_extra.src
                             4187 ; 2550 |#define RSRC_PL5_BROWSEMENU_EXTRA 1081    
                             4188 ; 2551 |//$FILENAME playlist5_browse_submenu.src
                             4189 ; 2552 |#define RSRC_PL5BROWSE_SUBMENU_CODEBANK 1082    
                             4190 ; 2553 |//$FILENAME playlist5_playback_module.src
                             4191 ; 2554 |#define RSRC_PLAYLIST5_PLAYBACK_MODULE 1083    
                             4192 ; 2555 |//$FILENAME playlist5_browse_module.src
                             4193 ; 2556 |#define RSRC_PLAYLIST5_BROWSE_MODULE 1084    
                             4194 ; 2557 |
                             4195 ; 2558 |//$FILENAME Funclet_Get_LRCDirName_PL5.src
                             4196 ; 2559 |#define RSRC_FUNCLET_GET_LRC_DIR_NAME_PL5 1085    
                             4197 ; 2560 |//$FILENAME Funclet_PL5_PL_QueuePushBack.src   
                             4198 ; 2561 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHBACK 1086    
                             4199 ; 2562 |//$FILENAME Funclet_PL5_PL_QueuePushFront.src 
                             4200 ; 2563 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHFRONT 1087    
                             4201 ; 2564 |
                             4202 ; 2565 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4203 ; 2566 |// DanhNguyen added bitmaps
                             4204 ; 2567 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4205 ; 2568 |//$FILENAME icon_folder.src
                             4206 ; 2569 |#define RSRC_ICON_FOLDER 1088    
                             4207 ; 2570 |//$FILENAME icon_song.src
                             4208 ; 2571 |#define RSRC_ICON_SONG 1089    
                             4209 ; 2572 |
                             4210 ; 2573 |//$FILENAME menu_music.src
                             4211 ; 2574 |#define RSRC_MENU_MUSIC 1090    
                             4212 ; 2575 |//$FILENAME vie_menu_music.src
                             4213 ; 2576 |#define RSRC_VIE_MENU_MUSIC 1091    
                             4214 ; 2577 |
                             4215 ; 2578 |//$FILENAME menu_voice.src
                             4216 ; 2579 |#define RSRC_MENU_VOICE 1092    
                             4217 ; 2580 |//$FILENAME vie_menu_voice.src
                             4218 ; 2581 |#define RSRC_VIE_MENU_VOICE 1093    
                             4219 ; 2582 |
                             4220 ; 2583 |//$FILENAME menu_fmtuner.src
                             4221 ; 2584 |#define RSRC_MENU_FMTUNER 1094    
                             4222 ; 2585 |//$FILENAME vie_menu_fmtuner.src
                             4223 ; 2586 |#define RSRC_VIE_MENU_FMTUNER 1095    
                             4224 ; 2587 |
                             4225 ; 2588 |//$FILENAME menu_record.src
                             4226 ; 2589 |#define RSRC_MENU_RECORD 1096    
                             4227 ; 2590 |//$FILENAME vie_menu_record.src
                             4228 ; 2591 |#define RSRC_VIE_MENU_RECORD 1097    
                             4229 ; 2592 |
                             4230 ; 2593 |//$FILENAME menu_settings.src
                             4231 ; 2594 |#define RSRC_MENU_SETTINGS 1098    
                             4232 ; 2595 |//$FILENAME vie_menu_settings.src
                             4233 ; 2596 |#define RSRC_VIE_MENU_SETTINGS 1099    
                             4234 ; 2597 |
                             4235 ; 2598 |//$FILENAME menu_shutdown.src
                             4236 ; 2599 |#define RSRC_MENU_SHUTDOWN 1100    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  70

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4237 ; 2600 |//$FILENAME vie_menu_shutdown.src
                             4238 ; 2601 |#define RSRC_VIE_MENU_SHUTDOWN 1101    
                             4239 ; 2602 |
                             4240 ; 2603 |//$FILENAME menu_clock.src
                             4241 ; 2604 |#define RSRC_MENU_CLOCK 1102    
                             4242 ; 2605 |//$FILENAME vie_menu_clock.src
                             4243 ; 2606 |#define RSRC_VIE_MENU_CLOCK 1103    
                             4244 ; 2607 |
                             4245 ; 2608 |//$FILENAME menu_ab.src
                             4246 ; 2609 |#define RSRC_MENU_AB 1104    
                             4247 ; 2610 |//$FILENAME vie_menu_ab.src
                             4248 ; 2611 |#define RSRC_VIE_MENU_AB 1105    
                             4249 ; 2612 |
                             4250 ; 2613 |//$FILENAME menu_delete.src
                             4251 ; 2614 |#define RSRC_MENU_DELETE 1106    
                             4252 ; 2615 |//$FILENAME vie_menu_delete.src
                             4253 ; 2616 |#define RSRC_VIE_MENU_DELETE 1107    
                             4254 ; 2617 |
                             4255 ; 2618 |//$FILENAME menu_about.src
                             4256 ; 2619 |#define RSRC_MENU_ABOUT 1108    
                             4257 ; 2620 |//$FILENAME vie_menu_about.src
                             4258 ; 2621 |#define RSRC_VIE_MENU_ABOUT 1109    
                             4259 ; 2622 |
                             4260 ; 2623 |//$FILENAME menu_exit.src
                             4261 ; 2624 |#define RSRC_MENU_EXIT 1110    
                             4262 ; 2625 |//$FILENAME vie_menu_exit.src
                             4263 ; 2626 |#define RSRC_VIE_MENU_EXIT 1111    
                             4264 ; 2627 |
                             4265 ; 2628 |//$FILENAME music_play_all.src
                             4266 ; 2629 |#define RSRC_MUSIC_PLAY_ALL 1112    
                             4267 ; 2630 |//$FILENAME vie_music_play_all.src
                             4268 ; 2631 |#define RSRC_VIE_MUSIC_PLAY_ALL 1113    
                             4269 ; 2632 |
                             4270 ; 2633 |//$FILENAME music_folder_internal.src
                             4271 ; 2634 |#define RSRC_MUSIC_FOLDER_INTERNAL 1114    
                             4272 ; 2635 |//$FILENAME vie_music_folder_internal.src
                             4273 ; 2636 |#define RSRC_VIE_MUSIC_FOLDER_INTERNAL 1115    
                             4274 ; 2637 |
                             4275 ; 2638 |//$FILENAME music_folder_external.src
                             4276 ; 2639 |#define RSRC_MUSIC_FOLDER_EXTERNAL 1116    
                             4277 ; 2640 |//$FILENAME vie_music_folder_external.src
                             4278 ; 2641 |#define RSRC_VIE_MUSIC_FOLDER_EXTERNAL 1117    
                             4279 ; 2642 |
                             4280 ; 2643 |//$FILENAME music_songs.src
                             4281 ; 2644 |#define RSRC_MUSIC_SONGS 1118    
                             4282 ; 2645 |//$FILENAME vie_music_songs.src
                             4283 ; 2646 |#define RSRC_VIE_MUSIC_SONGS 1119    
                             4284 ; 2647 |
                             4285 ; 2648 |//$FILENAME music_favorites.src
                             4286 ; 2649 |#define RSRC_MUSIC_FAVORITES 1120    
                             4287 ; 2650 |//$FILENAME vie_music_favorites.src
                             4288 ; 2651 |#define RSRC_VIE_MUSIC_FAVORITES 1121    
                             4289 ; 2652 |
                             4290 ; 2653 |//$FILENAME music_fm_record.src
                             4291 ; 2654 |#define RSRC_MUSIC_FM_RECORD 1122    
                             4292 ; 2655 |//$FILENAME vie_music_fm_record.src
                             4293 ; 2656 |#define RSRC_VIE_MUSIC_FM_RECORD 1123    
                             4294 ; 2657 |
                             4295 ; 2658 |//$FILENAME music_exit.src
                             4296 ; 2659 |#define RSRC_MUSIC_EXIT 1124    
                             4297 ; 2660 |//$FILENAME vie_music_exit.src
                             4298 ; 2661 |#define RSRC_VIE_MUSIC_EXIT 1125    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  71

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4299 ; 2662 |
                             4300 ; 2663 |//$FILENAME browse_music_folder_internal.src
                             4301 ; 2664 |#define RSRC_BROWSE_MUSIC_FOLDER_INTERNAL 1126    
                             4302 ; 2665 |//$FILENAME vie_browse_music_folder_internal.src
                             4303 ; 2666 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_INTERNAL 1127    
                             4304 ; 2667 |
                             4305 ; 2668 |//$FILENAME browse_music_folder_external.src
                             4306 ; 2669 |#define RSRC_BROWSE_MUSIC_FOLDER_EXTERNAL 1128    
                             4307 ; 2670 |//$FILENAME vie_browse_music_folder_external.src
                             4308 ; 2671 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_EXTERNAL 1129    
                             4309 ; 2672 |
                             4310 ; 2673 |//$FILENAME browse_music_list_songs.src
                             4311 ; 2674 |#define RSRC_BROWSE_MUSIC_LIST_SONGS 1130    
                             4312 ; 2675 |//$FILENAME vie_browse_music_list_songs.src
                             4313 ; 2676 |#define RSRC_VIE_BROWSE_MUSIC_LIST_SONGS 1131    
                             4314 ; 2677 |
                             4315 ; 2678 |//$FILENAME browse_music_favourites.src
                             4316 ; 2679 |#define RSRC_BROWSE_MUSIC_FAVOURITES 1132    
                             4317 ; 2680 |//$FILENAME vie_browse_music_favourites.src
                             4318 ; 2681 |#define RSRC_VIE_BROWSE_MUSIC_FAVOURITES 1133    
                             4319 ; 2682 |
                             4320 ; 2683 |//$FILENAME browse_music_fm_files.src
                             4321 ; 2684 |#define RSRC_BROWSE_MUSIC_FM_FILES 1134    
                             4322 ; 2685 |//$FILENAME vie_browse_music_fm_files.src
                             4323 ; 2686 |#define RSRC_VIE_BROWSE_MUSIC_FM_FILES 1135    
                             4324 ; 2687 |
                             4325 ; 2688 |//$FILENAME browse_voice.src
                             4326 ; 2689 |#define RSRC_BROWSE_VOICE 1136    
                             4327 ; 2690 |//$FILENAME vie_browse_voice.src
                             4328 ; 2691 |#define RSRC_VIE_BROWSE_VOICE 1137    
                             4329 ; 2692 |
                             4330 ; 2693 |//$FILENAME favourites_list_add.src
                             4331 ; 2694 |#define RSRC_FAVOURITES_LIST_ADD 1138    
                             4332 ; 2695 |//$FILENAME vie_favourites_list_add.src
                             4333 ; 2696 |#define RSRC_VIE_FAVOURITES_LIST_ADD 1139    
                             4334 ; 2697 |
                             4335 ; 2698 |//$FILENAME favourites_list_remove.src
                             4336 ; 2699 |#define RSRC_FAVOURITES_LIST_REMOVE 1140    
                             4337 ; 2700 |//$FILENAME vie_favourites_list_remove.src
                             4338 ; 2701 |#define RSRC_VIE_FAVOURITES_LIST_REMOVE 1141    
                             4339 ; 2702 |
                             4340 ; 2703 |//$FILENAME favourites_list_is_full.src
                             4341 ; 2704 |#define RSRC_FAVOURITES_LIST_IS_FULL 1142    
                             4342 ; 2705 |//$FILENAME vie_favourites_list_is_full.src
                             4343 ; 2706 |#define RSRC_VIE_FAVOURITES_LIST_IS_FULL 1143    
                             4344 ; 2707 |
                             4345 ; 2708 |//$FILENAME about_screen_1.src
                             4346 ; 2709 |#define RSRC_ABOUT_SCREEN_1 1144    
                             4347 ; 2710 |//$FILENAME vie_about_screen_1.src
                             4348 ; 2711 |#define RSRC_VIE_ABOUT_SCREEN_1 1145    
                             4349 ; 2712 |
                             4350 ; 2713 |//$FILENAME about_screen_2.src
                             4351 ; 2714 |#define RSRC_ABOUT_SCREEN_2 1146    
                             4352 ; 2715 |//$FILENAME vie_about_screen_2.src
                             4353 ; 2716 |#define RSRC_VIE_ABOUT_SCREEN_2 1147    
                             4354 ; 2717 |
                             4355 ; 2718 |//$FILENAME about_screen_3.src
                             4356 ; 2719 |#define RSRC_ABOUT_SCREEN_3 1148    
                             4357 ; 2720 |//$FILENAME vie_about_screen_3.src
                             4358 ; 2721 |#define RSRC_VIE_ABOUT_SCREEN_3 1149    
                             4359 ; 2722 |
                             4360 ; 2723 |//$FILENAME about_screen_4.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  72

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4361 ; 2724 |#define RSRC_ABOUT_SCREEN_4 1150    
                             4362 ; 2725 |//$FILENAME vie_about_screen_4.src
                             4363 ; 2726 |#define RSRC_VIE_ABOUT_SCREEN_4 1151    
                             4364 ; 2727 |
                             4365 ; 2728 |//$FILENAME time_date_exit_title.src
                             4366 ; 2729 |#define RSRC_TIME_DATE_EXIT_TITLE 1152    
                             4367 ; 2730 |//$FILENAME vie_time_date_exit_title.src
                             4368 ; 2731 |#define RSRC_VIE_TIME_DATE_EXIT_TITLE 1153    
                             4369 ; 2732 |
                             4370 ; 2733 |//$FILENAME time_clean_desktop.src
                             4371 ; 2734 |#define RSRC_TIME_CLEAN_DESKTOP 1154    
                             4372 ; 2735 |//$FILENAME time_dash.src
                             4373 ; 2736 |#define RSRC_TIME_DASH 1155    
                             4374 ; 2737 |
                             4375 ; 2738 |//$FILENAME time_day_7.src
                             4376 ; 2739 |#define RSRC_TIME_DAY_SAT 1156    
                             4377 ; 2740 |//$FILENAME vie_time_day_7.src
                             4378 ; 2741 |#define RSRC_VIE_TIME_DAY_SAT 1157    
                             4379 ; 2742 |//$FILENAME time_day_cn.src
                             4380 ; 2743 |#define RSRC_TIME_DAY_SUN 1158    
                             4381 ; 2744 |//$FILENAME vie_time_day_cn.src
                             4382 ; 2745 |#define RSRC_VIE_TIME_DAY_SUN 1159    
                             4383 ; 2746 |//$FILENAME time_day_2.src
                             4384 ; 2747 |#define RSRC_TIME_DAY_MON 1160    
                             4385 ; 2748 |//$FILENAME vie_time_day_2.src
                             4386 ; 2749 |#define RSRC_VIE_TIME_DAY_MON 1161    
                             4387 ; 2750 |//$FILENAME time_day_3.src
                             4388 ; 2751 |#define RSRC_TIME_DAY_TUE 1162    
                             4389 ; 2752 |//$FILENAME vie_time_day_3.src
                             4390 ; 2753 |#define RSRC_VIE_TIME_DAY_TUE 1163    
                             4391 ; 2754 |//$FILENAME time_day_4.src
                             4392 ; 2755 |#define RSRC_TIME_DAY_WED 1164    
                             4393 ; 2756 |//$FILENAME vie_time_day_4.src
                             4394 ; 2757 |#define RSRC_VIE_TIME_DAY_WED 1165    
                             4395 ; 2758 |//$FILENAME time_day_5.src
                             4396 ; 2759 |#define RSRC_TIME_DAY_THU 1166    
                             4397 ; 2760 |//$FILENAME vie_time_day_5.src
                             4398 ; 2761 |#define RSRC_VIE_TIME_DAY_THU 1167    
                             4399 ; 2762 |//$FILENAME time_day_6.src
                             4400 ; 2763 |#define RSRC_TIME_DAY_FRI 1168    
                             4401 ; 2764 |//$FILENAME vie_time_day_6.src
                             4402 ; 2765 |#define RSRC_VIE_TIME_DAY_FRI 1169    
                             4403 ; 2766 |
                             4404 ; 2767 |//$FILENAME time_month_1.src
                             4405 ; 2768 |#define RSRC_TIME_MONTH_1 1170    
                             4406 ; 2769 |//$FILENAME vie_time_month_1.src
                             4407 ; 2770 |#define RSRC_VIE_TIME_MONTH_1 1171    
                             4408 ; 2771 |//$FILENAME time_month_2.src
                             4409 ; 2772 |#define RSRC_TIME_MONTH_2 1172    
                             4410 ; 2773 |//$FILENAME vie_time_month_2.src
                             4411 ; 2774 |#define RSRC_VIE_TIME_MONTH_2 1173    
                             4412 ; 2775 |//$FILENAME time_month_3.src
                             4413 ; 2776 |#define RSRC_TIME_MONTH_3 1174    
                             4414 ; 2777 |//$FILENAME vie_time_month_3.src
                             4415 ; 2778 |#define RSRC_VIE_TIME_MONTH_3 1175    
                             4416 ; 2779 |//$FILENAME time_month_4.src
                             4417 ; 2780 |#define RSRC_TIME_MONTH_4 1176    
                             4418 ; 2781 |//$FILENAME vie_time_month_4.src
                             4419 ; 2782 |#define RSRC_VIE_TIME_MONTH_4 1177    
                             4420 ; 2783 |//$FILENAME time_month_5.src
                             4421 ; 2784 |#define RSRC_TIME_MONTH_5 1178    
                             4422 ; 2785 |//$FILENAME vie_time_month_5.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  73

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4423 ; 2786 |#define RSRC_VIE_TIME_MONTH_5 1179    
                             4424 ; 2787 |//$FILENAME time_month_6.src
                             4425 ; 2788 |#define RSRC_TIME_MONTH_6 1180    
                             4426 ; 2789 |//$FILENAME vie_time_month_6.src
                             4427 ; 2790 |#define RSRC_VIE_TIME_MONTH_6 1181    
                             4428 ; 2791 |//$FILENAME time_month_7.src
                             4429 ; 2792 |#define RSRC_TIME_MONTH_7 1182    
                             4430 ; 2793 |//$FILENAME vie_time_month_7.src
                             4431 ; 2794 |#define RSRC_VIE_TIME_MONTH_7 1183    
                             4432 ; 2795 |//$FILENAME time_month_8.src
                             4433 ; 2796 |#define RSRC_TIME_MONTH_8 1184    
                             4434 ; 2797 |//$FILENAME vie_time_month_8.src
                             4435 ; 2798 |#define RSRC_VIE_TIME_MONTH_8 1185    
                             4436 ; 2799 |//$FILENAME time_month_9.src
                             4437 ; 2800 |#define RSRC_TIME_MONTH_9 1186    
                             4438 ; 2801 |//$FILENAME vie_time_month_9.src
                             4439 ; 2802 |#define RSRC_VIE_TIME_MONTH_9 1187    
                             4440 ; 2803 |//$FILENAME time_month_10.src
                             4441 ; 2804 |#define RSRC_TIME_MONTH_10 1188    
                             4442 ; 2805 |//$FILENAME vie_time_month_10.src
                             4443 ; 2806 |#define RSRC_VIE_TIME_MONTH_10 1189    
                             4444 ; 2807 |//$FILENAME time_month_11.src
                             4445 ; 2808 |#define RSRC_TIME_MONTH_11 1190    
                             4446 ; 2809 |//$FILENAME vie_time_month_11.src
                             4447 ; 2810 |#define RSRC_VIE_TIME_MONTH_11 1191    
                             4448 ; 2811 |//$FILENAME time_month_12.src
                             4449 ; 2812 |#define RSRC_TIME_MONTH_12 1192    
                             4450 ; 2813 |//$FILENAME vie_time_month_12.src
                             4451 ; 2814 |#define RSRC_VIE_TIME_MONTH_12 1193    
                             4452 ; 2815 |
                             4453 ; 2816 |//$FILENAME time_num_am.src
                             4454 ; 2817 |#define RSRC_TIME_NUM_AM 1194    
                             4455 ; 2818 |//$FILENAME time_num_am.src
                             4456 ; 2819 |#define RSRC_TIME_NUM_PM 1195    
                             4457 ; 2820 |//$FILENAME settime_format_12h.src
                             4458 ; 2821 |#define RSRC_SETTIME_FORMAT_12H 1196    
                             4459 ; 2822 |//$FILENAME settime_format_24h.src
                             4460 ; 2823 |#define RSRC_SETTIME_FORMAT_24H 1197    
                             4461 ; 2824 |//$FILENAME setdate_format_dmy.src
                             4462 ; 2825 |#define RSRC_SETDATE_FORMAT_DMY 1198    
                             4463 ; 2826 |//$FILENAME setdate_format_mdy.src
                             4464 ; 2827 |#define RSRC_SETDATE_FORMAT_MDY 1199    
                             4465 ; 2828 |//$FILENAME setdate_format_ymd.src
                             4466 ; 2829 |#define RSRC_SETDATE_FORMAT_YMD 1200    
                             4467 ; 2830 |
                             4468 ; 2831 |//$FILENAME time_num_large_0.src
                             4469 ; 2832 |#define RSRC_TIME_NUM_LARGE_0 1201    
                             4470 ; 2833 |//$FILENAME time_num_large_1.src
                             4471 ; 2834 |#define RSRC_TIME_NUM_LARGE_1 1202    
                             4472 ; 2835 |//$FILENAME time_num_large_2.src
                             4473 ; 2836 |#define RSRC_TIME_NUM_LARGE_2 1203    
                             4474 ; 2837 |//$FILENAME time_num_large_3.src
                             4475 ; 2838 |#define RSRC_TIME_NUM_LARGE_3 1204    
                             4476 ; 2839 |//$FILENAME time_num_large_4.src
                             4477 ; 2840 |#define RSRC_TIME_NUM_LARGE_4 1205    
                             4478 ; 2841 |//$FILENAME time_num_large_5.src
                             4479 ; 2842 |#define RSRC_TIME_NUM_LARGE_5 1206    
                             4480 ; 2843 |//$FILENAME time_num_large_6.src
                             4481 ; 2844 |#define RSRC_TIME_NUM_LARGE_6 1207    
                             4482 ; 2845 |//$FILENAME time_num_large_7.src
                             4483 ; 2846 |#define RSRC_TIME_NUM_LARGE_7 1208    
                             4484 ; 2847 |//$FILENAME time_num_large_8.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  74

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4485 ; 2848 |#define RSRC_TIME_NUM_LARGE_8 1209    
                             4486 ; 2849 |//$FILENAME time_num_large_9.src
                             4487 ; 2850 |#define RSRC_TIME_NUM_LARGE_9 1210    
                             4488 ; 2851 |
                             4489 ; 2852 |//$FILENAME time_num_medium_0.src
                             4490 ; 2853 |#define RSRC_TIME_NUM_MEDIUM_0 1211    
                             4491 ; 2854 |//$FILENAME time_num_medium_1.src
                             4492 ; 2855 |#define RSRC_TIME_NUM_MEDIUM_1 1212    
                             4493 ; 2856 |//$FILENAME time_num_medium_2.src
                             4494 ; 2857 |#define RSRC_TIME_NUM_MEDIUM_2 1213    
                             4495 ; 2858 |//$FILENAME time_num_medium_3.src
                             4496 ; 2859 |#define RSRC_TIME_NUM_MEDIUM_3 1214    
                             4497 ; 2860 |//$FILENAME time_num_medium_4.src
                             4498 ; 2861 |#define RSRC_TIME_NUM_MEDIUM_4 1215    
                             4499 ; 2862 |//$FILENAME time_num_medium_5.src
                             4500 ; 2863 |#define RSRC_TIME_NUM_MEDIUM_5 1216    
                             4501 ; 2864 |//$FILENAME time_num_medium_6.src
                             4502 ; 2865 |#define RSRC_TIME_NUM_MEDIUM_6 1217    
                             4503 ; 2866 |//$FILENAME time_num_medium_7.src
                             4504 ; 2867 |#define RSRC_TIME_NUM_MEDIUM_7 1218    
                             4505 ; 2868 |//$FILENAME time_num_medium_8.src
                             4506 ; 2869 |#define RSRC_TIME_NUM_MEDIUM_8 1219    
                             4507 ; 2870 |//$FILENAME time_num_medium_9.src
                             4508 ; 2871 |#define RSRC_TIME_NUM_MEDIUM_9 1220    
                             4509 ; 2872 |
                             4510 ; 2873 |//$FILENAME time_colon.src
                             4511 ; 2874 |#define RSRC_TIME_COLON 1221    
                             4512 ; 2875 |
                             4513 ; 2876 |//$FILENAME settings_backlight_title.src
                             4514 ; 2877 |#define RSRC_SETTINGS_BACKLIGHT_TITLE 1222    
                             4515 ; 2878 |//$FILENAME settings_auto_shutdown_title.src
                             4516 ; 2879 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_TITLE 1223    
                             4517 ; 2880 |//$FILENAME settings_playmode_title.src
                             4518 ; 2881 |#define RSRC_SETTINGS_PLAYMODE_TITLE 1224    
                             4519 ; 2882 |
                             4520 ; 2883 |//$FILENAME settings_contrast_title.src
                             4521 ; 2884 |#define RSRC_SETTINGS_CONTRAST_TITLE 1225    
                             4522 ; 2885 |//$FILENAME vie_settings_contrast_title.src
                             4523 ; 2886 |#define RSRC_VIE_SETTINGS_CONTRAST_TITLE 1226    
                             4524 ; 2887 |
                             4525 ; 2888 |//$FILENAME settings_eq_title.src
                             4526 ; 2889 |#define RSRC_SETTINGS_EQ_TITLE 1227    
                             4527 ; 2890 |//$FILENAME vie_settings_eq_title.src
                             4528 ; 2891 |#define RSRC_VIE_SETTINGS_EQ_TITLE 1228    
                             4529 ; 2892 |
                             4530 ; 2893 |//$FILENAME settings_exit_title.src
                             4531 ; 2894 |#define RSRC_SETTINGS_EXIT_TITLE 1229    
                             4532 ; 2895 |//$FILENAME vie_settings_exit_title.src
                             4533 ; 2896 |#define RSRC_VIE_SETTINGS_EXIT_TITLE 1230    
                             4534 ; 2897 |
                             4535 ; 2898 |//$FILENAME settings_set_date_title.src
                             4536 ; 2899 |#define RSRC_SETTINGS_SET_DATE_TITLE 1231    
                             4537 ; 2900 |//$FILENAME vie_settings_set_date_title.src
                             4538 ; 2901 |#define RSRC_VIE_SETTINGS_SET_DATE_TITLE 1232    
                             4539 ; 2902 |
                             4540 ; 2903 |//$FILENAME settings_set_time_title.src
                             4541 ; 2904 |#define RSRC_SETTINGS_SET_TIME_TITLE 1233    
                             4542 ; 2905 |//$FILENAME vie_settings_set_time_title.src
                             4543 ; 2906 |#define RSRC_VIE_SETTINGS_SET_TIME_TITLE 1234    
                             4544 ; 2907 |
                             4545 ; 2908 |//$FILENAME settings_playmode_normal.src
                             4546 ; 2909 |#define RSRC_SETTINGS_PLAYMODE_NORMAL 1235    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  75

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4547 ; 2910 |//$FILENAME vie_settings_playmode_normal.src
                             4548 ; 2911 |#define RSRC_VIE_SETTINGS_PLAYMODE_NORMAL 1236    
                             4549 ; 2912 |
                             4550 ; 2913 |//$FILENAME settings_playmode_repeatone.src
                             4551 ; 2914 |#define RSRC_SETTINGS_PLAYMODE_REPEATONE 1237    
                             4552 ; 2915 |//$FILENAME vie_settings_playmode_repeatone.src
                             4553 ; 2916 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATONE 1238    
                             4554 ; 2917 |
                             4555 ; 2918 |//$FILENAME settings_playmode_repeatall.src
                             4556 ; 2919 |#define RSRC_SETTINGS_PLAYMODE_REPEATALL 1239    
                             4557 ; 2920 |//$FILENAME vie_settings_playmode_repeatall.src
                             4558 ; 2921 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATALL 1240    
                             4559 ; 2922 |
                             4560 ; 2923 |//$FILENAME settings_playmode_shuffle.src
                             4561 ; 2924 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE 1241    
                             4562 ; 2925 |//$FILENAME vie_settings_playmode_shuffle.src
                             4563 ; 2926 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE 1242    
                             4564 ; 2927 |
                             4565 ; 2928 |//$FILENAME settings_playmode_shuffle_repeat.src
                             4566 ; 2929 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1243    
                             4567 ; 2930 |//$FILENAME vie_settings_playmode_shuffle_repeat.src
                             4568 ; 2931 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1244    
                             4569 ; 2932 |
                             4570 ; 2933 |//$FILENAME settings_backlight_on.src
                             4571 ; 2934 |#define RSRC_SETTINGS_BACKLIGHT_ON 1245    
                             4572 ; 2935 |//$FILENAME vie_settings_backlight_on.src
                             4573 ; 2936 |#define RSRC_VIE_SETTINGS_BACKLIGHT_ON 1246    
                             4574 ; 2937 |
                             4575 ; 2938 |//$FILENAME settings_backlight_10s.src
                             4576 ; 2939 |#define RSRC_SETTINGS_BACKLIGHT_10S 1247    
                             4577 ; 2940 |//$FILENAME vie_settings_backlight_10s.src
                             4578 ; 2941 |#define RSRC_VIE_SETTINGS_BACKLIGHT_10S 1248    
                             4579 ; 2942 |
                             4580 ; 2943 |//$FILENAME settings_backlight_20s.src
                             4581 ; 2944 |#define RSRC_SETTINGS_BACKLIGHT_20S 1249    
                             4582 ; 2945 |//$FILENAME vie_settings_backlight_20s.src
                             4583 ; 2946 |#define RSRC_VIE_SETTINGS_BACKLIGHT_20s 1250    
                             4584 ; 2947 |
                             4585 ; 2948 |//$FILENAME settings_backlight_30s.src
                             4586 ; 2949 |#define RSRC_SETTINGS_BACKLIGHT_30S 1251    
                             4587 ; 2950 |//$FILENAME vie_settings_backlight_30s.src
                             4588 ; 2951 |#define RSRC_VIE_SETTINGS_BACKLIGHT_30S 1252    
                             4589 ; 2952 |
                             4590 ; 2953 |//$FILENAME settings_auto_shutdown_disable.src
                             4591 ; 2954 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_DISABLE 1253    
                             4592 ; 2955 |//$FILENAME vie_settings_auto_shutdown_disable.src
                             4593 ; 2956 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_DISABLE 1254    
                             4594 ; 2957 |
                             4595 ; 2958 |//$FILENAME settings_auto_shutdown_1minute.src
                             4596 ; 2959 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1255    
                             4597 ; 2960 |//$FILENAME vie_settings_auto_shutdown_1min.src
                             4598 ; 2961 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1256    
                             4599 ; 2962 |
                             4600 ; 2963 |//$FILENAME settings_auto_shutdown_2minutes.src
                             4601 ; 2964 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1257    
                             4602 ; 2965 |//$FILENAME vie_settings_auto_shutdown_2min.src
                             4603 ; 2966 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1258    
                             4604 ; 2967 |
                             4605 ; 2968 |//$FILENAME settings_auto_shutdown_5minutes.src
                             4606 ; 2969 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1259    
                             4607 ; 2970 |//$FILENAME vie_settings_auto_shutdown_5min.src
                             4608 ; 2971 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1260    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  76

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4609 ; 2972 |
                             4610 ; 2973 |//$FILENAME settings_auto_shutdown_10minutes.src
                             4611 ; 2974 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1261    
                             4612 ; 2975 |//$FILENAME vie_settings_auto_shutdown_10min.src
                             4613 ; 2976 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1262    
                             4614 ; 2977 |
                             4615 ; 2978 |//$FILENAME settings_languages_eng.src
                             4616 ; 2979 |#define RSRC_SETTINGS_LANGUAGES_ENG 1263    
                             4617 ; 2980 |//$FILENAME settings_languages_vie.src
                             4618 ; 2981 |#define RSRC_SETTINGS_LANGUAGES_VIE 1264    
                             4619 ; 2982 |
                             4620 ; 2983 |//$FILENAME fraction_dot.src
                             4621 ; 2984 |#define RSRC_FRACTION_DOT 1265    
                             4622 ; 2985 |
                             4623 ; 2986 |//$FILENAME fm_background.src
                             4624 ; 2987 |#define RSRC_FM_BACKGROUND 1266    
                             4625 ; 2988 |//$FILENAME vie_fm_background.src
                             4626 ; 2989 |#define RSRC_VIE_FM_BACKGROUND 1267    
                             4627 ; 2990 |
                             4628 ; 2991 |//$FILENAME searching_please_wait.src
                             4629 ; 2992 |#define RSRC_SEARCHING_PLEASE_WAIT 1268    
                             4630 ; 2993 |//$FILENAME vie_searching_please_wait.src
                             4631 ; 2994 |#define RSRC_VIE_SEARCHING_PLEASE_WAIT 1269    
                             4632 ; 2995 |
                             4633 ; 2996 |//$FILENAME fm_auto_search.src
                             4634 ; 2997 |#define RSRC_FM_AUTO_SEARCH 1270    
                             4635 ; 2998 |//$FILENAME vie_fm_auto_search.src
                             4636 ; 2999 |#define RSRC_VIE_FM_AUTO_SEARCH 1271    
                             4637 ; 3000 |
                             4638 ; 3001 |//$FILENAME jvj_shutdown_player.src
                             4639 ; 3002 |#define RSRC_JVJ_SHUTDOWN_PLAYER 1272    
                             4640 ; 3003 |//$FILENAME vie_jvj_shutdown_player.src
                             4641 ; 3004 |#define RSRC_VIE_JVJ_SHUTDOWN_PLAYER 1273    
                             4642 ; 3005 |
                             4643 ; 3006 |#endif //IF (!@def(resources))
                             4644 ; 3007 |
                             4645 
                             4647 
                             4648 ; 14   |#include "buttons.h"
                             4649 
                             4651 
                             4652 ; 1    |#ifndef _BUTTONS_H
                             4653 ; 2    |#define _BUTTONS_H
                             4654 ; 3    |
                             4655 ; 4    |#include "types.h"
                             4656 
                             4658 
                             4659 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4660 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4661 ; 3    |//
                             4662 ; 4    |// Filename: types.h
                             4663 ; 5    |// Description: Standard data types
                             4664 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4665 ; 7    |
                             4666 ; 8    |#ifndef _TYPES_H
                             4667 ; 9    |#define _TYPES_H
                             4668 ; 10   |
                             4669 ; 11   |// TODO:  move this outta here!
                             4670 ; 12   |#if !defined(NOERROR)
                             4671 ; 13   |#define NOERROR 0
                             4672 ; 14   |#define SUCCESS 0
                             4673 ; 15   |#endif 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  77

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4674 ; 16   |#if !defined(SUCCESS)
                             4675 ; 17   |#define SUCCESS  0
                             4676 ; 18   |#endif
                             4677 ; 19   |#if !defined(ERROR)
                             4678 ; 20   |#define ERROR   -1
                             4679 ; 21   |#endif
                             4680 ; 22   |#if !defined(FALSE)
                             4681 ; 23   |#define FALSE 0
                             4682 ; 24   |#endif
                             4683 ; 25   |#if !defined(TRUE)
                             4684 ; 26   |#define TRUE  1
                             4685 ; 27   |#endif
                             4686 ; 28   |
                             4687 ; 29   |#if !defined(NULL)
                             4688 ; 30   |#define NULL 0
                             4689 ; 31   |#endif
                             4690 ; 32   |
                             4691 ; 33   |#define MAX_INT     0x7FFFFF
                             4692 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4693 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             4694 ; 36   |#define MAX_ULONG   (-1) 
                             4695 ; 37   |
                             4696 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4697 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             4698 ; 40   |
                             4699 ; 41   |
                             4700 ; 42   |#define BYTE    unsigned char       // btVarName
                             4701 ; 43   |#define CHAR    signed char         // cVarName
                             4702 ; 44   |#define USHORT  unsigned short      // usVarName
                             4703 ; 45   |#define SHORT   unsigned short      // sVarName
                             4704 ; 46   |#define WORD    unsigned int        // wVarName
                             4705 ; 47   |#define INT     signed int          // iVarName
                             4706 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4707 ; 49   |#define LONG    signed long         // lVarName
                             4708 ; 50   |#define BOOL    unsigned int        // bVarName
                             4709 ; 51   |#define FRACT   _fract              // frVarName
                             4710 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             4711 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4712 ; 54   |#define FLOAT   float               // fVarName
                             4713 ; 55   |#define DBL     double              // dVarName
                             4714 ; 56   |#define ENUM    enum                // eVarName
                             4715 ; 57   |#define CMX     _complex            // cmxVarName
                             4716 ; 58   |typedef WORD UCS3;                   // 
                             4717 ; 59   |
                             4718 ; 60   |#define UINT16  unsigned short
                             4719 ; 61   |#define UINT8   unsigned char   
                             4720 ; 62   |#define UINT32  unsigned long
                             4721 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4722 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4723 ; 65   |#define WCHAR   UINT16
                             4724 ; 66   |
                             4725 ; 67   |//UINT128 is 16 bytes or 6 words
                             4726 ; 68   |typedef struct UINT128_3500 {   
                             4727 ; 69   |    int val[6];     
                             4728 ; 70   |} UINT128_3500;
                             4729 ; 71   |
                             4730 ; 72   |#define UINT128   UINT128_3500
                             4731 ; 73   |
                             4732 ; 74   |// Little endian word packed byte strings:   
                             4733 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  78

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4734 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4735 ; 77   |// Little endian word packed byte strings:   
                             4736 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4737 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4738 ; 80   |
                             4739 ; 81   |// Declare Memory Spaces To Use When Coding
                             4740 ; 82   |// A. Sector Buffers
                             4741 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             4742 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             4743 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             4744 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             4745 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             4746 ; 88   |// B. Media DDI Memory
                             4747 ; 89   |#define MEDIA_DDI_MEM _Y
                             4748 ; 90   |
                             4749 ; 91   |
                             4750 ; 92   |
                             4751 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             4752 ; 94   |// Examples of circular pointers:
                             4753 ; 95   |//    INT CIRC cpiVarName
                             4754 ; 96   |//    DWORD CIRC cpdwVarName
                             4755 ; 97   |
                             4756 ; 98   |#define RETCODE INT                 // rcVarName
                             4757 ; 99   |
                             4758 ; 100  |// generic bitfield structure
                             4759 ; 101  |struct Bitfield {
                             4760 ; 102  |    unsigned int B0  :1;
                             4761 ; 103  |    unsigned int B1  :1;
                             4762 ; 104  |    unsigned int B2  :1;
                             4763 ; 105  |    unsigned int B3  :1;
                             4764 ; 106  |    unsigned int B4  :1;
                             4765 ; 107  |    unsigned int B5  :1;
                             4766 ; 108  |    unsigned int B6  :1;
                             4767 ; 109  |    unsigned int B7  :1;
                             4768 ; 110  |    unsigned int B8  :1;
                             4769 ; 111  |    unsigned int B9  :1;
                             4770 ; 112  |    unsigned int B10 :1;
                             4771 ; 113  |    unsigned int B11 :1;
                             4772 ; 114  |    unsigned int B12 :1;
                             4773 ; 115  |    unsigned int B13 :1;
                             4774 ; 116  |    unsigned int B14 :1;
                             4775 ; 117  |    unsigned int B15 :1;
                             4776 ; 118  |    unsigned int B16 :1;
                             4777 ; 119  |    unsigned int B17 :1;
                             4778 ; 120  |    unsigned int B18 :1;
                             4779 ; 121  |    unsigned int B19 :1;
                             4780 ; 122  |    unsigned int B20 :1;
                             4781 ; 123  |    unsigned int B21 :1;
                             4782 ; 124  |    unsigned int B22 :1;
                             4783 ; 125  |    unsigned int B23 :1;
                             4784 ; 126  |};
                             4785 ; 127  |
                             4786 ; 128  |union BitInt {
                             4787 ; 129  |        struct Bitfield B;
                             4788 ; 130  |        int        I;
                             4789 ; 131  |};
                             4790 ; 132  |
                             4791 ; 133  |#define MAX_MSG_LENGTH 10
                             4792 ; 134  |struct CMessage
                             4793 ; 135  |{
                             4794 ; 136  |        unsigned int m_uLength;
                             4795 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  79

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4796 ; 138  |};
                             4797 ; 139  |
                             4798 ; 140  |typedef struct {
                             4799 ; 141  |    WORD m_wLength;
                             4800 ; 142  |    WORD m_wMessage;
                             4801 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4802 ; 144  |} Message;
                             4803 ; 145  |
                             4804 ; 146  |struct MessageQueueDescriptor
                             4805 ; 147  |{
                             4806 ; 148  |        int *m_pBase;
                             4807 ; 149  |        int m_iModulo;
                             4808 ; 150  |        int m_iSize;
                             4809 ; 151  |        int *m_pHead;
                             4810 ; 152  |        int *m_pTail;
                             4811 ; 153  |};
                             4812 ; 154  |
                             4813 ; 155  |struct ModuleEntry
                             4814 ; 156  |{
                             4815 ; 157  |    int m_iSignaledEventMask;
                             4816 ; 158  |    int m_iWaitEventMask;
                             4817 ; 159  |    int m_iResourceOfCode;
                             4818 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4819 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             4820 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4821 ; 163  |    int m_uTimeOutHigh;
                             4822 ; 164  |    int m_uTimeOutLow;
                             4823 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4824 ; 166  |};
                             4825 ; 167  |
                             4826 ; 168  |union WaitMask{
                             4827 ; 169  |    struct B{
                             4828 ; 170  |        unsigned int m_bNone     :1;
                             4829 ; 171  |        unsigned int m_bMessage  :1;
                             4830 ; 172  |        unsigned int m_bTimer    :1;
                             4831 ; 173  |        unsigned int m_bButton   :1;
                             4832 ; 174  |    } B;
                             4833 ; 175  |    int I;
                             4834 ; 176  |} ;
                             4835 ; 177  |
                             4836 ; 178  |
                             4837 ; 179  |struct Button {
                             4838 ; 180  |        WORD wButtonEvent;
                             4839 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4840 ; 182  |};
                             4841 ; 183  |
                             4842 ; 184  |struct Message {
                             4843 ; 185  |        WORD wMsgLength;
                             4844 ; 186  |        WORD wMsgCommand;
                             4845 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4846 ; 188  |};
                             4847 ; 189  |
                             4848 ; 190  |union EventTypes {
                             4849 ; 191  |        struct CMessage msg;
                             4850 ; 192  |        struct Button Button ;
                             4851 ; 193  |        struct Message Message;
                             4852 ; 194  |};
                             4853 ; 195  |
                             4854 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4855 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4856 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  80

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4857 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4858 ; 200  |
                             4859 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             4860 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4861 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4862 ; 204  |
                             4863 ; 205  |#if DEBUG
                             4864 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4865 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             4866 ; 208  |#else 
                             4867 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             4868 ; 210  |#define DebugBuildAssert(x)    
                             4869 ; 211  |#endif
                             4870 ; 212  |
                             4871 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4872 ; 214  |//  #pragma asm
                             4873 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4874 ; 216  |//  #pragma endasm
                             4875 ; 217  |
                             4876 ; 218  |
                             4877 ; 219  |#ifdef COLOR_262K
                             4878 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             4879 ; 221  |#elif defined(COLOR_65K)
                             4880 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             4881 ; 223  |#else
                             4882 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             4883 ; 225  |#endif
                             4884 ; 226  |    
                             4885 ; 227  |#endif // #ifndef _TYPES_H
                             4886 
                             4888 
                             4889 ; 5    |
                             4890 ; 6    |//These must match the definintions in buttondefs.inc, otherwise the button presses will t
                                  rigger
                             4891 ; 7    |//unexpected events.
                             4892 ; 8    |
                             4893 ; 9    |#define PR_RW           0
                             4894 ; 10   |#define PH_RW                   1
                             4895 ; 11   |#define PR_FF           2
                             4896 ; 12   |#define PH_FF           3
                             4897 ; 13   |#define PR_MENU         4
                             4898 ; 14   |#define PH_MENU         5
                             4899 ; 15   |#define PR_RV           6
                             4900 ; 16   |#define PH_RV           7
                             4901 ; 17   |#define PR_PLAY                 8
                             4902 ; 18   |#define PH_PLAY         9
                             4903 ; 19   |#define PR_HOLD         10
                             4904 ; 20   |#define PH_HOLD         11
                             4905 ; 21   |#define PR_VOL_DOWN     12
                             4906 ; 22   |#define PR_VOL_UP       13
                             4907 ; 23   |
                             4908 ; 24   |
                             4909 ; 25   |
                             4910 ; 26   |
                             4911 ; 27   |#define PH_VOL_DOWN     14
                             4912 ; 28   |#define PH_VOL_UP       15
                             4913 ; 29   |#define PR_MODE         24
                             4914 ; 30   |#define PR_STOP                 25
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  81

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4915 ; 31   |#define PH_STOP         26
                             4916 ; 32   |#define PR_RECORD      27
                             4917 ; 33   |#define PH_RECORD       28
                             4918 ; 34   |#define PR_AB           33
                             4919 ; 35   |#define PR_ERASE        34
                             4920 ; 36   |#define PH_ERASE        35
                             4921 ; 37   |#define PR_EQ           36
                             4922 ; 38   |#define PH_EQ       37
                             4923 ; 39   |
                             4924 ; 40   |
                             4925 ; 41   |
                             4926 ; 42   |
                             4927 ; 43   |extern WORD g_wLastButton;
                             4928 ; 44   |
                             4929 ; 45   |#endif //_BUTTONS_H
                             4930 
                             4932 
                             4933 ; 15   |#include "settingsmenu.h"
                             4934 
                             4936 
                             4937 ; 1    |#ifndef _SETTINGS_MENU_H
                             4938 ; 2    |#define _SETTINGS_MENU_H
                             4939 ; 3    |
                             4940 ; 4    |// menus in settings menu
                             4941 ; 5    |// defines order of selection
                             4942 ; 6    |#define SETTINGSMENU_FIRST  0
                             4943 ; 7    |
                             4944 ; 8    |enum _MENUSETTING_ID
                             4945 ; 9    |{
                             4946 ; 10   |MENU_EQ = 0,
                             4947 ; 11   |MENU_PLAYMODE,
                             4948 ; 12   |MENU_CONTRAST,
                             4949 ; 13   |MENU_PWRSAVINGS,
                             4950 ; 14   |#ifdef BACKLIGHT
                             4951 ; 15   |MENU_BACKLIGHT,
                             4952 ; 16   |#endif
                             4953 ; 17   |MENU_RECORD_SETTINGS,
                             4954 ; 18   |MENU_SET_TIME,
                             4955 ; 19   |MENU_SET_DATE,
                             4956 ; 20   | #ifdef WOW
                             4957 ; 21   |MENU_WOW,
                             4958 ; 22   | #endif
                             4959 ; 23   |MENU_SETTINGS_EXIT
                             4960 ; 24   |#ifndef BACKLIGHT
                             4961 ; 25   |,MENU_BACKLIGHT
                             4962 ; 26   |#endif
                             4963 ; 27   |};
                             4964 ; 28   |
                             4965 ; 29   |#define SETTINGSMENU_LAST   MENU_SETTINGS_EXIT
                             4966 ; 30   |#define SETTINGSMENU_COUNT  (SETTINGSMENU_LAST+1)
                             4967 ; 31   |        
                             4968 ; 32   |#ifdef S6B33B0A_LCD
                             4969 ; 33   |#define SETTINGSMENU_PAGE1_COUNT        SETTINGSMENU_COUNT
                             4970 ; 34   |#endif
                             4971 ; 35   |
                             4972 ; 36   |#ifdef SED15XX_LCD
                             4973 ; 37   |#define SETTINGSMENU_PAGE1_COUNT        4
                             4974 ; 38   |#endif
                             4975 ; 39   |
                             4976 ; 40   |#endif
                             4977 
                             4979 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  82

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4980 ; 16   |#include "display.h"
                             4981 
                             4983 
                             4984 ; 1    |#ifndef _DISPLAY_H
                             4985 ; 2    |#define _DISPLAY_H
                             4986 ; 3    |
                             4987 ; 4    |//Display bits
                             4988 ; 5    |#define DISPLAY_CLEAR_DISPLAY_BITPOS        0
                             4989 ; 6    |
                             4990 ; 7    |#define DISPLAY_ENCODER_TRACK_TIME_BITPOS   1
                             4991 ; 8    |#define DISPLAY_ENCODER_TRACK_NAME_BITPOS   2
                             4992 ; 9    |#define DISPLAY_RECORD_MODE_BITPOS          3
                             4993 ; 10   |
                             4994 ; 11   |//This bit (DISPLAY_MISC_BITPOS) is set to allow DisplayHints to be non zero, but does not
                                   map
                             4995 ; 12   |//to anything in UpdateDisplay();  (meant to be used to indicate that specific
                             4996 ; 13   |//things that are specific for that menu.
                             4997 ; 14   |#define DISPLAY_MISC_BITPOS                 4
                             4998 ; 15   |
                             4999 ; 16   |#define DISPLAY_FMTUNER_FREQUENCY           5
                             5000 ; 17   |#define DISPLAY_FMTUNER_PRESET              6
                             5001 ; 18   |#define DISPLAY_FMTUNER_STRENGTH            7
                             5002 ; 19   |
                             5003 ; 20   |#define DISPLAY_PLAYSTATE_BITPOS             9
                             5004 ; 21   |#define DISPLAY_AB_ICON_BITPOS              10
                             5005 ; 22   |#define DISPLAY_PLAYMODE_BITPOS             11
                             5006 ; 23   |#define DISPLAY_PLAYSET_BITPOS              12
                             5007 ; 24   |
                             5008 ; 25   |//Playback info
                             5009 ; 26   |#define DISPLAY_EQ_BITPOS                   13
                             5010 ; 27   |#define DISPLAY_VOLUME_BITPOS               14
                             5011 ; 28   |
                             5012 ; 29   |//Track Info
                             5013 ; 30   |#define DISPLAY_SONGARTISTALBUM_BITPOS      15
                             5014 ; 31   |#define DISPLAY_SONGTITLE_BITPOS            16
                             5015 ; 32   |#define DISPLAY_CURRENTTRACK_BITPOS         17
                             5016 ; 33   |#define DISPLAY_TRACKTIME_BITPOS            18
                             5017 ; 34   |#define DISPLAY_TOTALTRACKTIME_BITPOS        8
                             5018 ; 35   |#define DISPLAY_BITRATE_BITPOS              19
                             5019 ; 36   |
                             5020 ; 37   |//Device status info
                             5021 ; 38   |#define DISPLAY_LOCK_BITPOS                 20
                             5022 ; 39   |#define DISPLAY_DISK_BITPOS                 21
                             5023 ; 40   |#define DISPLAY_BATTERY_BITPOS              22
                             5024 ; 41   |#define DISPLAY_ALBUMART_BITPOS              23
                             5025 ; 42   |
                             5026 ; 43   |#ifdef PLAYER_STRESS
                             5027 ; 44   |// this may not work since album art uses bit 23 so we may need a new word variable for th
                                  is player stress test bit below.
                             5028 ; 45   |#define DISPLAY_STRESSTEST_BITPOS            23
                             5029 ; 46   |#endif
                             5030 ; 47   |
                             5031 ; 48   |
                             5032 ; 49   |union DisplayHints
                             5033 ; 50   |{
                             5034 ; 51   |    struct {
                             5035 ; 52   |        int ClearDisplay        :1;//0
                             5036 ; 53   |        int EncoderTrackTime    :1;//1
                             5037 ; 54   |        int EncoderTrackName    :1;//2
                             5038 ; 55   |        int RecordMode          :1;//3
                             5039 ; 56   |        int Misc                :1;//4
                             5040 ; 57   |        int FMTunerFrequency    :1;//5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  83

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5041 ; 58   |        int FMTunerPreset       :1;//6
                             5042 ; 59   |        int FMTunerStrength     :1;//7
                             5043 ; 60   |        int TotalTrackTime      :1;//8
                             5044 ; 61   |        int PlayState           :1;//9
                             5045 ; 62   |        int ABIcon              :1;//10
                             5046 ; 63   |        int PlayMode            :1;//11
                             5047 ; 64   |        int PlaySet             :1;//12
                             5048 ; 65   |        int EQ                  :1;//13
                             5049 ; 66   |        int Volume              :1;//14
                             5050 ; 67   |        int SongArtistAlbum     :1;//15
                             5051 ; 68   |        int SongTitle           :1;//16
                             5052 ; 69   |        int CurrentTrack        :1;//17
                             5053 ; 70   |        int TrackTime           :1;//18
                             5054 ; 71   |        int Bitrate             :1;//19
                             5055 ; 72   |        int LockIcon            :1;//20
                             5056 ; 73   |        int Disk                :1;//21
                             5057 ; 74   |        int Battery             :1;//22
                             5058 ; 75   |#ifdef PLAYER_STRESS
                             5059 ; 76   |        int StressTest         :1;//23  // this might not work since bit 23 is already tak
                                  en by album art. 23 is last bit in word.
                             5060 ; 77   |#else
                             5061 ; 78   |        int AlbumArt            :1;//23
                             5062 ; 79   |#endif
                             5063 ; 80   |    } bits;
                             5064 ; 81   |    WORD I;
                             5065 ; 82   |};
                             5066 ; 83   |
                             5067 ; 84   |// setup default display for all menus
                             5068 ; 85   |// can be adjusted in each menus as required.
                             5069 ; 86   |#define COMMON_DISPLAY_ALL  (\ 
                             5070 ; 87   |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5071 ; 88   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5072 ; 89   |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5073 ; 90   |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5074 ; 91   |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5075 ; 92   |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5076 ; 93   |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5077 ; 94   |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5078 ; 95   |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5079 ; 96   |                                )
                             5080 ; 97   |
                             5081 ; 98   |#define SPECTROGRAM_MENU_DISPLAY_ALL  (\ 
                             5082 ; 99   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5083 ; 100  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5084 ; 101  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5085 ; 102  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5086 ; 103  |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5087 ; 104  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5088 ; 105  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5089 ; 106  |                                )
                             5090 ; 107  |
                             5091 ; 108  |//-----------------------------------------------
                             5092 ; 109  |#ifdef JPEG_ALBUM_ART
                             5093 ; 110  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_ALBUMART_BITPOS)
                             5094 ; 111  |#else
                             5095 ; 112  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (0)
                             5096 ; 113  |#endif
                             5097 ; 114  |
                             5098 ; 115  |#ifdef PLAYER_STRESS
                             5099 ; 116  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_STRESSTEST_BITPOS)
                             5100 ; 117  |#else
                             5101 ; 118  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (0)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  84

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5102 ; 119  |#endif
                             5103 ; 120  |
                             5104 ; 121  |
                             5105 ; 122  |#define MUSIC_MENU_DISPLAY_ALL  (\ 
                             5106 ; 123  |                                (COMMON_DISPLAY_ALL)|\ 
                             5107 ; 124  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5108 ; 125  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5109 ; 126  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5110 ; 127  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5111 ; 128  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5112 ; 129  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5113 ; 130  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5114 ; 131  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)\ 
                             5115 ; 132  |                                )
                             5116 ; 133  |
                             5117 ; 134  |#define MUSIC_MENU_DISPLAY_NEW_TRACK (\ 
                             5118 ; 135  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5119 ; 136  |                                (PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE)|\ 
                             5120 ; 137  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5121 ; 138  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5122 ; 139  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5123 ; 140  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5124 ; 141  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5125 ; 142  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5126 ; 143  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5127 ; 144  |                                (1<<DISPLAY_PLAYSET_BITPOS)\ 
                             5128 ; 145  |                                )
                             5129 ; 146  |//-----------------------------------------------
                             5130 ; 147  |
                             5131 ; 148  |
                             5132 ; 149  |#define MVIDEO_MENU_DISPLAY_ALL ((1<<DISPLAY_CURRENTTRACK_BITPOS)|(1<<DISPLAY_SONGTITLE_BI
                                  TPOS))
                             5133 ; 150  |
                             5134 ; 151  |
                             5135 ; 152  |#define VOICE_MENU_DISPLAY_ALL  (\ 
                             5136 ; 153  |                                COMMON_DISPLAY_ALL|\ 
                             5137 ; 154  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5138 ; 155  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5139 ; 156  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5140 ; 157  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5141 ; 158  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5142 ; 159  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5143 ; 160  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5144 ; 161  |                                (1<<DISPLAY_TRACKTIME_BITPOS)\ 
                             5145 ; 162  |                                )
                             5146 ; 163  |
                             5147 ; 164  |
                             5148 ; 165  |#define RECORDING_DISPLAY_ALL   (\ 
                             5149 ; 166  |                                COMMON_DISPLAY_ALL|\ 
                             5150 ; 167  |                                (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5151 ; 168  |                                (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             5152 ; 169  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5153 ; 170  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5154 ; 171  |                                (1<<DISPLAY_RECORD_MODE_BITPOS)\ 
                             5155 ; 172  |                                )
                             5156 ; 173  |
                             5157 ; 174  |#ifdef USE_PLAYLIST3
                             5158 ; 175  |#define BROWSE_MENU_DISPLAY_ALL  (\ 
                             5159 ; 176  |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5160 ; 177  |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5161 ; 178  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5162 ; 179  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  85

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5163 ; 180  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5164 ; 181  |                                )
                             5165 ; 182  |#else
                             5166 ; 183  |#ifdef USE_PLAYLIST5
                             5167 ; 184  |#if 0
                             5168 ; 185  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             5169 ; 186  |                                 COMMON_DISPLAY_ALL|\ 
                             5170 ; 187  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5171 ; 188  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5172 ; 189  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5173 ; 190  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5174 ; 191  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5175 ; 192  |                                )
                             5176 ; 193  |#else
                             5177 ; 194  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             5178 ; 195  |                                 COMMON_DISPLAY_ALL|\ 
                             5179 ; 196  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5180 ; 197  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5181 ; 198  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5182 ; 199  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5183 ; 200  |                                )
                             5184 ; 201  |#endif
                             5185 ; 202  |#endif  // #ifdef USE_PLAYLIST5
                             5186 ; 203  |#endif  // #ifdef USE_PLAYLIST3
                             5187 ; 204  |
                             5188 ; 205  |
                             5189 ; 206  |
                             5190 ; 207  |#define MAIN_MENU_DISPLAY_ALL           (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5191 ; 208  |
                             5192 ; 209  |#define EQ_MENU_DISPLAY_ALL             (\ 
                             5193 ; 210  |                                        COMMON_DISPLAY_ALL|\ 
                             5194 ; 211  |                                        (1<<DISPLAY_EQ_BITPOS)|\ 
                             5195 ; 212  |                                        (1<<DISPLAY_VOLUME_BITPOS)\ 
                             5196 ; 213  |                                        )     // (SDK2.520)
                             5197 ; 214  |
                             5198 ; 215  |#define PM_MENU_DISPLAY_ALL             (COMMON_DISPLAY_ALL|(1<<DISPLAY_PLAYMODE_BITPOS)|(
                                  1<<DISPLAY_MISC_BITPOS))
                             5199 ; 216  |#define PWR_MENU_DISPLAY_ALL            (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5200 ; 217  |#define SETTINGS_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5201 ; 218  |#define JPEG_DISPLAY_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5202 ; 219  |#define DELETE_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5203 ; 220  |#define ABOUT_MENU_DISPLAY_ALL          (COMMON_DISPLAY_ALL)
                             5204 ; 221  |#define ERASE_MENU_DISPLAY_ALL          ((1<<DISPLAY_BATTERY_BITPOS)|(1<<DISPLAY_LOCK_BITP
                                  OS))
                             5205 ; 222  |
                             5206 ; 223  |#define CONTRAST_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5207 ; 224  |
                             5208 ; 225  |#define TIME_DATE_MENU_DISPLAY_ALL      0
                             5209 ; 226  |#define RECORDTEST_DISPLAY_ALL       (\ 
                             5210 ; 227  |                                        (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5211 ; 228  |                                                                        (1<<DISPLAY_ENCODE
                                  R_TRACK_NAME_BITPOS)|\ 
                             5212 ; 229  |                                                                        (1<<DISPLAY_PLAYST
                                  ATE_BITPOS)|\ 
                             5213 ; 230  |                                        (1<<DISPLAY_RECORD_MODE_BITPOS)|\ 
                             5214 ; 231  |                                    (1<<DISPLAY_MISC_BITPOS)\ 
                             5215 ; 232  |                                                                        )
                             5216 ; 233  |
                             5217 ; 234  |#define SPLASH_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5218 ; 235  |// used during track update to force total time update
                             5219 ; 236  |#define AUTOUPDATE              FALSE
                             5220 ; 237  |#define FORCEUPDATE             TRUE
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  86

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5221 ; 238  |
                             5222 ; 239  |
                             5223 ; 240  |// based on font used for title/artist display
                             5224 ; 241  |#define DEFAULT_CHAR_WIDTH  5
                             5225 ; 242  |
                             5226 ; 243  |
                             5227 ; 244  |// LCD dimensions
                             5228 ; 245  |#ifdef LDS514_LCD
                             5229 ; 246  |#define   LCD_SIZE_X       96
                             5230 ; 247  |#define   LCD_SIZE_Y       64
                             5231 ; 248  |#endif
                             5232 ; 249  |
                             5233 ; 250  |#ifdef ILI814_LCD
                             5234 ; 251  |#define   LCD_SIZE_X       96
                             5235 ; 252  |#define   LCD_SIZE_Y       64
                             5236 ; 253  |#endif
                             5237 ; 254  |
                             5238 ; 255  |#ifdef ML9341_LCD
                             5239 ; 256  |#define   LCD_SIZE_X       96
                             5240 ; 257  |#define   LCD_SIZE_Y       96
                             5241 ; 258  |#endif
                             5242 ; 259  |
                             5243 ; 260  |#ifdef SSD1332_LCD
                             5244 ; 261  |#define   LCD_SIZE_X       96
                             5245 ; 262  |#define   LCD_SIZE_Y       64
                             5246 ; 263  |#endif
                             5247 ; 264  |
                             5248 ; 265  |#ifdef S6B33B0A_LCD
                             5249 ; 266  |#define   LCD_SIZE_X       128
                             5250 ; 267  |#define   LCD_SIZE_Y       159
                             5251 ; 268  |#endif
                             5252 ; 269  |
                             5253 ; 270  |#ifdef SED15XX_LCD
                             5254 ; 271  |#define LCD_SIZE_X                      128
                             5255 ; 272  |#define LCD_SIZE_Y                      64
                             5256 ; 273  |#endif
                             5257 ; 274  |
                             5258 ; 275  |#define LCD_SIZE_ROW                     8
                             5259 ; 276  |
                             5260 ; 277  |#define TOP_OF_SCREEN           0
                             5261 ; 278  |#define LEFT_OF_SCREEN          0
                             5262 ; 279  |
                             5263 ; 280  |#ifdef LDS514_LCD
                             5264 ; 281  |#define   SCREEN_WIDTH       96
                             5265 ; 282  |#define   SCREEN_HEIGHT       64
                             5266 ; 283  |#endif
                             5267 ; 284  |
                             5268 ; 285  |#ifdef ILI814_LCD
                             5269 ; 286  |#define   SCREEN_WIDTH       96
                             5270 ; 287  |#define   SCREEN_HEIGHT       64
                             5271 ; 288  |#endif
                             5272 ; 289  |
                             5273 ; 290  |#ifdef ML9341_LCD
                             5274 ; 291  |#define   SCREEN_WIDTH       96
                             5275 ; 292  |#define   SCREEN_HEIGHT       96
                             5276 ; 293  |#endif
                             5277 ; 294  |
                             5278 ; 295  |#ifdef SSD1332_LCD
                             5279 ; 296  |#define   SCREEN_WIDTH       96
                             5280 ; 297  |#define   SCREEN_HEIGHT       64
                             5281 ; 298  |#endif
                             5282 ; 299  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  87

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5283 ; 300  |#ifdef S6B33B0A_LCD
                             5284 ; 301  |#define   SCREEN_WIDTH       128
                             5285 ; 302  |#define   SCREEN_HEIGHT       159
                             5286 ; 303  |#endif
                             5287 ; 304  |
                             5288 ; 305  |#ifdef SED15XX_LCD
                             5289 ; 306  |#define SCREEN_WIDTH            128
                             5290 ; 307  |#define SCREEN_HEIGHT           64
                             5291 ; 308  |#endif
                             5292 ; 309  |
                             5293 ; 310  |#define CHAR_SIZE_X             6
                             5294 ; 311  |#define CHAR_SIZE_Y             8
                             5295 ; 312  |
                             5296 ; 313  |// Physical rows are numbered from 0 to LCD_SIZE_Y/LCD_SIZE_ROW
                             5297 ; 314  |#define LCD_FIRST_ROW_NUM                1
                             5298 ; 315  |#define LCD_FIRST_ROW_POS_Y=LCD_FIRST_ROW_NUM*LCD_SIZE_ROW  // skipping the first row
                             5299 ; 316  |
                             5300 ; 317  |// Top row in order from left to right
                             5301 ; 318  |#define PLAY_STATE_ICON_X_POS   LEFT_OF_SCREEN+0
                             5302 ; 319  |#define PLAY_STATE_ICON_Y_POS   TOP_OF_SCREEN+0
                             5303 ; 320  |#define PLAY_STATE_ICON_X_SIZE  12
                             5304 ; 321  |#define PLAY_STATE_ICON_Y_SIZE  8
                             5305 ; 322  |
                             5306 ; 323  |#define REPEAT_ICON_X_POS       LEFT_OF_SCREEN+13
                             5307 ; 324  |#define REPEAT_ICON_Y_POS       TOP_OF_SCREEN+0
                             5308 ; 325  |#define REPEAT_ICON_X_SIZE      12
                             5309 ; 326  |#define REPEAT_ICON_Y_SIZE      8
                             5310 ; 327  |
                             5311 ; 328  |#define SHUFFLE_ICON_X_POS      LEFT_OF_SCREEN+25
                             5312 ; 329  |#define SHUFFLE_ICON_Y_POS      TOP_OF_SCREEN+0
                             5313 ; 330  |#define SHUFFLE_ICON_X_SIZE     5     // includes white space on left side of .bmp
                             5314 ; 331  |#define SHUFFLE_ICON_Y_SIZE     8
                             5315 ; 332  |
                             5316 ; 333  |#define AB_ICON_X_POS           LEFT_OF_SCREEN+31
                             5317 ; 334  |#define AB_ICON_Y_POS           TOP_OF_SCREEN+0
                             5318 ; 335  |#define AB_ICON_X_SIZE          12
                             5319 ; 336  |#define AB_ICON_Y_SIZE          8
                             5320 ; 337  |
                             5321 ; 338  |#ifdef  AUDIBLE
                             5322 ; 339  |#define SECNAV_ICON_X_POS       LEFT_OF_SCREEN+31
                             5323 ; 340  |#define SECNAV_ICON_Y_POS       TOP_OF_SCREEN+0
                             5324 ; 341  |#define SECNAV_ICON_X_SIZE      12
                             5325 ; 342  |#define SECNAV_ICON_Y_SIZE      8
                             5326 ; 343  |#endif
                             5327 ; 344  |
                             5328 ; 345  |#define EQ_ICON_X_POS           LEFT_OF_SCREEN+44
                             5329 ; 346  |#define EQ_ICON_Y_POS           TOP_OF_SCREEN+0
                             5330 ; 347  |#define EQ_ICON_X_SIZE          22
                             5331 ; 348  |#define EQ_ICON_Y_SIZE          8
                             5332 ; 349  |
                             5333 ; 350  |#ifdef WOW
                             5334 ; 351  |#define WOW_X_POS               EQ_ICON_X_POS
                             5335 ; 352  |#define WOW_Y_POS               EQ_ICON_Y_POS
                             5336 ; 353  |#endif
                             5337 ; 354  |
                             5338 ; 355  |
                             5339 ; 356  |// Media icon
                             5340 ; 357  |#define DISK_X_POS              LEFT_OF_SCREEN+66
                             5341 ; 358  |#define DISK_Y_POS              TOP_OF_SCREEN
                             5342 ; 359  |#define DISK_X_SIZE             8
                             5343 ; 360  |#define DISK_Y_SIZE             8
                             5344 ; 361  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  88

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5345 ; 362  |// Hold icon
                             5346 ; 363  |#define LOCK_ICON_X_POS         LEFT_OF_SCREEN+73
                             5347 ; 364  |#define LOCK_ICON_Y_POS         TOP_OF_SCREEN
                             5348 ; 365  |#define LOCK_ICON_X_SIZE        8
                             5349 ; 366  |#define LOCK_ICON_Y_SIZE        8
                             5350 ; 367  |
                             5351 ; 368  |#define BATTERY_ICON_X_POS      LEFT_OF_SCREEN+110
                             5352 ; 369  |#define BATTERY_ICON_Y_POS      TOP_OF_SCREEN+0
                             5353 ; 370  |#define BATTERY_ICON_X_SIZE     16
                             5354 ; 371  |#define BATTERY_ICON_Y_SIZE     8
                             5355 ; 372  |#define BATTERY_RESOURCE        RSRC_BATTERY_00
                             5356 ; 373  |
                             5357 ; 374  |// Second row from left to right
                             5358 ; 375  |#define VOLUME_ICON_X_POS       LEFT_OF_SCREEN+0
                             5359 ; 376  |#define VOLUME_ICON_Y_POS       TOP_OF_SCREEN+8
                             5360 ; 377  |#define VOLUME_ICON_X_SIZE      48
                             5361 ; 378  |#define VOLUME_ICON_Y_SIZE      8
                             5362 ; 379  |#define VOLUME_RESOURCE         RSRC_ICON_VOL_00
                             5363 ; 380  |#define VOLUME_NUM_ICONS        27
                             5364 ; 381  |
                             5365 ; 382  |#define PLAYSET_X_POS           SCREEN_WIDTH-8
                             5366 ; 383  |#define PLAYSET_Y_POS           TOP_OF_SCREEN+8
                             5367 ; 384  |
                             5368 ; 385  |//Lyrics Position
                             5369 ; 386  |#define LYRICS_DISPLAY_X_POS    LEFT_OF_SCREEN
                             5370 ; 387  |#define LYRICS_DISPLAY_Y_POS    TOP_OF_SCREEN+16
                             5371 ; 388  |#define LYRICS_DISPLAY_HEIGHT           10
                             5372 ; 389  |
                             5373 ; 390  |// Music menu
                             5374 ; 391  |#define SONG_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5375 ; 392  |#define SONG_TITLE_Y_POS        TOP_OF_SCREEN+16
                             5376 ; 393  |#define SONG_TITLE_X_SIZE       SCREEN_WIDTH
                             5377 ; 394  |#define SONG_TITLE_Y_SIZE       10
                             5378 ; 395  |
                             5379 ; 396  |#define SONG_ARTIST_X_POS       LEFT_OF_SCREEN
                             5380 ; 397  |#define SONG_ARTIST_Y_POS       TOP_OF_SCREEN+26
                             5381 ; 398  |#define SONG_ARTIST_X_SIZE      SCREEN_WIDTH
                             5382 ; 399  |#define SONG_ARTIST_Y_SIZE      10
                             5383 ; 400  |
                             5384 ; 401  |#define SONG_ALBUM_X_POS       LEFT_OF_SCREEN
                             5385 ; 402  |#define SONG_ALBUM_Y_POS       TOP_OF_SCREEN+36
                             5386 ; 403  |#define SONG_ALBUM_X_SIZE      SCREEN_WIDTH
                             5387 ; 404  |#define SONG_ALBUM_Y_SIZE      10
                             5388 ; 405  |
                             5389 ; 406  |#ifdef USE_PLAYLIST5
                             5390 ; 407  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+28
                             5391 ; 408  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             5392 ; 409  |#define TRACK_NUMBER_X_SIZE     6*4
                             5393 ; 410  |#define TRACK_NUMBER_Y_SIZE     8
                             5394 ; 411  |
                             5395 ; 412  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             5396 ; 413  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             5397 ; 414  |#define TRACK_COUNT_X_SIZE      6*4
                             5398 ; 415  |#define TRACK_COUNT_Y_SIZE      8
                             5399 ; 416  |
                             5400 ; 417  |#define TRACK_DIVIDE_X TRACK_NUMBER_X_POS+TRACK_COUNT_X_SIZE + 2
                             5401 ; 418  |#else
                             5402 ; 419  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+34
                             5403 ; 420  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             5404 ; 421  |#define TRACK_NUMBER_X_SIZE     6*3
                             5405 ; 422  |#define TRACK_NUMBER_Y_SIZE     8
                             5406 ; 423  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  89

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5407 ; 424  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             5408 ; 425  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             5409 ; 426  |#define TRACK_COUNT_X_SIZE      6*3
                             5410 ; 427  |#define TRACK_COUNT_Y_SIZE      8
                             5411 ; 428  |
                             5412 ; 429  |#define TRACK_DIVIDE_X  TRACK_NUMBER_X_POS+24
                             5413 ; 430  |#endif
                             5414 ; 431  |
                             5415 ; 432  |
                             5416 ; 433  |#define TRACK_CURR_TIME_X_POS       LEFT_OF_SCREEN+28
                             5417 ; 434  |#define TRACK_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             5418 ; 435  |#define TRACK_CURR_TIME_X_SIZE      25
                             5419 ; 436  |#define TRACK_CURR_TIME_Y_SIZE      8
                             5420 ; 437  |
                             5421 ; 438  |#define TRACK_SLASH_X_SIZE          5
                             5422 ; 439  |#define TRACK_SLASH_X_POS           TRACK_TOTAL_TIME_X_POS-TRACK_SLASH_X_SIZE
                             5423 ; 440  |#define TRACK_SLASH_Y_POS           TRACK_CURR_TIME_Y_POS
                             5424 ; 441  |
                             5425 ; 442  |#define TRACK_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+60
                             5426 ; 443  |#define TRACK_TOTAL_TIME_Y_POS      TRACK_CURR_TIME_Y_POS
                             5427 ; 444  |#define TRACK_TOTAL_TIME_X_SIZE     28
                             5428 ; 445  |#define TRACK_TOTAL_TIME_Y_SIZE     8
                             5429 ; 446  |
                             5430 ; 447  |#define VBR_FLAG_X_POS      LEFT_OF_SCREEN+80
                             5431 ; 448  |#define VBR_FLAG_Y_POS      8
                             5432 ; 449  |#define VBR_FLAG_X_SIZE     20
                             5433 ; 450  |#define VBR_FLAG_Y_SIZE     8
                             5434 ; 451  |#ifdef JPEG_ALBUM_ART
                             5435 ; 452  |// Album art display parameters:
                             5436 ; 453  |#define ALBUM_ART_X_POS         TOP_OF_SCREEN
                             5437 ; 454  |#define ALBUM_ART_Y_POS         80
                             5438 ; 455  |#define ALBUM_ART_X_SIZE        SCREEN_WIDTH
                             5439 ; 456  |#define ALBUM_ART_Y_SIZE        (SCREEN_HEIGHT-ALBUM_ART_Y_POS)
                             5440 ; 457  |#endif
                             5441 ; 458  |
                             5442 ; 459  |// Recording Display
                             5443 ; 460  |#define REC_CURR_TIME_X_POS       LEFT_OF_SCREEN
                             5444 ; 461  |#define REC_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             5445 ; 462  |#define REC_CURR_TIME_X_SIZE      12
                             5446 ; 463  |#define REC_CURR_TIME_Y_SIZE      8
                             5447 ; 464  |
                             5448 ; 465  |#define REC_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+45
                             5449 ; 466  |#define REC_TOTAL_TIME_Y_POS      TOP_OF_SCREEN+48
                             5450 ; 467  |#define REC_TOTAL_TIME_X_SIZE     28
                             5451 ; 468  |#define REC_TOTAL_TIME_Y_SIZE     8
                             5452 ; 469  |
                             5453 ; 470  |// Playback Display with hours added.
                             5454 ; 471  |#ifdef LDS514_LCD
                             5455 ; 472  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5456 ; 473  |#endif
                             5457 ; 474  |
                             5458 ; 475  |#ifdef ILI814_LCD
                             5459 ; 476  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5460 ; 477  |#endif
                             5461 ; 478  |
                             5462 ; 479  |#ifdef ML9341_LCD
                             5463 ; 480  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5464 ; 481  |#endif
                             5465 ; 482  |
                             5466 ; 483  |#ifdef SSD1332_LCD
                             5467 ; 484  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5468 ; 485  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  90

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5469 ; 486  |
                             5470 ; 487  |#ifdef S6B33B0A_LCD
                             5471 ; 488  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5472 ; 489  |#endif
                             5473 ; 490  |
                             5474 ; 491  |#ifdef SED15XX_LCD
                             5475 ; 492  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5476 ; 493  |#endif
                             5477 ; 494  |
                             5478 ; 495  |#define HR_TRACK_CURR_TIME_Y_POS        TOP_OF_SCREEN+48
                             5479 ; 496  |#define HR_TRACK_CURR_TIME_X_SIZE       28
                             5480 ; 497  |#define HR_TRACK_CURR_TIME_Y_SIZE       8
                             5481 ; 498  |
                             5482 ; 499  |#define HR_TRACK_TOTAL_TIME_X_POS       LEFT_OF_SCREEN+59
                             5483 ; 500  |#define HR_TRACK_TOTAL_TIME_Y_POS       TRACK_CURR_TIME_Y_POS
                             5484 ; 501  |#define HR_TRACK_TOTAL_TIME_X_SIZE      28
                             5485 ; 502  |#define HR_TRACK_TOTAL_TIME_Y_SIZE      8
                             5486 ; 503  |
                             5487 ; 504  |//Clear entire Track Time when song changes.
                             5488 ; 505  |#define CLR_TRACK_TIME_X_POS            LEFT_OF_SCREEN
                             5489 ; 506  |#define CLR_TRACK_TIME_Y_POS            TRACK_CURR_TIME_Y_POS
                             5490 ; 507  |#define CLR_TRACK_TIME_X_SIZE           SCREEN_WIDTH
                             5491 ; 508  |#define CLR_TRACK_TIME_Y_SIZE           8
                             5492 ; 509  |
                             5493 ; 510  |#define HR_TRACK_SLASH_X_SIZE           3
                             5494 ; 511  |#define HR_TRACK_SLASH_X_POS            HR_TRACK_TOTAL_TIME_X_POS-HR_TRACK_SLASH_X_SIZE
                             5495 ; 512  |#define HR_TRACK_SLASH_Y_POS            HR_TRACK_CURR_TIME_Y_POS
                             5496 ; 513  |
                             5497 ; 514  | //DVRWARN
                             5498 ; 515  |#define VOICE_SPACE_WARN_X_POS      LEFT_OF_SCREEN
                             5499 ; 516  |#define VOICE_SPACE_WARN_Y_POS      SONG_TITLE_Y_POS
                             5500 ; 517  |#define VOICE_SPACE_WARN_X_SIZE     93
                             5501 ; 518  |#define VOICE_SPACE_WARN_Y_SIZE     16
                             5502 ; 519  |
                             5503 ; 520  |//Shutdown
                             5504 ; 521  |#define SHUTDOWN_PROGRESS_X_POS     LEFT_OF_SCREEN+24
                             5505 ; 522  |#define SHUTDOWN_PROGRESS_Y_POS     TOP_OF_SCREEN+32
                             5506 ; 523  |#define SHUTDOWN_PROGRESS_X_SIZE    59
                             5507 ; 524  |#define SHUTDOWN_PROGRESS_Y_SIZE    16
                             5508 ; 525  |#define SHUTDOWN_PROGRESS_RESOURCE  RSRC_PDOWN_STATUS_0
                             5509 ; 526  |
                             5510 ; 527  |#define SHUTDOWN_STRING_X_POS       LEFT_OF_SCREEN+10
                             5511 ; 528  |#define SHUTDOWN_STRING_Y_POS       TOP_OF_SCREEN+16
                             5512 ; 529  |#define SHUTDOWN_STRING_X_SIZE      59
                             5513 ; 530  |#define SHUTDOWN_STRING_Y_SIZE      16
                             5514 ; 531  |#define SHUTDOWN_STRING_RESOURCE    RSRC_PDOWN_HOLD_STRING
                             5515 ; 532  |
                             5516 ; 533  |#define DEFRAGMENT_STRING_X_POS       LEFT_OF_SCREEN+0
                             5517 ; 534  |#define DEFRAGMENT_STRING_Y_POS       TOP_OF_SCREEN+16
                             5518 ; 535  |#define DEFRAGMENT_STRING_X_SIZE      59
                             5519 ; 536  |#define DEFRAGMENT_STRING_Y_SIZE      16
                             5520 ; 537  |#define DEFRAGMENT_STRING_RESOURCE    RSRC_DEFRAGMENT_STORE_STRING
                             5521 ; 538  |
                             5522 ; 539  |
                             5523 ; 540  |//Contrast Display
                             5524 ; 541  |#define CONTRAST_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5525 ; 542  |#define CONTRAST_TITLE_Y_POS        TOP_OF_SCREEN+16
                             5526 ; 543  |
                             5527 ; 544  |#define CONTRAST_X_POS              LEFT_OF_SCREEN+8
                             5528 ; 545  |#define CONTRAST_Y_POS              TOP_OF_SCREEN+32
                             5529 ; 546  |#define CONTRAST_X_SIZE             96
                             5530 ; 547  |#define CONTRAST_Y_SIZE             8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  91

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5531 ; 548  |#define CONTRAST_RESOURCE           RSRC_CONTRAST_LEVEL_0
                             5532 ; 549  |
                             5533 ; 550  |//Backlight Display
                             5534 ; 551  |#define BACKLIGHT_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5535 ; 552  |#define BACKLIGHT_TITLE_Y_POS        TOP_OF_SCREEN+24
                             5536 ; 553  |#define BACKLIGHT_STATE_X_POS        LEFT_OF_SCREEN+0
                             5537 ; 554  |#define BACKLIGHT_STATE_Y_POS        (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             5538 ; 555  |
                             5539 ; 556  |//settings title display
                             5540 ; 557  |#define SETTINGS_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5541 ; 558  |#define SETTINGS_TITLE_Y_POS        TOP_OF_SCREEN+8
                             5542 ; 559  |//jpeg display title display
                             5543 ; 560  |#define JPEG_DISPLAY_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5544 ; 561  |#define JPEG_DISPLAY_TITLE_Y_POS        TOP_OF_SCREEN+8
                             5545 ; 562  |//erase files title display
                             5546 ; 563  |#define ERASE_TITLE_X_POS           LEFT_OF_SCREEN+0
                             5547 ; 564  |#define ERASE_TITLE_Y_POS           TOP_OF_SCREEN+8
                             5548 ; 565  |
                             5549 ; 566  |// Splashscreen
                             5550 ; 567  |#ifdef LDS514_LCD
                             5551 ; 568  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5552 ; 569  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5553 ; 570  |#define SPLASH_SCREEN_X_SIZE        96
                             5554 ; 571  |#define SPLASH_SCREEN_Y_SIZE        64
                             5555 ; 572  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5556 ; 573  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5557 ; 574  |#endif
                             5558 ; 575  |
                             5559 ; 576  |#ifdef ILI814_LCD
                             5560 ; 577  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5561 ; 578  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5562 ; 579  |#define SPLASH_SCREEN_X_SIZE        96
                             5563 ; 580  |#define SPLASH_SCREEN_Y_SIZE        64
                             5564 ; 581  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5565 ; 582  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5566 ; 583  |#endif
                             5567 ; 584  |
                             5568 ; 585  |#ifdef ML9341_LCD
                             5569 ; 586  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5570 ; 587  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5571 ; 588  |#define SPLASH_SCREEN_X_SIZE        96
                             5572 ; 589  |#define SPLASH_SCREEN_Y_SIZE        96
                             5573 ; 590  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5574 ; 591  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5575 ; 592  |#endif
                             5576 ; 593  |
                             5577 ; 594  |#ifdef SSD1332_LCD
                             5578 ; 595  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5579 ; 596  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5580 ; 597  |#define SPLASH_SCREEN_X_SIZE        96
                             5581 ; 598  |#define SPLASH_SCREEN_Y_SIZE        64
                             5582 ; 599  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5583 ; 600  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5584 ; 601  |#endif
                             5585 ; 602  |
                             5586 ; 603  |#ifdef S6B33B0A_LCD
                             5587 ; 604  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5588 ; 605  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN + 16
                             5589 ; 606  |#define SPLASH_SCREEN_X_SIZE        80
                             5590 ; 607  |#define SPLASH_SCREEN_Y_SIZE        48
                             5591 ; 608  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5592 ; 609  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  92

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5593 ; 610  |#endif
                             5594 ; 611  |
                             5595 ; 612  |#ifdef SED15XX_LCD
                             5596 ; 613  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5597 ; 614  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN 
                             5598 ; 615  |#define SPLASH_SCREEN_X_SIZE        128
                             5599 ; 616  |#define SPLASH_SCREEN_Y_SIZE        64    
                             5600 ; 617  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5601 ; 618  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5602 ; 619  |#endif
                             5603 ; 620  |
                             5604 ; 621  |// FM tuner
                             5605 ; 622  |#define FM_TUNER_FREQUENCY_X_POS    LEFT_OF_SCREEN+30
                             5606 ; 623  |#define FM_TUNER_FREQUENCY_Y_POS    TOP_OF_SCREEN+24
                             5607 ; 624  |#define FM_TUNER_FREQUENCY_X_SIZE   CHAR_SIZE_X*10
                             5608 ; 625  |#define FM_TUNER_FREQUENCY_Y_SIZE   CHAR_SIZE_Y
                             5609 ; 626  |#define FM_TUNER_FREQUENCY_DOT_X_POS    FM_TUNER_FREQUENCY_X_POS+CHAR_SIZE_X*3
                             5610 ; 627  |#define FM_TUNER_FRAC_FREQUENCY_X_POS    FM_TUNER_FREQUENCY_DOT_X_POS+3
                             5611 ; 628  |
                             5612 ; 629  |#define FM_TUNER_PRESET_X_POS       LEFT_OF_SCREEN+30
                             5613 ; 630  |#define FM_TUNER_PRESET_Y_POS       TOP_OF_SCREEN+34
                             5614 ; 631  |#define FM_TUNER_PRESET_X_SIZE      CHAR_SIZE_X*5
                             5615 ; 632  |#define FM_TUNER_PRESET_Y_SIZE      CHAR_SIZE_Y
                             5616 ; 633  |
                             5617 ; 634  |#define FM_TUNER_PILOT_X_POS       LEFT_OF_SCREEN+30
                             5618 ; 635  |#define FM_TUNER_PILOT_Y_POS       TOP_OF_SCREEN+44
                             5619 ; 636  |
                             5620 ; 637  |// About menu
                             5621 ; 638  |#define ABOUT_TITLE_X_POS           LEFT_OF_SCREEN+0
                             5622 ; 639  |#define ABOUT_TITLE_Y_POS           TOP_OF_SCREEN+LCD_SIZE_ROW
                             5623 ; 640  |// starting row -- use offsets for the rest
                             5624 ; 641  |#define ABOUT_LINE_LABEL_X_POS      LEFT_OF_SCREEN+0
                             5625 ; 642  |#define ABOUT_LINE_LABEL_Y_POS      ABOUT_TITLE_Y_POS+(2*LCD_SIZE_ROW)
                             5626 ; 643  |
                             5627 ; 644  |#ifdef PLAYER_STRESS
                             5628 ; 645  |#define STRESS_TEST_X_POS       LEFT_OF_SCREEN
                             5629 ; 646  |#define STRESS_TEST_Y_POS       TOP_OF_SCREEN+40
                             5630 ; 647  |#define STRESS_TEST_X_SIZE      SCREEN_WIDTH
                             5631 ; 648  |#define STRESS_TEST_Y_SIZE      8
                             5632 ; 649  |#endif
                             5633 ; 650  |
                             5634 ; 651  |
                             5635 ; 652  |// Delete Menu
                             5636 ; 653  |#define WARNING_MSG_LINE1_X         LEFT_OF_SCREEN
                             5637 ; 654  |#define WARNING_MSG_LINE1_Y         (LCD_FIRST_ROW_NUM+1)*LCD_SIZE_ROW
                             5638 ; 655  |#define WARNING_MSG_LINE2_X         LEFT_OF_SCREEN
                             5639 ; 656  |#define WARNING_MSG_LINE2_Y         (LCD_FIRST_ROW_NUM+2)*LCD_SIZE_ROW
                             5640 ; 657  |#define WARNING_MSG_FILE_X          LEFT_OF_SCREEN
                             5641 ; 658  |#define WARNING_MSG_FILE_Y          (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             5642 ; 659  |#define WARNING_MSG_YES_X           LEFT_OF_SCREEN
                             5643 ; 660  |#define WARNING_MSG_YES_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             5644 ; 661  |#define DELETE_FAIL_MSG_X           LEFT_OF_SCREEN
                             5645 ; 662  |#define DELETE_FAIL_MSG_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             5646 ; 663  |
                             5647 ; 664  |_reentrant void DisplayClear (void);
                             5648 ; 665  |_reentrant void DisplayLowBattery (void);
                             5649 ; 666  |
                             5650 ; 667  |_reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr);
                             5651 ; 668  |
                             5652 ; 669  |_reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr);
                             5653 ; 670  |#ifdef WOW
                             5654 ; 671  |_reentrant int DisplayBar( int bDisplay, int step, void *pPtr);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  93

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5655 ; 672  |#endif
                             5656 ; 673  |extern _X BOOL g_bSongStringScroll;
                             5657 ; 674  |extern _X INT  g_iSongStringOffset;
                             5658 ; 675  |extern _X INT  g_iSongStringLength;
                             5659 ; 676  |
                             5660 ; 677  |extern _X BOOL g_bArtistStringScroll;
                             5661 ; 678  |extern _X INT  g_iArtistStringOffset;
                             5662 ; 679  |extern _X INT  g_iArtistStringLength;
                             5663 ; 680  |
                             5664 ; 681  |
                             5665 ; 682  |extern _X BOOL g_bAlbumStringScroll;
                             5666 ; 683  |extern _X INT  g_iAlbumStringOffset;
                             5667 ; 684  |extern _X INT  g_iAlbumStringLength;
                             5668 ; 685  |extern int g_iVolume_Control_Mode;
                             5669 ; 686  |extern int g_iAB_Control_Mode;
                             5670 ; 687  |
                             5671 ; 688  |
                             5672 ; 689  |#endif //_DISPLAY_H
                             5673 
                             5675 
                             5676 ; 17   |#include "displaylists.h"
                             5677 
                             5679 
                             5680 ; 1    |#ifndef _DISPLAY_LISTS_H
                             5681 ; 2    |#define _DISPLAY_LISTS_H
                             5682 ; 3    |
                             5683 ; 4    |#include "display.h"
                             5684 
                             5686 
                             5687 ; 1    |#ifndef _DISPLAY_H
                             5688 ; 2    |#define _DISPLAY_H
                             5689 ; 3    |
                             5690 ; 4    |//Display bits
                             5691 ; 5    |#define DISPLAY_CLEAR_DISPLAY_BITPOS        0
                             5692 ; 6    |
                             5693 ; 7    |#define DISPLAY_ENCODER_TRACK_TIME_BITPOS   1
                             5694 ; 8    |#define DISPLAY_ENCODER_TRACK_NAME_BITPOS   2
                             5695 ; 9    |#define DISPLAY_RECORD_MODE_BITPOS          3
                             5696 ; 10   |
                             5697 ; 11   |//This bit (DISPLAY_MISC_BITPOS) is set to allow DisplayHints to be non zero, but does not
                                   map
                             5698 ; 12   |//to anything in UpdateDisplay();  (meant to be used to indicate that specific
                             5699 ; 13   |//things that are specific for that menu.
                             5700 ; 14   |#define DISPLAY_MISC_BITPOS                 4
                             5701 ; 15   |
                             5702 ; 16   |#define DISPLAY_FMTUNER_FREQUENCY           5
                             5703 ; 17   |#define DISPLAY_FMTUNER_PRESET              6
                             5704 ; 18   |#define DISPLAY_FMTUNER_STRENGTH            7
                             5705 ; 19   |
                             5706 ; 20   |#define DISPLAY_PLAYSTATE_BITPOS             9
                             5707 ; 21   |#define DISPLAY_AB_ICON_BITPOS              10
                             5708 ; 22   |#define DISPLAY_PLAYMODE_BITPOS             11
                             5709 ; 23   |#define DISPLAY_PLAYSET_BITPOS              12
                             5710 ; 24   |
                             5711 ; 25   |//Playback info
                             5712 ; 26   |#define DISPLAY_EQ_BITPOS                   13
                             5713 ; 27   |#define DISPLAY_VOLUME_BITPOS               14
                             5714 ; 28   |
                             5715 ; 29   |//Track Info
                             5716 ; 30   |#define DISPLAY_SONGARTISTALBUM_BITPOS      15
                             5717 ; 31   |#define DISPLAY_SONGTITLE_BITPOS            16
                             5718 ; 32   |#define DISPLAY_CURRENTTRACK_BITPOS         17
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  94

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5719 ; 33   |#define DISPLAY_TRACKTIME_BITPOS            18
                             5720 ; 34   |#define DISPLAY_TOTALTRACKTIME_BITPOS        8
                             5721 ; 35   |#define DISPLAY_BITRATE_BITPOS              19
                             5722 ; 36   |
                             5723 ; 37   |//Device status info
                             5724 ; 38   |#define DISPLAY_LOCK_BITPOS                 20
                             5725 ; 39   |#define DISPLAY_DISK_BITPOS                 21
                             5726 ; 40   |#define DISPLAY_BATTERY_BITPOS              22
                             5727 ; 41   |#define DISPLAY_ALBUMART_BITPOS              23
                             5728 ; 42   |
                             5729 ; 43   |#ifdef PLAYER_STRESS
                             5730 ; 44   |// this may not work since album art uses bit 23 so we may need a new word variable for th
                                  is player stress test bit below.
                             5731 ; 45   |#define DISPLAY_STRESSTEST_BITPOS            23
                             5732 ; 46   |#endif
                             5733 ; 47   |
                             5734 ; 48   |
                             5735 ; 49   |union DisplayHints
                             5736 ; 50   |{
                             5737 ; 51   |    struct {
                             5738 ; 52   |        int ClearDisplay        :1;//0
                             5739 ; 53   |        int EncoderTrackTime    :1;//1
                             5740 ; 54   |        int EncoderTrackName    :1;//2
                             5741 ; 55   |        int RecordMode          :1;//3
                             5742 ; 56   |        int Misc                :1;//4
                             5743 ; 57   |        int FMTunerFrequency    :1;//5
                             5744 ; 58   |        int FMTunerPreset       :1;//6
                             5745 ; 59   |        int FMTunerStrength     :1;//7
                             5746 ; 60   |        int TotalTrackTime      :1;//8
                             5747 ; 61   |        int PlayState           :1;//9
                             5748 ; 62   |        int ABIcon              :1;//10
                             5749 ; 63   |        int PlayMode            :1;//11
                             5750 ; 64   |        int PlaySet             :1;//12
                             5751 ; 65   |        int EQ                  :1;//13
                             5752 ; 66   |        int Volume              :1;//14
                             5753 ; 67   |        int SongArtistAlbum     :1;//15
                             5754 ; 68   |        int SongTitle           :1;//16
                             5755 ; 69   |        int CurrentTrack        :1;//17
                             5756 ; 70   |        int TrackTime           :1;//18
                             5757 ; 71   |        int Bitrate             :1;//19
                             5758 ; 72   |        int LockIcon            :1;//20
                             5759 ; 73   |        int Disk                :1;//21
                             5760 ; 74   |        int Battery             :1;//22
                             5761 ; 75   |#ifdef PLAYER_STRESS
                             5762 ; 76   |        int StressTest         :1;//23  // this might not work since bit 23 is already tak
                                  en by album art. 23 is last bit in word.
                             5763 ; 77   |#else
                             5764 ; 78   |        int AlbumArt            :1;//23
                             5765 ; 79   |#endif
                             5766 ; 80   |    } bits;
                             5767 ; 81   |    WORD I;
                             5768 ; 82   |};
                             5769 ; 83   |
                             5770 ; 84   |// setup default display for all menus
                             5771 ; 85   |// can be adjusted in each menus as required.
                             5772 ; 86   |#define COMMON_DISPLAY_ALL  (\ 
                             5773 ; 87   |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5774 ; 88   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5775 ; 89   |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5776 ; 90   |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5777 ; 91   |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5778 ; 92   |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  95

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5779 ; 93   |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5780 ; 94   |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5781 ; 95   |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5782 ; 96   |                                )
                             5783 ; 97   |
                             5784 ; 98   |#define SPECTROGRAM_MENU_DISPLAY_ALL  (\ 
                             5785 ; 99   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5786 ; 100  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5787 ; 101  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5788 ; 102  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5789 ; 103  |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5790 ; 104  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5791 ; 105  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5792 ; 106  |                                )
                             5793 ; 107  |
                             5794 ; 108  |//-----------------------------------------------
                             5795 ; 109  |#ifdef JPEG_ALBUM_ART
                             5796 ; 110  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_ALBUMART_BITPOS)
                             5797 ; 111  |#else
                             5798 ; 112  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (0)
                             5799 ; 113  |#endif
                             5800 ; 114  |
                             5801 ; 115  |#ifdef PLAYER_STRESS
                             5802 ; 116  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_STRESSTEST_BITPOS)
                             5803 ; 117  |#else
                             5804 ; 118  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (0)
                             5805 ; 119  |#endif
                             5806 ; 120  |
                             5807 ; 121  |
                             5808 ; 122  |#define MUSIC_MENU_DISPLAY_ALL  (\ 
                             5809 ; 123  |                                (COMMON_DISPLAY_ALL)|\ 
                             5810 ; 124  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5811 ; 125  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5812 ; 126  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5813 ; 127  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5814 ; 128  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5815 ; 129  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5816 ; 130  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5817 ; 131  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)\ 
                             5818 ; 132  |                                )
                             5819 ; 133  |
                             5820 ; 134  |#define MUSIC_MENU_DISPLAY_NEW_TRACK (\ 
                             5821 ; 135  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5822 ; 136  |                                (PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE)|\ 
                             5823 ; 137  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5824 ; 138  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5825 ; 139  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5826 ; 140  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5827 ; 141  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5828 ; 142  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5829 ; 143  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5830 ; 144  |                                (1<<DISPLAY_PLAYSET_BITPOS)\ 
                             5831 ; 145  |                                )
                             5832 ; 146  |//-----------------------------------------------
                             5833 ; 147  |
                             5834 ; 148  |
                             5835 ; 149  |#define MVIDEO_MENU_DISPLAY_ALL ((1<<DISPLAY_CURRENTTRACK_BITPOS)|(1<<DISPLAY_SONGTITLE_BI
                                  TPOS))
                             5836 ; 150  |
                             5837 ; 151  |
                             5838 ; 152  |#define VOICE_MENU_DISPLAY_ALL  (\ 
                             5839 ; 153  |                                COMMON_DISPLAY_ALL|\ 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  96

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5840 ; 154  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5841 ; 155  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5842 ; 156  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5843 ; 157  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5844 ; 158  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5845 ; 159  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5846 ; 160  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5847 ; 161  |                                (1<<DISPLAY_TRACKTIME_BITPOS)\ 
                             5848 ; 162  |                                )
                             5849 ; 163  |
                             5850 ; 164  |
                             5851 ; 165  |#define RECORDING_DISPLAY_ALL   (\ 
                             5852 ; 166  |                                COMMON_DISPLAY_ALL|\ 
                             5853 ; 167  |                                (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5854 ; 168  |                                (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             5855 ; 169  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5856 ; 170  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5857 ; 171  |                                (1<<DISPLAY_RECORD_MODE_BITPOS)\ 
                             5858 ; 172  |                                )
                             5859 ; 173  |
                             5860 ; 174  |#ifdef USE_PLAYLIST3
                             5861 ; 175  |#define BROWSE_MENU_DISPLAY_ALL  (\ 
                             5862 ; 176  |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5863 ; 177  |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5864 ; 178  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5865 ; 179  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5866 ; 180  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5867 ; 181  |                                )
                             5868 ; 182  |#else
                             5869 ; 183  |#ifdef USE_PLAYLIST5
                             5870 ; 184  |#if 0
                             5871 ; 185  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             5872 ; 186  |                                 COMMON_DISPLAY_ALL|\ 
                             5873 ; 187  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5874 ; 188  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5875 ; 189  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5876 ; 190  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5877 ; 191  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5878 ; 192  |                                )
                             5879 ; 193  |#else
                             5880 ; 194  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             5881 ; 195  |                                 COMMON_DISPLAY_ALL|\ 
                             5882 ; 196  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5883 ; 197  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5884 ; 198  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5885 ; 199  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5886 ; 200  |                                )
                             5887 ; 201  |#endif
                             5888 ; 202  |#endif  // #ifdef USE_PLAYLIST5
                             5889 ; 203  |#endif  // #ifdef USE_PLAYLIST3
                             5890 ; 204  |
                             5891 ; 205  |
                             5892 ; 206  |
                             5893 ; 207  |#define MAIN_MENU_DISPLAY_ALL           (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5894 ; 208  |
                             5895 ; 209  |#define EQ_MENU_DISPLAY_ALL             (\ 
                             5896 ; 210  |                                        COMMON_DISPLAY_ALL|\ 
                             5897 ; 211  |                                        (1<<DISPLAY_EQ_BITPOS)|\ 
                             5898 ; 212  |                                        (1<<DISPLAY_VOLUME_BITPOS)\ 
                             5899 ; 213  |                                        )     // (SDK2.520)
                             5900 ; 214  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  97

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5901 ; 215  |#define PM_MENU_DISPLAY_ALL             (COMMON_DISPLAY_ALL|(1<<DISPLAY_PLAYMODE_BITPOS)|(
                                  1<<DISPLAY_MISC_BITPOS))
                             5902 ; 216  |#define PWR_MENU_DISPLAY_ALL            (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5903 ; 217  |#define SETTINGS_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5904 ; 218  |#define JPEG_DISPLAY_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5905 ; 219  |#define DELETE_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5906 ; 220  |#define ABOUT_MENU_DISPLAY_ALL          (COMMON_DISPLAY_ALL)
                             5907 ; 221  |#define ERASE_MENU_DISPLAY_ALL          ((1<<DISPLAY_BATTERY_BITPOS)|(1<<DISPLAY_LOCK_BITP
                                  OS))
                             5908 ; 222  |
                             5909 ; 223  |#define CONTRAST_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5910 ; 224  |
                             5911 ; 225  |#define TIME_DATE_MENU_DISPLAY_ALL      0
                             5912 ; 226  |#define RECORDTEST_DISPLAY_ALL       (\ 
                             5913 ; 227  |                                        (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5914 ; 228  |                                                                        (1<<DISPLAY_ENCODE
                                  R_TRACK_NAME_BITPOS)|\ 
                             5915 ; 229  |                                                                        (1<<DISPLAY_PLAYST
                                  ATE_BITPOS)|\ 
                             5916 ; 230  |                                        (1<<DISPLAY_RECORD_MODE_BITPOS)|\ 
                             5917 ; 231  |                                    (1<<DISPLAY_MISC_BITPOS)\ 
                             5918 ; 232  |                                                                        )
                             5919 ; 233  |
                             5920 ; 234  |#define SPLASH_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5921 ; 235  |// used during track update to force total time update
                             5922 ; 236  |#define AUTOUPDATE              FALSE
                             5923 ; 237  |#define FORCEUPDATE             TRUE
                             5924 ; 238  |
                             5925 ; 239  |
                             5926 ; 240  |// based on font used for title/artist display
                             5927 ; 241  |#define DEFAULT_CHAR_WIDTH  5
                             5928 ; 242  |
                             5929 ; 243  |
                             5930 ; 244  |// LCD dimensions
                             5931 ; 245  |#ifdef LDS514_LCD
                             5932 ; 246  |#define   LCD_SIZE_X       96
                             5933 ; 247  |#define   LCD_SIZE_Y       64
                             5934 ; 248  |#endif
                             5935 ; 249  |
                             5936 ; 250  |#ifdef ILI814_LCD
                             5937 ; 251  |#define   LCD_SIZE_X       96
                             5938 ; 252  |#define   LCD_SIZE_Y       64
                             5939 ; 253  |#endif
                             5940 ; 254  |
                             5941 ; 255  |#ifdef ML9341_LCD
                             5942 ; 256  |#define   LCD_SIZE_X       96
                             5943 ; 257  |#define   LCD_SIZE_Y       96
                             5944 ; 258  |#endif
                             5945 ; 259  |
                             5946 ; 260  |#ifdef SSD1332_LCD
                             5947 ; 261  |#define   LCD_SIZE_X       96
                             5948 ; 262  |#define   LCD_SIZE_Y       64
                             5949 ; 263  |#endif
                             5950 ; 264  |
                             5951 ; 265  |#ifdef S6B33B0A_LCD
                             5952 ; 266  |#define   LCD_SIZE_X       128
                             5953 ; 267  |#define   LCD_SIZE_Y       159
                             5954 ; 268  |#endif
                             5955 ; 269  |
                             5956 ; 270  |#ifdef SED15XX_LCD
                             5957 ; 271  |#define LCD_SIZE_X                      128
                             5958 ; 272  |#define LCD_SIZE_Y                      64
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  98

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5959 ; 273  |#endif
                             5960 ; 274  |
                             5961 ; 275  |#define LCD_SIZE_ROW                     8
                             5962 ; 276  |
                             5963 ; 277  |#define TOP_OF_SCREEN           0
                             5964 ; 278  |#define LEFT_OF_SCREEN          0
                             5965 ; 279  |
                             5966 ; 280  |#ifdef LDS514_LCD
                             5967 ; 281  |#define   SCREEN_WIDTH       96
                             5968 ; 282  |#define   SCREEN_HEIGHT       64
                             5969 ; 283  |#endif
                             5970 ; 284  |
                             5971 ; 285  |#ifdef ILI814_LCD
                             5972 ; 286  |#define   SCREEN_WIDTH       96
                             5973 ; 287  |#define   SCREEN_HEIGHT       64
                             5974 ; 288  |#endif
                             5975 ; 289  |
                             5976 ; 290  |#ifdef ML9341_LCD
                             5977 ; 291  |#define   SCREEN_WIDTH       96
                             5978 ; 292  |#define   SCREEN_HEIGHT       96
                             5979 ; 293  |#endif
                             5980 ; 294  |
                             5981 ; 295  |#ifdef SSD1332_LCD
                             5982 ; 296  |#define   SCREEN_WIDTH       96
                             5983 ; 297  |#define   SCREEN_HEIGHT       64
                             5984 ; 298  |#endif
                             5985 ; 299  |
                             5986 ; 300  |#ifdef S6B33B0A_LCD
                             5987 ; 301  |#define   SCREEN_WIDTH       128
                             5988 ; 302  |#define   SCREEN_HEIGHT       159
                             5989 ; 303  |#endif
                             5990 ; 304  |
                             5991 ; 305  |#ifdef SED15XX_LCD
                             5992 ; 306  |#define SCREEN_WIDTH            128
                             5993 ; 307  |#define SCREEN_HEIGHT           64
                             5994 ; 308  |#endif
                             5995 ; 309  |
                             5996 ; 310  |#define CHAR_SIZE_X             6
                             5997 ; 311  |#define CHAR_SIZE_Y             8
                             5998 ; 312  |
                             5999 ; 313  |// Physical rows are numbered from 0 to LCD_SIZE_Y/LCD_SIZE_ROW
                             6000 ; 314  |#define LCD_FIRST_ROW_NUM                1
                             6001 ; 315  |#define LCD_FIRST_ROW_POS_Y=LCD_FIRST_ROW_NUM*LCD_SIZE_ROW  // skipping the first row
                             6002 ; 316  |
                             6003 ; 317  |// Top row in order from left to right
                             6004 ; 318  |#define PLAY_STATE_ICON_X_POS   LEFT_OF_SCREEN+0
                             6005 ; 319  |#define PLAY_STATE_ICON_Y_POS   TOP_OF_SCREEN+0
                             6006 ; 320  |#define PLAY_STATE_ICON_X_SIZE  12
                             6007 ; 321  |#define PLAY_STATE_ICON_Y_SIZE  8
                             6008 ; 322  |
                             6009 ; 323  |#define REPEAT_ICON_X_POS       LEFT_OF_SCREEN+13
                             6010 ; 324  |#define REPEAT_ICON_Y_POS       TOP_OF_SCREEN+0
                             6011 ; 325  |#define REPEAT_ICON_X_SIZE      12
                             6012 ; 326  |#define REPEAT_ICON_Y_SIZE      8
                             6013 ; 327  |
                             6014 ; 328  |#define SHUFFLE_ICON_X_POS      LEFT_OF_SCREEN+25
                             6015 ; 329  |#define SHUFFLE_ICON_Y_POS      TOP_OF_SCREEN+0
                             6016 ; 330  |#define SHUFFLE_ICON_X_SIZE     5     // includes white space on left side of .bmp
                             6017 ; 331  |#define SHUFFLE_ICON_Y_SIZE     8
                             6018 ; 332  |
                             6019 ; 333  |#define AB_ICON_X_POS           LEFT_OF_SCREEN+31
                             6020 ; 334  |#define AB_ICON_Y_POS           TOP_OF_SCREEN+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  99

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6021 ; 335  |#define AB_ICON_X_SIZE          12
                             6022 ; 336  |#define AB_ICON_Y_SIZE          8
                             6023 ; 337  |
                             6024 ; 338  |#ifdef  AUDIBLE
                             6025 ; 339  |#define SECNAV_ICON_X_POS       LEFT_OF_SCREEN+31
                             6026 ; 340  |#define SECNAV_ICON_Y_POS       TOP_OF_SCREEN+0
                             6027 ; 341  |#define SECNAV_ICON_X_SIZE      12
                             6028 ; 342  |#define SECNAV_ICON_Y_SIZE      8
                             6029 ; 343  |#endif
                             6030 ; 344  |
                             6031 ; 345  |#define EQ_ICON_X_POS           LEFT_OF_SCREEN+44
                             6032 ; 346  |#define EQ_ICON_Y_POS           TOP_OF_SCREEN+0
                             6033 ; 347  |#define EQ_ICON_X_SIZE          22
                             6034 ; 348  |#define EQ_ICON_Y_SIZE          8
                             6035 ; 349  |
                             6036 ; 350  |#ifdef WOW
                             6037 ; 351  |#define WOW_X_POS               EQ_ICON_X_POS
                             6038 ; 352  |#define WOW_Y_POS               EQ_ICON_Y_POS
                             6039 ; 353  |#endif
                             6040 ; 354  |
                             6041 ; 355  |
                             6042 ; 356  |// Media icon
                             6043 ; 357  |#define DISK_X_POS              LEFT_OF_SCREEN+66
                             6044 ; 358  |#define DISK_Y_POS              TOP_OF_SCREEN
                             6045 ; 359  |#define DISK_X_SIZE             8
                             6046 ; 360  |#define DISK_Y_SIZE             8
                             6047 ; 361  |
                             6048 ; 362  |// Hold icon
                             6049 ; 363  |#define LOCK_ICON_X_POS         LEFT_OF_SCREEN+73
                             6050 ; 364  |#define LOCK_ICON_Y_POS         TOP_OF_SCREEN
                             6051 ; 365  |#define LOCK_ICON_X_SIZE        8
                             6052 ; 366  |#define LOCK_ICON_Y_SIZE        8
                             6053 ; 367  |
                             6054 ; 368  |#define BATTERY_ICON_X_POS      LEFT_OF_SCREEN+110
                             6055 ; 369  |#define BATTERY_ICON_Y_POS      TOP_OF_SCREEN+0
                             6056 ; 370  |#define BATTERY_ICON_X_SIZE     16
                             6057 ; 371  |#define BATTERY_ICON_Y_SIZE     8
                             6058 ; 372  |#define BATTERY_RESOURCE        RSRC_BATTERY_00
                             6059 ; 373  |
                             6060 ; 374  |// Second row from left to right
                             6061 ; 375  |#define VOLUME_ICON_X_POS       LEFT_OF_SCREEN+0
                             6062 ; 376  |#define VOLUME_ICON_Y_POS       TOP_OF_SCREEN+8
                             6063 ; 377  |#define VOLUME_ICON_X_SIZE      48
                             6064 ; 378  |#define VOLUME_ICON_Y_SIZE      8
                             6065 ; 379  |#define VOLUME_RESOURCE         RSRC_ICON_VOL_00
                             6066 ; 380  |#define VOLUME_NUM_ICONS        27
                             6067 ; 381  |
                             6068 ; 382  |#define PLAYSET_X_POS           SCREEN_WIDTH-8
                             6069 ; 383  |#define PLAYSET_Y_POS           TOP_OF_SCREEN+8
                             6070 ; 384  |
                             6071 ; 385  |//Lyrics Position
                             6072 ; 386  |#define LYRICS_DISPLAY_X_POS    LEFT_OF_SCREEN
                             6073 ; 387  |#define LYRICS_DISPLAY_Y_POS    TOP_OF_SCREEN+16
                             6074 ; 388  |#define LYRICS_DISPLAY_HEIGHT           10
                             6075 ; 389  |
                             6076 ; 390  |// Music menu
                             6077 ; 391  |#define SONG_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6078 ; 392  |#define SONG_TITLE_Y_POS        TOP_OF_SCREEN+16
                             6079 ; 393  |#define SONG_TITLE_X_SIZE       SCREEN_WIDTH
                             6080 ; 394  |#define SONG_TITLE_Y_SIZE       10
                             6081 ; 395  |
                             6082 ; 396  |#define SONG_ARTIST_X_POS       LEFT_OF_SCREEN
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 100

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6083 ; 397  |#define SONG_ARTIST_Y_POS       TOP_OF_SCREEN+26
                             6084 ; 398  |#define SONG_ARTIST_X_SIZE      SCREEN_WIDTH
                             6085 ; 399  |#define SONG_ARTIST_Y_SIZE      10
                             6086 ; 400  |
                             6087 ; 401  |#define SONG_ALBUM_X_POS       LEFT_OF_SCREEN
                             6088 ; 402  |#define SONG_ALBUM_Y_POS       TOP_OF_SCREEN+36
                             6089 ; 403  |#define SONG_ALBUM_X_SIZE      SCREEN_WIDTH
                             6090 ; 404  |#define SONG_ALBUM_Y_SIZE      10
                             6091 ; 405  |
                             6092 ; 406  |#ifdef USE_PLAYLIST5
                             6093 ; 407  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+28
                             6094 ; 408  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             6095 ; 409  |#define TRACK_NUMBER_X_SIZE     6*4
                             6096 ; 410  |#define TRACK_NUMBER_Y_SIZE     8
                             6097 ; 411  |
                             6098 ; 412  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             6099 ; 413  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             6100 ; 414  |#define TRACK_COUNT_X_SIZE      6*4
                             6101 ; 415  |#define TRACK_COUNT_Y_SIZE      8
                             6102 ; 416  |
                             6103 ; 417  |#define TRACK_DIVIDE_X TRACK_NUMBER_X_POS+TRACK_COUNT_X_SIZE + 2
                             6104 ; 418  |#else
                             6105 ; 419  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+34
                             6106 ; 420  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             6107 ; 421  |#define TRACK_NUMBER_X_SIZE     6*3
                             6108 ; 422  |#define TRACK_NUMBER_Y_SIZE     8
                             6109 ; 423  |
                             6110 ; 424  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             6111 ; 425  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             6112 ; 426  |#define TRACK_COUNT_X_SIZE      6*3
                             6113 ; 427  |#define TRACK_COUNT_Y_SIZE      8
                             6114 ; 428  |
                             6115 ; 429  |#define TRACK_DIVIDE_X  TRACK_NUMBER_X_POS+24
                             6116 ; 430  |#endif
                             6117 ; 431  |
                             6118 ; 432  |
                             6119 ; 433  |#define TRACK_CURR_TIME_X_POS       LEFT_OF_SCREEN+28
                             6120 ; 434  |#define TRACK_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             6121 ; 435  |#define TRACK_CURR_TIME_X_SIZE      25
                             6122 ; 436  |#define TRACK_CURR_TIME_Y_SIZE      8
                             6123 ; 437  |
                             6124 ; 438  |#define TRACK_SLASH_X_SIZE          5
                             6125 ; 439  |#define TRACK_SLASH_X_POS           TRACK_TOTAL_TIME_X_POS-TRACK_SLASH_X_SIZE
                             6126 ; 440  |#define TRACK_SLASH_Y_POS           TRACK_CURR_TIME_Y_POS
                             6127 ; 441  |
                             6128 ; 442  |#define TRACK_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+60
                             6129 ; 443  |#define TRACK_TOTAL_TIME_Y_POS      TRACK_CURR_TIME_Y_POS
                             6130 ; 444  |#define TRACK_TOTAL_TIME_X_SIZE     28
                             6131 ; 445  |#define TRACK_TOTAL_TIME_Y_SIZE     8
                             6132 ; 446  |
                             6133 ; 447  |#define VBR_FLAG_X_POS      LEFT_OF_SCREEN+80
                             6134 ; 448  |#define VBR_FLAG_Y_POS      8
                             6135 ; 449  |#define VBR_FLAG_X_SIZE     20
                             6136 ; 450  |#define VBR_FLAG_Y_SIZE     8
                             6137 ; 451  |#ifdef JPEG_ALBUM_ART
                             6138 ; 452  |// Album art display parameters:
                             6139 ; 453  |#define ALBUM_ART_X_POS         TOP_OF_SCREEN
                             6140 ; 454  |#define ALBUM_ART_Y_POS         80
                             6141 ; 455  |#define ALBUM_ART_X_SIZE        SCREEN_WIDTH
                             6142 ; 456  |#define ALBUM_ART_Y_SIZE        (SCREEN_HEIGHT-ALBUM_ART_Y_POS)
                             6143 ; 457  |#endif
                             6144 ; 458  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 101

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6145 ; 459  |// Recording Display
                             6146 ; 460  |#define REC_CURR_TIME_X_POS       LEFT_OF_SCREEN
                             6147 ; 461  |#define REC_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             6148 ; 462  |#define REC_CURR_TIME_X_SIZE      12
                             6149 ; 463  |#define REC_CURR_TIME_Y_SIZE      8
                             6150 ; 464  |
                             6151 ; 465  |#define REC_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+45
                             6152 ; 466  |#define REC_TOTAL_TIME_Y_POS      TOP_OF_SCREEN+48
                             6153 ; 467  |#define REC_TOTAL_TIME_X_SIZE     28
                             6154 ; 468  |#define REC_TOTAL_TIME_Y_SIZE     8
                             6155 ; 469  |
                             6156 ; 470  |// Playback Display with hours added.
                             6157 ; 471  |#ifdef LDS514_LCD
                             6158 ; 472  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6159 ; 473  |#endif
                             6160 ; 474  |
                             6161 ; 475  |#ifdef ILI814_LCD
                             6162 ; 476  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6163 ; 477  |#endif
                             6164 ; 478  |
                             6165 ; 479  |#ifdef ML9341_LCD
                             6166 ; 480  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6167 ; 481  |#endif
                             6168 ; 482  |
                             6169 ; 483  |#ifdef SSD1332_LCD
                             6170 ; 484  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6171 ; 485  |#endif
                             6172 ; 486  |
                             6173 ; 487  |#ifdef S6B33B0A_LCD
                             6174 ; 488  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6175 ; 489  |#endif
                             6176 ; 490  |
                             6177 ; 491  |#ifdef SED15XX_LCD
                             6178 ; 492  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6179 ; 493  |#endif
                             6180 ; 494  |
                             6181 ; 495  |#define HR_TRACK_CURR_TIME_Y_POS        TOP_OF_SCREEN+48
                             6182 ; 496  |#define HR_TRACK_CURR_TIME_X_SIZE       28
                             6183 ; 497  |#define HR_TRACK_CURR_TIME_Y_SIZE       8
                             6184 ; 498  |
                             6185 ; 499  |#define HR_TRACK_TOTAL_TIME_X_POS       LEFT_OF_SCREEN+59
                             6186 ; 500  |#define HR_TRACK_TOTAL_TIME_Y_POS       TRACK_CURR_TIME_Y_POS
                             6187 ; 501  |#define HR_TRACK_TOTAL_TIME_X_SIZE      28
                             6188 ; 502  |#define HR_TRACK_TOTAL_TIME_Y_SIZE      8
                             6189 ; 503  |
                             6190 ; 504  |//Clear entire Track Time when song changes.
                             6191 ; 505  |#define CLR_TRACK_TIME_X_POS            LEFT_OF_SCREEN
                             6192 ; 506  |#define CLR_TRACK_TIME_Y_POS            TRACK_CURR_TIME_Y_POS
                             6193 ; 507  |#define CLR_TRACK_TIME_X_SIZE           SCREEN_WIDTH
                             6194 ; 508  |#define CLR_TRACK_TIME_Y_SIZE           8
                             6195 ; 509  |
                             6196 ; 510  |#define HR_TRACK_SLASH_X_SIZE           3
                             6197 ; 511  |#define HR_TRACK_SLASH_X_POS            HR_TRACK_TOTAL_TIME_X_POS-HR_TRACK_SLASH_X_SIZE
                             6198 ; 512  |#define HR_TRACK_SLASH_Y_POS            HR_TRACK_CURR_TIME_Y_POS
                             6199 ; 513  |
                             6200 ; 514  | //DVRWARN
                             6201 ; 515  |#define VOICE_SPACE_WARN_X_POS      LEFT_OF_SCREEN
                             6202 ; 516  |#define VOICE_SPACE_WARN_Y_POS      SONG_TITLE_Y_POS
                             6203 ; 517  |#define VOICE_SPACE_WARN_X_SIZE     93
                             6204 ; 518  |#define VOICE_SPACE_WARN_Y_SIZE     16
                             6205 ; 519  |
                             6206 ; 520  |//Shutdown
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 102

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6207 ; 521  |#define SHUTDOWN_PROGRESS_X_POS     LEFT_OF_SCREEN+24
                             6208 ; 522  |#define SHUTDOWN_PROGRESS_Y_POS     TOP_OF_SCREEN+32
                             6209 ; 523  |#define SHUTDOWN_PROGRESS_X_SIZE    59
                             6210 ; 524  |#define SHUTDOWN_PROGRESS_Y_SIZE    16
                             6211 ; 525  |#define SHUTDOWN_PROGRESS_RESOURCE  RSRC_PDOWN_STATUS_0
                             6212 ; 526  |
                             6213 ; 527  |#define SHUTDOWN_STRING_X_POS       LEFT_OF_SCREEN+10
                             6214 ; 528  |#define SHUTDOWN_STRING_Y_POS       TOP_OF_SCREEN+16
                             6215 ; 529  |#define SHUTDOWN_STRING_X_SIZE      59
                             6216 ; 530  |#define SHUTDOWN_STRING_Y_SIZE      16
                             6217 ; 531  |#define SHUTDOWN_STRING_RESOURCE    RSRC_PDOWN_HOLD_STRING
                             6218 ; 532  |
                             6219 ; 533  |#define DEFRAGMENT_STRING_X_POS       LEFT_OF_SCREEN+0
                             6220 ; 534  |#define DEFRAGMENT_STRING_Y_POS       TOP_OF_SCREEN+16
                             6221 ; 535  |#define DEFRAGMENT_STRING_X_SIZE      59
                             6222 ; 536  |#define DEFRAGMENT_STRING_Y_SIZE      16
                             6223 ; 537  |#define DEFRAGMENT_STRING_RESOURCE    RSRC_DEFRAGMENT_STORE_STRING
                             6224 ; 538  |
                             6225 ; 539  |
                             6226 ; 540  |//Contrast Display
                             6227 ; 541  |#define CONTRAST_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6228 ; 542  |#define CONTRAST_TITLE_Y_POS        TOP_OF_SCREEN+16
                             6229 ; 543  |
                             6230 ; 544  |#define CONTRAST_X_POS              LEFT_OF_SCREEN+8
                             6231 ; 545  |#define CONTRAST_Y_POS              TOP_OF_SCREEN+32
                             6232 ; 546  |#define CONTRAST_X_SIZE             96
                             6233 ; 547  |#define CONTRAST_Y_SIZE             8
                             6234 ; 548  |#define CONTRAST_RESOURCE           RSRC_CONTRAST_LEVEL_0
                             6235 ; 549  |
                             6236 ; 550  |//Backlight Display
                             6237 ; 551  |#define BACKLIGHT_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6238 ; 552  |#define BACKLIGHT_TITLE_Y_POS        TOP_OF_SCREEN+24
                             6239 ; 553  |#define BACKLIGHT_STATE_X_POS        LEFT_OF_SCREEN+0
                             6240 ; 554  |#define BACKLIGHT_STATE_Y_POS        (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             6241 ; 555  |
                             6242 ; 556  |//settings title display
                             6243 ; 557  |#define SETTINGS_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6244 ; 558  |#define SETTINGS_TITLE_Y_POS        TOP_OF_SCREEN+8
                             6245 ; 559  |//jpeg display title display
                             6246 ; 560  |#define JPEG_DISPLAY_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6247 ; 561  |#define JPEG_DISPLAY_TITLE_Y_POS        TOP_OF_SCREEN+8
                             6248 ; 562  |//erase files title display
                             6249 ; 563  |#define ERASE_TITLE_X_POS           LEFT_OF_SCREEN+0
                             6250 ; 564  |#define ERASE_TITLE_Y_POS           TOP_OF_SCREEN+8
                             6251 ; 565  |
                             6252 ; 566  |// Splashscreen
                             6253 ; 567  |#ifdef LDS514_LCD
                             6254 ; 568  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6255 ; 569  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6256 ; 570  |#define SPLASH_SCREEN_X_SIZE        96
                             6257 ; 571  |#define SPLASH_SCREEN_Y_SIZE        64
                             6258 ; 572  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6259 ; 573  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6260 ; 574  |#endif
                             6261 ; 575  |
                             6262 ; 576  |#ifdef ILI814_LCD
                             6263 ; 577  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6264 ; 578  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6265 ; 579  |#define SPLASH_SCREEN_X_SIZE        96
                             6266 ; 580  |#define SPLASH_SCREEN_Y_SIZE        64
                             6267 ; 581  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6268 ; 582  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 103

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6269 ; 583  |#endif
                             6270 ; 584  |
                             6271 ; 585  |#ifdef ML9341_LCD
                             6272 ; 586  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6273 ; 587  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6274 ; 588  |#define SPLASH_SCREEN_X_SIZE        96
                             6275 ; 589  |#define SPLASH_SCREEN_Y_SIZE        96
                             6276 ; 590  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6277 ; 591  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6278 ; 592  |#endif
                             6279 ; 593  |
                             6280 ; 594  |#ifdef SSD1332_LCD
                             6281 ; 595  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6282 ; 596  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6283 ; 597  |#define SPLASH_SCREEN_X_SIZE        96
                             6284 ; 598  |#define SPLASH_SCREEN_Y_SIZE        64
                             6285 ; 599  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6286 ; 600  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6287 ; 601  |#endif
                             6288 ; 602  |
                             6289 ; 603  |#ifdef S6B33B0A_LCD
                             6290 ; 604  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6291 ; 605  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN + 16
                             6292 ; 606  |#define SPLASH_SCREEN_X_SIZE        80
                             6293 ; 607  |#define SPLASH_SCREEN_Y_SIZE        48
                             6294 ; 608  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6295 ; 609  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6296 ; 610  |#endif
                             6297 ; 611  |
                             6298 ; 612  |#ifdef SED15XX_LCD
                             6299 ; 613  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6300 ; 614  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN 
                             6301 ; 615  |#define SPLASH_SCREEN_X_SIZE        128
                             6302 ; 616  |#define SPLASH_SCREEN_Y_SIZE        64    
                             6303 ; 617  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6304 ; 618  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6305 ; 619  |#endif
                             6306 ; 620  |
                             6307 ; 621  |// FM tuner
                             6308 ; 622  |#define FM_TUNER_FREQUENCY_X_POS    LEFT_OF_SCREEN+30
                             6309 ; 623  |#define FM_TUNER_FREQUENCY_Y_POS    TOP_OF_SCREEN+24
                             6310 ; 624  |#define FM_TUNER_FREQUENCY_X_SIZE   CHAR_SIZE_X*10
                             6311 ; 625  |#define FM_TUNER_FREQUENCY_Y_SIZE   CHAR_SIZE_Y
                             6312 ; 626  |#define FM_TUNER_FREQUENCY_DOT_X_POS    FM_TUNER_FREQUENCY_X_POS+CHAR_SIZE_X*3
                             6313 ; 627  |#define FM_TUNER_FRAC_FREQUENCY_X_POS    FM_TUNER_FREQUENCY_DOT_X_POS+3
                             6314 ; 628  |
                             6315 ; 629  |#define FM_TUNER_PRESET_X_POS       LEFT_OF_SCREEN+30
                             6316 ; 630  |#define FM_TUNER_PRESET_Y_POS       TOP_OF_SCREEN+34
                             6317 ; 631  |#define FM_TUNER_PRESET_X_SIZE      CHAR_SIZE_X*5
                             6318 ; 632  |#define FM_TUNER_PRESET_Y_SIZE      CHAR_SIZE_Y
                             6319 ; 633  |
                             6320 ; 634  |#define FM_TUNER_PILOT_X_POS       LEFT_OF_SCREEN+30
                             6321 ; 635  |#define FM_TUNER_PILOT_Y_POS       TOP_OF_SCREEN+44
                             6322 ; 636  |
                             6323 ; 637  |// About menu
                             6324 ; 638  |#define ABOUT_TITLE_X_POS           LEFT_OF_SCREEN+0
                             6325 ; 639  |#define ABOUT_TITLE_Y_POS           TOP_OF_SCREEN+LCD_SIZE_ROW
                             6326 ; 640  |// starting row -- use offsets for the rest
                             6327 ; 641  |#define ABOUT_LINE_LABEL_X_POS      LEFT_OF_SCREEN+0
                             6328 ; 642  |#define ABOUT_LINE_LABEL_Y_POS      ABOUT_TITLE_Y_POS+(2*LCD_SIZE_ROW)
                             6329 ; 643  |
                             6330 ; 644  |#ifdef PLAYER_STRESS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 104

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6331 ; 645  |#define STRESS_TEST_X_POS       LEFT_OF_SCREEN
                             6332 ; 646  |#define STRESS_TEST_Y_POS       TOP_OF_SCREEN+40
                             6333 ; 647  |#define STRESS_TEST_X_SIZE      SCREEN_WIDTH
                             6334 ; 648  |#define STRESS_TEST_Y_SIZE      8
                             6335 ; 649  |#endif
                             6336 ; 650  |
                             6337 ; 651  |
                             6338 ; 652  |// Delete Menu
                             6339 ; 653  |#define WARNING_MSG_LINE1_X         LEFT_OF_SCREEN
                             6340 ; 654  |#define WARNING_MSG_LINE1_Y         (LCD_FIRST_ROW_NUM+1)*LCD_SIZE_ROW
                             6341 ; 655  |#define WARNING_MSG_LINE2_X         LEFT_OF_SCREEN
                             6342 ; 656  |#define WARNING_MSG_LINE2_Y         (LCD_FIRST_ROW_NUM+2)*LCD_SIZE_ROW
                             6343 ; 657  |#define WARNING_MSG_FILE_X          LEFT_OF_SCREEN
                             6344 ; 658  |#define WARNING_MSG_FILE_Y          (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             6345 ; 659  |#define WARNING_MSG_YES_X           LEFT_OF_SCREEN
                             6346 ; 660  |#define WARNING_MSG_YES_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             6347 ; 661  |#define DELETE_FAIL_MSG_X           LEFT_OF_SCREEN
                             6348 ; 662  |#define DELETE_FAIL_MSG_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             6349 ; 663  |
                             6350 ; 664  |_reentrant void DisplayClear (void);
                             6351 ; 665  |_reentrant void DisplayLowBattery (void);
                             6352 ; 666  |
                             6353 ; 667  |_reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr);
                             6354 ; 668  |
                             6355 ; 669  |_reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr);
                             6356 ; 670  |#ifdef WOW
                             6357 ; 671  |_reentrant int DisplayBar( int bDisplay, int step, void *pPtr);
                             6358 ; 672  |#endif
                             6359 ; 673  |extern _X BOOL g_bSongStringScroll;
                             6360 ; 674  |extern _X INT  g_iSongStringOffset;
                             6361 ; 675  |extern _X INT  g_iSongStringLength;
                             6362 ; 676  |
                             6363 ; 677  |extern _X BOOL g_bArtistStringScroll;
                             6364 ; 678  |extern _X INT  g_iArtistStringOffset;
                             6365 ; 679  |extern _X INT  g_iArtistStringLength;
                             6366 ; 680  |
                             6367 ; 681  |
                             6368 ; 682  |extern _X BOOL g_bAlbumStringScroll;
                             6369 ; 683  |extern _X INT  g_iAlbumStringOffset;
                             6370 ; 684  |extern _X INT  g_iAlbumStringLength;
                             6371 ; 685  |extern int g_iVolume_Control_Mode;
                             6372 ; 686  |extern int g_iAB_Control_Mode;
                             6373 ; 687  |
                             6374 ; 688  |
                             6375 ; 689  |#endif //_DISPLAY_H
                             6376 
                             6378 
                             6379 ; 5    |
                             6380 ; 6    |//Display lists is very LCD centric
                             6381 ; 7    |
                             6382 ; 8    |
                             6383 ; 9    |//Each menu item contains which page it belongs on, the resource required to display this,
                                   and the
                             6384 ; 10   |//X and Y position.  All Items on the same page as the selected item will be displayed usi
                                  ng the
                             6385 ; 11   |//coordinates listed below.
                             6386 ; 12   |struct MenuItem
                             6387 ; 13   |{
                             6388 ; 14   |    int m_iPage;
                             6389 ; 15   |    int m_iResource;
                             6390 ; 16   |    int m_ixPos;
                             6391 ; 17   |    int m_iyPos;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 105

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6392 ; 18   |};
                             6393 ; 19   |
                             6394 ; 20   |//The PagedListStructure contains the message used to display items in the list, 
                             6395 ; 21   |//the message used to display the selected item in the list, the number of items
                             6396 ; 22   |//in the list, and a pointer to an array of these items.
                             6397 ; 23   |struct PagedListStructure
                             6398 ; 24   |{
                             6399 ; 25   |    int m_iNormalDisplayMsg;
                             6400 ; 26   |    int m_iSelectedDisplayMsg;
                             6401 ; 27   |    int m_iItems;
                             6402 ; 28   |    struct MenuItem *m_pItems;
                             6403 ; 29   |};
                             6404 ; 30   |
                             6405 ; 31   |_reentrant int DisplayPagedList(int iSelectedItem, int iTitle, void*ListStructure);
                             6406 ; 32   |
                             6407 ; 33   |// iTitle values
                             6408 ; 34   |#define BITMAP_SETTINGS_TITLE_NUM 1 //sdk2.1 for displaying title bitmap SETTINGS. 
                             6409 ; 35   |#define BITMAP_ERASE_TITLE_NUM    2 //sdk2.1 for displaying title bitmap ERASE. 
                             6410 ; 36   |#define BITMAP_TEST_TITLE_NUM    3 
                             6411 ; 37   |#define BITMAP_RECORD_SETTINGS_TITLE_NUM 4
                             6412 ; 38   |
                             6413 ; 39   |#ifdef JPEG_APP
                             6414 ; 40   |#define BITMAP_JPEG_DISPLAY_TITLE_NUM 5 //sdk2.1 for displaying title bitmap JPEG DISPLAY.
                                   
                             6415 ; 41   |#endif
                             6416 ; 42   |
                             6417 ; 43   |#endif
                             6418 
                             6420 
                             6421 ; 18   |#include "menus.h"
                             6422 
                             6424 
                             6425 ; 1    |#ifndef _MENU_H
                             6426 ; 2    |#define _MENU_H
                             6427 ; 3    |
                             6428 ; 4    |#include "types.h"
                             6429 
                             6431 
                             6432 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6433 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6434 ; 3    |//
                             6435 ; 4    |// Filename: types.h
                             6436 ; 5    |// Description: Standard data types
                             6437 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6438 ; 7    |
                             6439 ; 8    |#ifndef _TYPES_H
                             6440 ; 9    |#define _TYPES_H
                             6441 ; 10   |
                             6442 ; 11   |// TODO:  move this outta here!
                             6443 ; 12   |#if !defined(NOERROR)
                             6444 ; 13   |#define NOERROR 0
                             6445 ; 14   |#define SUCCESS 0
                             6446 ; 15   |#endif 
                             6447 ; 16   |#if !defined(SUCCESS)
                             6448 ; 17   |#define SUCCESS  0
                             6449 ; 18   |#endif
                             6450 ; 19   |#if !defined(ERROR)
                             6451 ; 20   |#define ERROR   -1
                             6452 ; 21   |#endif
                             6453 ; 22   |#if !defined(FALSE)
                             6454 ; 23   |#define FALSE 0
                             6455 ; 24   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 106

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6456 ; 25   |#if !defined(TRUE)
                             6457 ; 26   |#define TRUE  1
                             6458 ; 27   |#endif
                             6459 ; 28   |
                             6460 ; 29   |#if !defined(NULL)
                             6461 ; 30   |#define NULL 0
                             6462 ; 31   |#endif
                             6463 ; 32   |
                             6464 ; 33   |#define MAX_INT     0x7FFFFF
                             6465 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6466 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6467 ; 36   |#define MAX_ULONG   (-1) 
                             6468 ; 37   |
                             6469 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6470 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6471 ; 40   |
                             6472 ; 41   |
                             6473 ; 42   |#define BYTE    unsigned char       // btVarName
                             6474 ; 43   |#define CHAR    signed char         // cVarName
                             6475 ; 44   |#define USHORT  unsigned short      // usVarName
                             6476 ; 45   |#define SHORT   unsigned short      // sVarName
                             6477 ; 46   |#define WORD    unsigned int        // wVarName
                             6478 ; 47   |#define INT     signed int          // iVarName
                             6479 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6480 ; 49   |#define LONG    signed long         // lVarName
                             6481 ; 50   |#define BOOL    unsigned int        // bVarName
                             6482 ; 51   |#define FRACT   _fract              // frVarName
                             6483 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6484 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6485 ; 54   |#define FLOAT   float               // fVarName
                             6486 ; 55   |#define DBL     double              // dVarName
                             6487 ; 56   |#define ENUM    enum                // eVarName
                             6488 ; 57   |#define CMX     _complex            // cmxVarName
                             6489 ; 58   |typedef WORD UCS3;                   // 
                             6490 ; 59   |
                             6491 ; 60   |#define UINT16  unsigned short
                             6492 ; 61   |#define UINT8   unsigned char   
                             6493 ; 62   |#define UINT32  unsigned long
                             6494 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6495 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6496 ; 65   |#define WCHAR   UINT16
                             6497 ; 66   |
                             6498 ; 67   |//UINT128 is 16 bytes or 6 words
                             6499 ; 68   |typedef struct UINT128_3500 {   
                             6500 ; 69   |    int val[6];     
                             6501 ; 70   |} UINT128_3500;
                             6502 ; 71   |
                             6503 ; 72   |#define UINT128   UINT128_3500
                             6504 ; 73   |
                             6505 ; 74   |// Little endian word packed byte strings:   
                             6506 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6507 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6508 ; 77   |// Little endian word packed byte strings:   
                             6509 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6510 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6511 ; 80   |
                             6512 ; 81   |// Declare Memory Spaces To Use When Coding
                             6513 ; 82   |// A. Sector Buffers
                             6514 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             6515 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 107

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6516 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             6517 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             6518 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             6519 ; 88   |// B. Media DDI Memory
                             6520 ; 89   |#define MEDIA_DDI_MEM _Y
                             6521 ; 90   |
                             6522 ; 91   |
                             6523 ; 92   |
                             6524 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             6525 ; 94   |// Examples of circular pointers:
                             6526 ; 95   |//    INT CIRC cpiVarName
                             6527 ; 96   |//    DWORD CIRC cpdwVarName
                             6528 ; 97   |
                             6529 ; 98   |#define RETCODE INT                 // rcVarName
                             6530 ; 99   |
                             6531 ; 100  |// generic bitfield structure
                             6532 ; 101  |struct Bitfield {
                             6533 ; 102  |    unsigned int B0  :1;
                             6534 ; 103  |    unsigned int B1  :1;
                             6535 ; 104  |    unsigned int B2  :1;
                             6536 ; 105  |    unsigned int B3  :1;
                             6537 ; 106  |    unsigned int B4  :1;
                             6538 ; 107  |    unsigned int B5  :1;
                             6539 ; 108  |    unsigned int B6  :1;
                             6540 ; 109  |    unsigned int B7  :1;
                             6541 ; 110  |    unsigned int B8  :1;
                             6542 ; 111  |    unsigned int B9  :1;
                             6543 ; 112  |    unsigned int B10 :1;
                             6544 ; 113  |    unsigned int B11 :1;
                             6545 ; 114  |    unsigned int B12 :1;
                             6546 ; 115  |    unsigned int B13 :1;
                             6547 ; 116  |    unsigned int B14 :1;
                             6548 ; 117  |    unsigned int B15 :1;
                             6549 ; 118  |    unsigned int B16 :1;
                             6550 ; 119  |    unsigned int B17 :1;
                             6551 ; 120  |    unsigned int B18 :1;
                             6552 ; 121  |    unsigned int B19 :1;
                             6553 ; 122  |    unsigned int B20 :1;
                             6554 ; 123  |    unsigned int B21 :1;
                             6555 ; 124  |    unsigned int B22 :1;
                             6556 ; 125  |    unsigned int B23 :1;
                             6557 ; 126  |};
                             6558 ; 127  |
                             6559 ; 128  |union BitInt {
                             6560 ; 129  |        struct Bitfield B;
                             6561 ; 130  |        int        I;
                             6562 ; 131  |};
                             6563 ; 132  |
                             6564 ; 133  |#define MAX_MSG_LENGTH 10
                             6565 ; 134  |struct CMessage
                             6566 ; 135  |{
                             6567 ; 136  |        unsigned int m_uLength;
                             6568 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             6569 ; 138  |};
                             6570 ; 139  |
                             6571 ; 140  |typedef struct {
                             6572 ; 141  |    WORD m_wLength;
                             6573 ; 142  |    WORD m_wMessage;
                             6574 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             6575 ; 144  |} Message;
                             6576 ; 145  |
                             6577 ; 146  |struct MessageQueueDescriptor
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 108

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6578 ; 147  |{
                             6579 ; 148  |        int *m_pBase;
                             6580 ; 149  |        int m_iModulo;
                             6581 ; 150  |        int m_iSize;
                             6582 ; 151  |        int *m_pHead;
                             6583 ; 152  |        int *m_pTail;
                             6584 ; 153  |};
                             6585 ; 154  |
                             6586 ; 155  |struct ModuleEntry
                             6587 ; 156  |{
                             6588 ; 157  |    int m_iSignaledEventMask;
                             6589 ; 158  |    int m_iWaitEventMask;
                             6590 ; 159  |    int m_iResourceOfCode;
                             6591 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             6592 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             6593 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             6594 ; 163  |    int m_uTimeOutHigh;
                             6595 ; 164  |    int m_uTimeOutLow;
                             6596 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             6597 ; 166  |};
                             6598 ; 167  |
                             6599 ; 168  |union WaitMask{
                             6600 ; 169  |    struct B{
                             6601 ; 170  |        unsigned int m_bNone     :1;
                             6602 ; 171  |        unsigned int m_bMessage  :1;
                             6603 ; 172  |        unsigned int m_bTimer    :1;
                             6604 ; 173  |        unsigned int m_bButton   :1;
                             6605 ; 174  |    } B;
                             6606 ; 175  |    int I;
                             6607 ; 176  |} ;
                             6608 ; 177  |
                             6609 ; 178  |
                             6610 ; 179  |struct Button {
                             6611 ; 180  |        WORD wButtonEvent;
                             6612 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             6613 ; 182  |};
                             6614 ; 183  |
                             6615 ; 184  |struct Message {
                             6616 ; 185  |        WORD wMsgLength;
                             6617 ; 186  |        WORD wMsgCommand;
                             6618 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6619 ; 188  |};
                             6620 ; 189  |
                             6621 ; 190  |union EventTypes {
                             6622 ; 191  |        struct CMessage msg;
                             6623 ; 192  |        struct Button Button ;
                             6624 ; 193  |        struct Message Message;
                             6625 ; 194  |};
                             6626 ; 195  |
                             6627 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6628 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6629 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             6630 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6631 ; 200  |
                             6632 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6633 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6634 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             6635 ; 204  |
                             6636 ; 205  |#if DEBUG
                             6637 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6638 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 109

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6639 ; 208  |#else 
                             6640 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             6641 ; 210  |#define DebugBuildAssert(x)    
                             6642 ; 211  |#endif
                             6643 ; 212  |
                             6644 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6645 ; 214  |//  #pragma asm
                             6646 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6647 ; 216  |//  #pragma endasm
                             6648 ; 217  |
                             6649 ; 218  |
                             6650 ; 219  |#ifdef COLOR_262K
                             6651 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             6652 ; 221  |#elif defined(COLOR_65K)
                             6653 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             6654 ; 223  |#else
                             6655 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             6656 ; 225  |#endif
                             6657 ; 226  |    
                             6658 ; 227  |#endif // #ifndef _TYPES_H
                             6659 
                             6661 
                             6662 ; 5    |
                             6663 ; 6    |#define TIMER_ANIMATE           0
                             6664 ; 7    |#define TIMER_AUTO_SHUTDOWN     1
                             6665 ; 8    |#define TIMER_BATT_CHK          2
                             6666 ; 9    |#define TIMER_SONG_CHANGE       3
                             6667 ; 10   |#define TIMER_TUNER                             4
                             6668 ; 11   |#define TIMER_BACKLIGHT                 5
                             6669 ; 12   |#define TIMER_FFRWND                6
                             6670 ; 13   |#define TIMER_BATTERY_CHARGER   7
                             6671 ; 14   |#define TIMER_TIMEDATE                  8
                             6672 ; 15   |#define TIMER_JPEG_DECODER_CALLBACK 6 //shared with TIMER_FFRWND since they won't use toge
                                  ther
                             6673 ; 16   |#define TIMER_APIC_UPDATE               9
                             6674 ; 17   |
                             6675 ; 18   |#define MENU_MSG_ANIMATE            MENU_LAST_MSG_ID+1
                             6676 ; 19   |#define MENU_MSG_AUTOSHUTDOWN       MENU_LAST_MSG_ID+2
                             6677 ; 20   |#define MENU_SONG_CHANGE_TIMEOUT    MENU_LAST_MSG_ID+3
                             6678 ; 21   |#define MENU_TUNER_READY                        MENU_LAST_MSG_ID+4
                             6679 ; 22   |#define MENU_MSG_TURN_OFF_BACKLIGHT MENU_LAST_MSG_ID+5
                             6680 ; 23   |#define MENU_MSG_SEND_FF            MENU_LAST_MSG_ID+6
                             6681 ; 24   |#define MENU_MSG_SEND_RWND          MENU_LAST_MSG_ID+7
                             6682 ; 25   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             6683 ; 26   |#define MENU_MSG_REFRESH_TIMEDATE       MENU_LAST_MSG_ID+9
                             6684 ; 27   |#ifdef USE_PLAYLIST3
                             6685 ; 28   |#define MENU_PAGE_ITEM_COUNT    (4)
                             6686 ; 29   |#define MENU_ITEM_HEIGHT                (8)
                             6687 ; 30   |#define MENU_ITEM_X_OFFSET      (0)
                             6688 ; 31   |#define MENU_ITEM_Y_OFFSET      (16)
                             6689 ; 32   |
                             6690 ; 33   |#define PLAYLIST_ENABLE         (0)
                             6691 ; 34   |#endif
                             6692 ; 35   |#define ANIMATE_PERIOD          (100)
                             6693 ; 36   |#define MENU_MSG_JPEG_CALLBACK            MENU_LAST_MSG_ID+10
                             6694 ; 37   |#define MENU_JPEG_THUMBNAIL_CURSOR  MENU_LAST_MSG_ID+11
                             6695 ; 38   |#define MENU_JPEG_NEXT_PICTURE          MENU_LAST_MSG_ID+12
                             6696 ; 39   |#define MENU_MSG_APIC_UPDATE            MENU_LAST_MSG_ID+13
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 110

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6697 ; 40   |#ifdef USE_PLAYLIST5
                             6698 ; 41   |#define MENU_MSG_PL5_PLAY_SONG          MENU_LAST_MSG_ID+14
                             6699 ; 42   |#endif
                             6700 ; 43   |
                             6701 ; 44   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             6702 ; 45   |#define FILE_NAME_BUFFER_SIZE  7
                             6703 ; 46   |#define TIMER_JPEG_DECODER_TIMEOUT_MS 5
                             6704 ; 47   |
                             6705 ; 48   |// used with shutdown menu
                             6706 ; 49   |// FORCESHUTDOWN does not allow abort
                             6707 ; 50   |// USERSHUTDOWN allows user abort if PH_STOP is not held long enough
                             6708 ; 51   |#define FORCESHUTDOWN                   TRUE
                             6709 ; 52   |#define USERSHUTDOWN                    FALSE
                             6710 ; 53   |
                             6711 ; 54   |// if low battery display low battery message
                             6712 ; 55   |#define LOWBATT                                 TRUE
                             6713 ; 56   |#define REGBATT                                 FALSE
                             6714 ; 57   |
                             6715 ; 58   |//Backlight Define Statements
                             6716 ; 59   |#ifdef CLCD
                             6717 ; 60   |#ifdef CLCD_16BIT
                             6718 ; 61   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH0AR.I
                             6719 ; 62   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             6720 ; 63   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             6721 ; 64   |#define BACKLIGHT_ON                            0x06C000
                             6722 ; 65   |#define BACKLIGHT_OFF                           0x024000
                             6723 ; 66   |#else
                             6724 ; 67   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH2AR.I
                             6725 ; 68   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             6726 ; 69   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             6727 ; 70   |#define BACKLIGHT_ON                            0x006000
                             6728 ; 71   |#define BACKLIGHT_OFF                           0x002000
                             6729 ; 72   |#endif
                             6730 ; 73   |#else
                             6731 ; 74   |#define BACKLIGHT_CONTROL_REGISTER              HW_GP0DOR.B.B9
                             6732 ; 75   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9
                             6733 ; 76   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             6734 ; 77   |#define BACKLIGHT_ON                            TRUE
                             6735 ; 78   |#define BACKLIGHT_OFF                           FALSE
                             6736 ; 79   |#endif
                             6737 ; 80   |#define BACKLIGHT_TIME                                          5000            //5 second
                                  s
                             6738 ; 81   |
                             6739 ; 82   |// used with NextEQ / NextPlayMode to indicate direction
                             6740 ; 83   |#define INCREMENT 1
                             6741 ; 84   |#define DECREMENT 0
                             6742 ; 85   |
                             6743 ; 86   |//These two sit outside the boundary of MENU_FIRST and MENU_LAST simply because they're
                             6744 ; 87   |//states that aren't included in the displayed list.
                             6745 ; 88   |#define MENU_EXIT       101
                             6746 ; 89   |#define MENU_MAIN       100
                             6747 ; 90   |
                             6748 ; 91   |// menu flags
                             6749 ; 92   |#define MENU_FLAG_POWER_DOWN_ENABLED    B0      // when clear, disable tracking
                             6750 ; 93   |#define MENU_FLAG_ESCAPE_TO_MUSIC               B1      // when set, escape all menu nesti
                                  ng to music
                             6751 ; 94   |#define MENU_FLAG_SAVE_CHANGES          B2  // true if fast escape interrupted by save cha
                                  nges?
                             6752 ; 95   |#if (defined USE_PLAYLIST3) || (defined USE_PLAYLIST5)
                             6753 ; 96   |#define MENU_FLAG_ESCAPE_TO_RECORD              B2      // when set, escape all menu nesti
                                  ng to voice/fm menu and start recording
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 111

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6754 ; 97   |#define MENU_FLAG_RETURN_TO_MUSIC               B3      // when set, escape all menu nesti
                                  ng to music
                             6755 ; 98   |#endif
                             6756 ; 99   |
                             6757 ; 100  |#define LANGUAGES_ENG   0
                             6758 ; 101  |#define LANGUAGES_VIE   1
                             6759 ; 102  |#define LANGUAGES_FIRST LANGUAGES_ENG
                             6760 ; 103  |#define LANGUAGES_LAST          LANGUAGES_VIE
                             6761 ; 104  |
                             6762 ; 105  |// 1 word menu variable -- bit flags
                             6763 ; 106  |extern struct Bitfield g_MenuFlags;
                             6764 ; 107  |
                             6765 ; 108  |// This data type is declared in mainmenu.c, but is externed here for all other menus.
                             6766 ; 109  |extern union EventTypes gEventInfo;
                             6767 ; 110  |
                             6768 ; 111  |//each menu should set g_iCurrentMenu to make sure the menu icon shows up correctly.
                             6769 ; 112  |extern INT g_iCurrentMenu;
                             6770 ; 113  |
                             6771 ; 114  |//Backlight State
                             6772 ; 115  |extern INT g_iBackLightState;
                             6773 ; 116  |
                             6774 ; 117  |//Language state
                             6775 ; 118  |extern INT g_iLanguage;
                             6776 ; 119  |
                             6777 ; 120  |//Export all Menu prototypes for calls allowed from other code banks
                             6778 ; 121  |void _reentrant UserTask(int a, int b, int *pPtr);
                             6779 ; 122  |_reentrant INT ShutdownMenu( INT iIgnored1, INT iIgnored2, INT *pPtr);
                             6780 ; 123  |_reentrant INT SplashScreen( INT iResource, INT iMilliseconds, INT *pPtr);
                             6781 ; 124  |int _reentrant MusicMenu(INT a, INT b, INT *c);
                             6782 ; 125  |#ifdef USE_PLAYLIST3
                             6783 ; 126  |int _reentrant PlayMusicMenu(INT a, INT b, INT *c);
                             6784 ; 127  |int _reentrant NewMusicMenu(INT a, INT b, INT *c);
                             6785 ; 128  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             6786 ; 129  |#endif // #ifdef USE_PLAYLIST3
                             6787 ; 130  |#ifdef MOTION_VIDEO
                             6788 ; 131  |int _reentrant MotionVideoMenu(INT a, INT b, INT *c);
                             6789 ; 132  |#endif
                             6790 ; 133  |#ifdef JPEG_APP
                             6791 ; 134  |int _reentrant JpegDisplayMenu(int a, int b, int *pPtr);
                             6792 ; 135  |int _reentrant JpegManualMenu(int a, int b, int *pPtr);
                             6793 ; 136  |int _reentrant JpegSlideshowMenu(int a, int b, int *pPtr);
                             6794 ; 137  |int _reentrant JpegThumbnailMenu(int a, int b, int *pPtr);
                             6795 ; 138  |#endif
                             6796 ; 139  |int _reentrant SpectrogramMenu(INT a, INT b, INT *pPtr);
                             6797 ; 140  |int _reentrant VoiceMenu(int a, int b, int *c);
                             6798 ; 141  |int _reentrant SettingsMenu(int a, int b, int *pPtr);
                             6799 ; 142  |int _reentrant EqMenu(int a, int b, int *pPtr);
                             6800 ; 143  |int _reentrant SendEQ(int iCurrentEQ, int b, int *pPtr);
                             6801 ; 144  |
                             6802 ; 145  |int _reentrant PlayModeMenu(int a, int b, int *pPtr);
                             6803 ; 146  |int _reentrant NextPlayMode(int iDirection, int b, int *c);
                             6804 ; 147  |int _reentrant ContrastMenu(int a, int b, int *pPtr);
                             6805 ; 148  |int _reentrant AboutMenu(int a, int b, int *pPtr);
                             6806 ; 149  |#ifdef USE_PLAYLIST5
                             6807 ; 150  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             6808 ; 151  |#endif
                             6809 ; 152  |int _reentrant DeleteMenu(int a, int b, int *pPtr);
                             6810 ; 153  |int _reentrant PwrSavingsMenu(int a, int b, int *pPtr);
                             6811 ; 154  |int _reentrant BackLightMenu(int a, int b, int *pPtr);
                             6812 ; 155  |int _reentrant RecordSettingsMenu(int a, int b, int *pPtr);
                             6813 ; 156  |int _reentrant TimeDateMenu(int a, int b, int *pPtr);
                             6814 ; 157  |int _reentrant SetTimeMenu(int a, int b, int *pPtr);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 112

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6815 ; 158  |int _reentrant SetDateMenu(int a, int b, int *pPtr);
                             6816 ; 159  |
                             6817 ; 160  |int _reentrant TestMenu(int a, int b, int *pPtr);
                             6818 ; 161  |void _reentrant RecordTestMenu(void);
                             6819 ; 162  |
                             6820 ; 163  |int _reentrant FMTunerMenu(int a, int b, int *c);
                             6821 ; 164  |int _reentrant InitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             6822 ; 165  |int _reentrant HandlePlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             6823 ; 166  |int _reentrant ExitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             6824 ; 167  |_reentrant int InitRecorderStateMachine(int EncodingType, int InputSource, int *c);
                             6825 ; 168  |_reentrant int HandleRecorderStateMachine(int a, int b, int *c);
                             6826 ; 169  |_reentrant int ExitRecorderStateMachine(int InputSource, int b, int *c);
                             6827 ; 170  |int _reentrant NextEQ(INT iDirection, INT b, INT *c);
                             6828 ; 171  |_reentrant INT RecordVoiceFile(INT a, INT b, INT *pPtr);
                             6829 ; 172  |_reentrant int RefreshDisplay           ( int iDisplayHint, int a, int *pPtr);
                             6830 ; 173  |_reentrant void DisplayClearDisplay      ( int iDisplayHint, int a, int *pPtr);
                             6831 ; 174  |_reentrant int DisplayEQIcon            ( int iDisplayHint, int a, int *pPtr);
                             6832 ; 175  |_reentrant int DisplayVolume            ( int iDisplayHint, int a, int *pPtr);
                             6833 ; 176  |_reentrant int DisplayShutdownProgress  ( int iDisplayHint, int a, int *pPtr);
                             6834 ; 177  |_reentrant int DisplayDefragmentstore  ( int iDisplayHint, int a, int *pPtr);
                             6835 ; 178  |_reentrant int DisplayKickOff           ( int iDisplayHint, int a, int *pPtr);
                             6836 ; 179  |_reentrant int DisplayKickOffLocked     ( int iDisplayHint, int a, int *pPtr);
                             6837 ; 180  |_reentrant void DisplayLockIcon          ( int iDisplayHint, int a, int *pPtr);
                             6838 ; 181  |_reentrant void ChangePlaySet(INT mode);
                             6839 ; 182  |void _reentrant UpdateAutoShutdownTimer (void);
                             6840 ; 183  |int _reentrant SetPwrSetting (int iCurrentPwrSetting, int b, int *pPtr);
                             6841 ; 184  |int  _reentrant SendPlayMode(int iCurrentPlayMode, int b, int *pPtr);
                             6842 ; 185  |_reentrant int DeleteFilePrompt(int a,int b, int *pPtr);
                             6843 ; 186  |#endif
                             6844 ; 187  |
                             6845 
                             6847 
                             6848 ; 19   |#include "mainmenu.h"
                             6849 
                             6851 
                             6852 ; 1    |#ifndef _MAIN_MENU_H
                             6853 ; 2    |#define _MAIN_MENU_H
                             6854 ; 3    |
                             6855 ; 4    |// menus in mainmenu
                             6856 ; 5    |#define MAINMENU_FIRST  0
                             6857 ; 6    |
                             6858 ; 7    |enum _MENU_ID
                             6859 ; 8    |{
                             6860 ; 9    |        MENU_MUSIC = 0,
                             6861 ; 10   |#ifdef JPEG_APP
                             6862 ; 11   |        MENU_JPEG_DISPLAY,
                             6863 ; 12   |#endif
                             6864 ; 13   |#ifdef MOTION_VIDEO
                             6865 ; 14   |        MENU_MVIDEO,
                             6866 ; 15   |#endif
                             6867 ; 16   |        MENU_VOICE,
                             6868 ; 17   |
                             6869 ; 18   |/*This version does not use PL5
                             6870 ; 19   |#ifdef USE_PLAYLIST5
                             6871 ; 20   |#ifndef REMOVE_FM
                             6872 ; 21   |    MENU_FMREC,
                             6873 ; 22   |#endif
                             6874 ; 23   |    MENU_LINEIN,
                             6875 ; 24   |#ifdef AUDIBLE
                             6876 ; 25   |        MENU_AUDIBLE,
                             6877 ; 26   |#endif
                             6878 ; 27   |#endif  // #ifdef USE_PLAYLIST5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 113

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6879 ; 28   |*/
                             6880 ; 29   |
                             6881 ; 30   |#ifdef USE_PLAYLIST3
                             6882 ; 31   |#ifdef AUDIBLE
                             6883 ; 32   |        MENU_AUDIBLE,
                             6884 ; 33   |#endif
                             6885 ; 34   |#endif
                             6886 ; 35   |#ifndef REMOVE_FM
                             6887 ; 36   |        MENU_FMTUNER,
                             6888 ; 37   |#endif
                             6889 ; 38   |        MENU_RECORD,
                             6890 ; 39   |        MENU_SETTINGS,
                             6891 ; 40   |        MENU_SHUTDOWN,
                             6892 ; 41   |        MENU_TIME_DATE,
                             6893 ; 42   |        MENU_AB,
                             6894 ; 43   |        MENU_DELETE,
                             6895 ; 44   |        MENU_ABOUT,
                             6896 ; 45   |#ifdef SPECTRUM_ANAL
                             6897 ; 46   |        MENU_SPECTROGRAM,
                             6898 ; 47   |#endif
                             6899 ; 48   |        MENU_MAIN_EXIT
                             6900 ; 49   |};
                             6901 ; 50   |
                             6902 ; 51   |
                             6903 ; 52   |#define MAINMENU_LAST    MENU_MAIN_EXIT
                             6904 ; 53   |#define MAINMENU_COUNT  (MAINMENU_LAST+1)
                             6905 ; 54   |
                             6906 ; 55   |#ifdef S6B33B0A_LCD
                             6907 ; 56   |#define MAINMENU_PAGE1_COUNT    MAINMENU_COUNT
                             6908 ; 57   |#endif
                             6909 ; 58   |
                             6910 ; 59   |#ifdef SED15XX_LCD
                             6911 ; 60   |#define MAINMENU_PAGE1_COUNT    4
                             6912 ; 61   |#endif
                             6913 ; 62   |
                             6914 ; 63   |
                             6915 ; 64   |// Media error constants
                             6916 ; 65   |// Each device gets 5 bits for error codes, in the global g_FSinitErrorCode.
                             6917 ; 66   |// If there is no external device, the internal device uses bits 0-4.  If there
                             6918 ; 67   |// is an external device, the internal device is shifted up 5 bits (to bits 5-9),
                             6919 ; 68   |// and the external device uses bits 0-4.  (More than one external device is not
                             6920 ; 69   |// supported in the current code.)
                             6921 ; 70   |
                             6922 ; 71   |#define ERROR_ON_INTERNAL_MEDIA         0x0F
                             6923 ; 72   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                             6924 ; 73   |
                             6925 ; 74   |#define ERROR_ON_EXTERNAL_MEDIA                         0x0E
                             6926 ; 75   |#define EXTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                             6927 ; 76   |
                             6928 ; 77   |#define ERROR_ON_INTERNAL_MEDIA_SHIFTED         0x01E0
                             6929 ; 78   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT_SHIFTED      0x020
                             6930 ; 79   |
                             6931 ; 80   |#ifdef USE_PLAYLIST3
                             6932 ; 81   |extern INT  g_current_index;
                             6933 ; 82   |extern INT  g_current_size;
                             6934 ; 83   |extern _packed BYTE g_strMusicLib_FilePath[];
                             6935 ; 84   |extern _packed BYTE g_strMusicLib_SecTable_FilePath[];
                             6936 ; 85   |extern INT  g_iFileHandle;
                             6937 ; 86   |extern INT  g_ML_save_on_exit;
                             6938 ; 87   |extern WORD g_rsrc_TimeDate_CodeBank;
                             6939 ; 88   |#endif  // USE_PLAYLIST3
                             6940 ; 89   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 114

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6941 ; 90   |////////////////////////////////////////////////////////////////////////////////
                             6942 ; 91   |//  Prototypes
                             6943 ; 92   |////////////////////////////////////////////////////////////////////////////////
                             6944 ; 93   |#ifdef USE_PLAYLIST3
                             6945 ; 94   |void _reentrant ML_building_engine_init(void);
                             6946 ; 95   |#endif  // USE_PLAYLIST3
                             6947 ; 96   |
                             6948 ; 97   |#endif
                             6949 
                             6951 
                             6952 ; 20   |#include "playerstatemachine.h"
                             6953 
                             6955 
                             6956 ; 1    |#ifndef _HANDLEPLAYERSTATEMACHINE_H
                             6957 ; 2    |#define _HANDLEPLAYERSTATEMACHINE_H
                             6958 ; 3    |
                             6959 ; 4    |#ifdef USE_PLAYLIST3
                             6960 ; 5    |#include "musiclib_ghdr.h"
                             6961 
                             6963 
                             6964 ; 1    |#ifndef MUSICLIB_GHDR_H
                             6965 ; 2    |#define MUSICLIB_GHDR_H
                             6966 ; 3    |
                             6967 ; 4    |#ifdef __cplusplus
                             6968 ; 5    |extern "C" {
                             6969 ; 6    |#endif
                             6970 ; 7    |
                             6971 ; 8    |/*========================================================================================
                                  ==========
                             6972 ; 9    |
                             6973 ; 10   |                                        General Description
                             6974 ; 11   |
                             6975 ; 12   |==========================================================================================
                                  ==========
                             6976 ; 13   |
                             6977 ; 14   |                               Sigmatel Inc Confidential Proprietary
                             6978 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                             6979 ; 16   |
                             6980 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                             6981 ; 18   |
                             6982 ; 19   |PRODUCT NAMES: All
                             6983 ; 20   |
                             6984 ; 21   |GENERAL DESCRIPTION:
                             6985 ; 22   |
                             6986 ; 23   |    General description of this grouping of functions.
                             6987 ; 24   |
                             6988 ; 25   |Portability: All
                             6989 ; 26   |
                             6990 ; 27   |
                             6991 ; 28   |Revision History:
                             6992 ; 29   |
                             6993 ; 30   |                         Modification        Tracking
                             6994 ; 31   |Author                       Date             Number           Description of Changes
                             6995 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                             6996 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                             6997 ; 34   |
                             6998 ; 35   |
                             6999 ; 36   |==========================================================================================
                                  ==========
                             7000 ; 37   |                                            DESCRIPTION
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 115

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7001 ; 38   |==========================================================================================
                                  ==========
                             7002 ; 39   |
                             7003 ; 40   |GLOBAL FUNCTIONS:
                             7004 ; 41   |    MF_global_func_name()
                             7005 ; 42   |
                             7006 ; 43   |TRACEABILITY MATRIX:
                             7007 ; 44   |    None
                             7008 ; 45   |
                             7009 ; 46   |==========================================================================================
                                  ========*/
                             7010 ; 47   |
                             7011 ; 48   |/*========================================================================================
                                  ==========
                             7012 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                             7013 ; 50   |==========================================================================================
                                  ========*/
                             7014 ; 51   |#ifdef WIN32
                             7015 ; 52   |#define _PC_SIMULATION_
                             7016 ; 53   |#else
                             7017 ; 54   |#define _RUNNING_IN_EMBEDDED_
                             7018 ; 55   |#endif  // WIN32
                             7019 ; 56   |
                             7020 ; 57   |#if 1
                             7021 ; 58   |#define _NEWMUSIC_      /* install new music list */
                             7022 ; 59   |#endif
                             7023 ; 60   |
                             7024 ; 61   |#if 1
                             7025 ; 62   |#define _AUDIBLE_       /* install audible list */
                             7026 ; 63   |#endif
                             7027 ; 64   |
                             7028 ; 65   |#if 1
                             7029 ; 66   |#define _ONTHEGO_       /* install on the go list */
                             7030 ; 67   |#endif
                             7031 ; 68   |
                             7032 ; 69   |#ifdef PL3_FB
                             7033 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                             7034 ; 71   |#endif
                             7035 ; 72   |
                             7036 ; 73   |#if 1
                             7037 ; 74   |#define _SUPPORT_2000_SONGS_
                             7038 ; 75   |#endif
                             7039 ; 76   |
                             7040 ; 77   |/*========================================================================================
                                  ==========
                             7041 ; 78   |                                           INCLUDE FILES
                             7042 ; 79   |==========================================================================================
                                  ========*/
                             7043 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                             7044 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                             7045 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                             7046 ; 83   |#define OEM_SEEK_END    SEEK_END
                             7047 ; 84   |#else
                             7048 ; 85   |#define _X
                             7049 ; 86   |#define _Y
                             7050 ; 87   |#define _packed
                             7051 ; 88   |
                             7052 ; 89   |#define _asmfunc
                             7053 ; 90   |#define _reentrant
                             7054 ; 91   |
                             7055 ; 92   |#define OEM_SEEK_CUR    1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 116

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7056 ; 93   |#define OEM_SEEK_SET    0
                             7057 ; 94   |#define OEM_SEEK_END    2
                             7058 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                             7059 ; 96   |
                             7060 ; 97   |#include "types.h"
                             7061 
                             7063 
                             7064 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7065 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7066 ; 3    |//
                             7067 ; 4    |// Filename: types.h
                             7068 ; 5    |// Description: Standard data types
                             7069 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7070 ; 7    |
                             7071 ; 8    |#ifndef _TYPES_H
                             7072 ; 9    |#define _TYPES_H
                             7073 ; 10   |
                             7074 ; 11   |// TODO:  move this outta here!
                             7075 ; 12   |#if !defined(NOERROR)
                             7076 ; 13   |#define NOERROR 0
                             7077 ; 14   |#define SUCCESS 0
                             7078 ; 15   |#endif 
                             7079 ; 16   |#if !defined(SUCCESS)
                             7080 ; 17   |#define SUCCESS  0
                             7081 ; 18   |#endif
                             7082 ; 19   |#if !defined(ERROR)
                             7083 ; 20   |#define ERROR   -1
                             7084 ; 21   |#endif
                             7085 ; 22   |#if !defined(FALSE)
                             7086 ; 23   |#define FALSE 0
                             7087 ; 24   |#endif
                             7088 ; 25   |#if !defined(TRUE)
                             7089 ; 26   |#define TRUE  1
                             7090 ; 27   |#endif
                             7091 ; 28   |
                             7092 ; 29   |#if !defined(NULL)
                             7093 ; 30   |#define NULL 0
                             7094 ; 31   |#endif
                             7095 ; 32   |
                             7096 ; 33   |#define MAX_INT     0x7FFFFF
                             7097 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7098 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7099 ; 36   |#define MAX_ULONG   (-1) 
                             7100 ; 37   |
                             7101 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7102 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7103 ; 40   |
                             7104 ; 41   |
                             7105 ; 42   |#define BYTE    unsigned char       // btVarName
                             7106 ; 43   |#define CHAR    signed char         // cVarName
                             7107 ; 44   |#define USHORT  unsigned short      // usVarName
                             7108 ; 45   |#define SHORT   unsigned short      // sVarName
                             7109 ; 46   |#define WORD    unsigned int        // wVarName
                             7110 ; 47   |#define INT     signed int          // iVarName
                             7111 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7112 ; 49   |#define LONG    signed long         // lVarName
                             7113 ; 50   |#define BOOL    unsigned int        // bVarName
                             7114 ; 51   |#define FRACT   _fract              // frVarName
                             7115 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7116 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7117 ; 54   |#define FLOAT   float               // fVarName
                             7118 ; 55   |#define DBL     double              // dVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 117

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7119 ; 56   |#define ENUM    enum                // eVarName
                             7120 ; 57   |#define CMX     _complex            // cmxVarName
                             7121 ; 58   |typedef WORD UCS3;                   // 
                             7122 ; 59   |
                             7123 ; 60   |#define UINT16  unsigned short
                             7124 ; 61   |#define UINT8   unsigned char   
                             7125 ; 62   |#define UINT32  unsigned long
                             7126 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7127 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7128 ; 65   |#define WCHAR   UINT16
                             7129 ; 66   |
                             7130 ; 67   |//UINT128 is 16 bytes or 6 words
                             7131 ; 68   |typedef struct UINT128_3500 {   
                             7132 ; 69   |    int val[6];     
                             7133 ; 70   |} UINT128_3500;
                             7134 ; 71   |
                             7135 ; 72   |#define UINT128   UINT128_3500
                             7136 ; 73   |
                             7137 ; 74   |// Little endian word packed byte strings:   
                             7138 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7139 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7140 ; 77   |// Little endian word packed byte strings:   
                             7141 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7142 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7143 ; 80   |
                             7144 ; 81   |// Declare Memory Spaces To Use When Coding
                             7145 ; 82   |// A. Sector Buffers
                             7146 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7147 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7148 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7149 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7150 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7151 ; 88   |// B. Media DDI Memory
                             7152 ; 89   |#define MEDIA_DDI_MEM _Y
                             7153 ; 90   |
                             7154 ; 91   |
                             7155 ; 92   |
                             7156 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7157 ; 94   |// Examples of circular pointers:
                             7158 ; 95   |//    INT CIRC cpiVarName
                             7159 ; 96   |//    DWORD CIRC cpdwVarName
                             7160 ; 97   |
                             7161 ; 98   |#define RETCODE INT                 // rcVarName
                             7162 ; 99   |
                             7163 ; 100  |// generic bitfield structure
                             7164 ; 101  |struct Bitfield {
                             7165 ; 102  |    unsigned int B0  :1;
                             7166 ; 103  |    unsigned int B1  :1;
                             7167 ; 104  |    unsigned int B2  :1;
                             7168 ; 105  |    unsigned int B3  :1;
                             7169 ; 106  |    unsigned int B4  :1;
                             7170 ; 107  |    unsigned int B5  :1;
                             7171 ; 108  |    unsigned int B6  :1;
                             7172 ; 109  |    unsigned int B7  :1;
                             7173 ; 110  |    unsigned int B8  :1;
                             7174 ; 111  |    unsigned int B9  :1;
                             7175 ; 112  |    unsigned int B10 :1;
                             7176 ; 113  |    unsigned int B11 :1;
                             7177 ; 114  |    unsigned int B12 :1;
                             7178 ; 115  |    unsigned int B13 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 118

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7179 ; 116  |    unsigned int B14 :1;
                             7180 ; 117  |    unsigned int B15 :1;
                             7181 ; 118  |    unsigned int B16 :1;
                             7182 ; 119  |    unsigned int B17 :1;
                             7183 ; 120  |    unsigned int B18 :1;
                             7184 ; 121  |    unsigned int B19 :1;
                             7185 ; 122  |    unsigned int B20 :1;
                             7186 ; 123  |    unsigned int B21 :1;
                             7187 ; 124  |    unsigned int B22 :1;
                             7188 ; 125  |    unsigned int B23 :1;
                             7189 ; 126  |};
                             7190 ; 127  |
                             7191 ; 128  |union BitInt {
                             7192 ; 129  |        struct Bitfield B;
                             7193 ; 130  |        int        I;
                             7194 ; 131  |};
                             7195 ; 132  |
                             7196 ; 133  |#define MAX_MSG_LENGTH 10
                             7197 ; 134  |struct CMessage
                             7198 ; 135  |{
                             7199 ; 136  |        unsigned int m_uLength;
                             7200 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7201 ; 138  |};
                             7202 ; 139  |
                             7203 ; 140  |typedef struct {
                             7204 ; 141  |    WORD m_wLength;
                             7205 ; 142  |    WORD m_wMessage;
                             7206 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7207 ; 144  |} Message;
                             7208 ; 145  |
                             7209 ; 146  |struct MessageQueueDescriptor
                             7210 ; 147  |{
                             7211 ; 148  |        int *m_pBase;
                             7212 ; 149  |        int m_iModulo;
                             7213 ; 150  |        int m_iSize;
                             7214 ; 151  |        int *m_pHead;
                             7215 ; 152  |        int *m_pTail;
                             7216 ; 153  |};
                             7217 ; 154  |
                             7218 ; 155  |struct ModuleEntry
                             7219 ; 156  |{
                             7220 ; 157  |    int m_iSignaledEventMask;
                             7221 ; 158  |    int m_iWaitEventMask;
                             7222 ; 159  |    int m_iResourceOfCode;
                             7223 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7224 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             7225 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             7226 ; 163  |    int m_uTimeOutHigh;
                             7227 ; 164  |    int m_uTimeOutLow;
                             7228 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             7229 ; 166  |};
                             7230 ; 167  |
                             7231 ; 168  |union WaitMask{
                             7232 ; 169  |    struct B{
                             7233 ; 170  |        unsigned int m_bNone     :1;
                             7234 ; 171  |        unsigned int m_bMessage  :1;
                             7235 ; 172  |        unsigned int m_bTimer    :1;
                             7236 ; 173  |        unsigned int m_bButton   :1;
                             7237 ; 174  |    } B;
                             7238 ; 175  |    int I;
                             7239 ; 176  |} ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 119

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7240 ; 177  |
                             7241 ; 178  |
                             7242 ; 179  |struct Button {
                             7243 ; 180  |        WORD wButtonEvent;
                             7244 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             7245 ; 182  |};
                             7246 ; 183  |
                             7247 ; 184  |struct Message {
                             7248 ; 185  |        WORD wMsgLength;
                             7249 ; 186  |        WORD wMsgCommand;
                             7250 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             7251 ; 188  |};
                             7252 ; 189  |
                             7253 ; 190  |union EventTypes {
                             7254 ; 191  |        struct CMessage msg;
                             7255 ; 192  |        struct Button Button ;
                             7256 ; 193  |        struct Message Message;
                             7257 ; 194  |};
                             7258 ; 195  |
                             7259 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             7260 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             7261 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             7262 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             7263 ; 200  |
                             7264 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             7265 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             7266 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             7267 ; 204  |
                             7268 ; 205  |#if DEBUG
                             7269 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             7270 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             7271 ; 208  |#else 
                             7272 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             7273 ; 210  |#define DebugBuildAssert(x)    
                             7274 ; 211  |#endif
                             7275 ; 212  |
                             7276 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             7277 ; 214  |//  #pragma asm
                             7278 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             7279 ; 216  |//  #pragma endasm
                             7280 ; 217  |
                             7281 ; 218  |
                             7282 ; 219  |#ifdef COLOR_262K
                             7283 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             7284 ; 221  |#elif defined(COLOR_65K)
                             7285 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             7286 ; 223  |#else
                             7287 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             7288 ; 225  |#endif
                             7289 ; 226  |    
                             7290 ; 227  |#endif // #ifndef _TYPES_H
                             7291 
                             7293 
                             7294 ; 98   |#include "exec.h"
                             7295 
                             7297 
                             7298 ; 1    |#ifndef EXEC_H
                             7299 ; 2    |#define EXEC_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 120

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7300 ; 3    |
                             7301 ; 4    |
                             7302 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                             7303 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                             7304 ; 7    |long _asmfunc SysGetCurrentTime(void);
                             7305 ; 8    |
                             7306 ; 9    |
                             7307 ; 10   |#endif
                             7308 
                             7310 
                             7311 ; 99   |#include "messages.h"
                             7312 
                             7314 
                             7315 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7316 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             7317 ; 3    |// Message defs
                             7318 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             7319 ; 5    |
                             7320 ; 6    |#if (!defined(MSGEQU_INC))
                             7321 ; 7    |#define MSGEQU_INC 1
                             7322 ; 8    |
                             7323 ; 9    |
                             7324 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             7325 ; 11   |
                             7326 ; 12   |
                             7327 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             7328 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             7329 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             7330 ; 16   |#define MSG_TYPE_LCD 0x030000
                             7331 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             7332 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             7333 ; 19   |#define MSG_TYPE_MENU 0x060000
                             7334 ; 20   |#define MSG_TYPE_LED 0x070000
                             7335 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             7336 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             7337 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             7338 ; 24   |// Equalizer and other effects
                             7339 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             7340 ; 26   |#if (defined(USE_PLAYLIST3))
                             7341 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             7342 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             7343 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             7344 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             7345 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             7346 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             7347 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             7348 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             7349 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             7350 ; 36   |#if defined(USE_PLAYLIST5)
                             7351 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             7352 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             7353 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             7354 ; 40   |
                             7355 ; 41   |// Message Structure Offsets
                             7356 ; 42   |#define MSG_Length 0
                             7357 ; 43   |#define MSG_ID 1
                             7358 ; 44   |#define MSG_Argument1 2
                             7359 ; 45   |#define MSG_Argument2 3
                             7360 ; 46   |#define MSG_Argument3 4
                             7361 ; 47   |#define MSG_Argument4 5
                             7362 ; 48   |#define MSG_Argument5 6
                             7363 ; 49   |#define MSG_Argument6 7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 121

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7364 ; 50   |
                             7365 ; 51   |
                             7366 ; 52   |
                             7367 ; 53   |// LCD Message IDs
                             7368 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             7369 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             7370 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             7371 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             7372 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             7373 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             7374 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             7375 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             7376 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             7377 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             7378 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             7379 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             7380 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             7381 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             7382 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             7383 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             7384 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             7385 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             7386 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             7387 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             7388 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             7389 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             7390 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             7391 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             7392 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             7393 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             7394 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             7395 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             7396 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             7397 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             7398 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             7399 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             7400 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             7401 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             7402 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             7403 ; 89   |//Param1 = left
                             7404 ; 90   |//Param2 = top
                             7405 ; 91   |//Param3 = right
                             7406 ; 92   |//Param4 = bottom
                             7407 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             7408 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             7409 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             7410 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             7411 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             7412 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             7413 ; 99   |
                             7414 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             7415 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             7416 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             7417 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             7418 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             7419 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             7420 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             7421 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             7422 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             7423 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             7424 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             7425 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 122

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7426 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             7427 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             7428 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             7429 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             7430 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             7431 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             7432 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             7433 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             7434 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             7435 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             7436 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             7437 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             7438 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             7439 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             7440 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             7441 ; 127  |
                             7442 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             7443 ; 129  |
                             7444 ; 130  |#if defined(CLCD_16BIT)
                             7445 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             7446 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             7447 ; 133  |
                             7448 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             7449 ; 135  |#else 
                             7450 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             7451 ; 137  |#endif
                             7452 ; 138  |
                             7453 ; 139  |// If you change the LCD message ID's then you must
                             7454 ; 140  |// also change the jump table in lcdapi.asm
                             7455 ; 141  |
                             7456 ; 142  |// Character LCD Message IDs
                             7457 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             7458 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             7459 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             7460 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             7461 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             7462 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             7463 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             7464 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             7465 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             7466 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             7467 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             7468 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             7469 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             7470 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             7471 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             7472 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             7473 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             7474 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             7475 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             7476 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             7477 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             7478 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             7479 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             7480 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             7481 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             7482 ; 168  |// also change the jump table in lcdapi.asm
                             7483 ; 169  |
                             7484 ; 170  |// Decoder Message IDs
                             7485 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             7486 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             7487 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 123

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7488 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             7489 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             7490 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             7491 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             7492 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             7493 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             7494 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             7495 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             7496 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             7497 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             7498 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             7499 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             7500 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             7501 ; 187  |// If you change the Decoder message ID's, then you must
                             7502 ; 188  |// also change the jump table in decoder_overlay.asm
                             7503 ; 189  |// and in dec_adpcm_overlay.asm.
                             7504 ; 190  |
                             7505 ; 191  |// Encoder Message IDs
                             7506 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             7507 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             7508 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             7509 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             7510 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             7511 ; 197  |// If you change the Encoder message ID's, then you must
                             7512 ; 198  |// also change the jump table in all encoder overlay modules.
                             7513 ; 199  |
                             7514 ; 200  |// Parser Message IDs
                             7515 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             7516 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             7517 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             7518 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             7519 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             7520 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             7521 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             7522 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             7523 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             7524 ; 210  |// If you change the Parser message ID's, then you must
                             7525 ; 211  |// also change the jump table in parser.asm
                             7526 ; 212  |
                             7527 ; 213  |// Button Message IDs
                             7528 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             7529 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             7530 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             7531 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             7532 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             7533 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             7534 ; 220  |
                             7535 ; 221  |// Mixer Message IDs
                             7536 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             7537 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             7538 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             7539 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             7540 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             7541 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             7542 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             7543 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             7544 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             7545 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             7546 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             7547 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             7548 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             7549 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 124

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7550 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             7551 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             7552 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             7553 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             7554 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             7555 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             7556 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             7557 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             7558 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             7559 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             7560 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             7561 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             7562 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             7563 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             7564 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             7565 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             7566 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             7567 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             7568 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             7569 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             7570 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             7571 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             7572 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             7573 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             7574 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             7575 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             7576 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             7577 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             7578 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             7579 ; 265  |// If you change the mixer message ID's then you must
                             7580 ; 266  |// also change the jump table in mixer.asm
                             7581 ; 267  |#define MIXER_ON 0
                             7582 ; 268  |#define MIXER_OFF 1
                             7583 ; 269  |
                             7584 ; 270  |
                             7585 ; 271  |// System Message IDs
                             7586 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             7587 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             7588 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             7589 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             7590 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             7591 ; 277  |// If you change the system message ID's then you must
                             7592 ; 278  |// also change the jump table in systemapi.asm
                             7593 ; 279  |
                             7594 ; 280  |// Menu IDs
                             7595 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             7596 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             7597 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             7598 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             7599 ; 285  |//sub parameters for this message:
                             7600 ; 286  |#define RECORDER_START 0
                             7601 ; 287  |#define RECORDER_PAUSE 0x2000
                             7602 ; 288  |#define RECORDER_RESUME 0x4000
                             7603 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             7604 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             7605 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             7606 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             7607 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             7608 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             7609 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             7610 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             7611 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 125

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7612 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             7613 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             7614 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             7615 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             7616 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             7617 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             7618 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             7619 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             7620 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             7621 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             7622 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             7623 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             7624 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             7625 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             7626 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             7627 ; 313  |
                             7628 ; 314  |// Note that other versions of this file have different msg equates.
                             7629 ; 315  |// If you change the system message ID's then you must
                             7630 ; 316  |// also change the jump table in all menu *.asm
                             7631 ; 317  |
                             7632 ; 318  |// LED Message IDs
                             7633 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             7634 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             7635 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             7636 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             7637 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             7638 ; 324  |// If you change the LeD message ID's then you must
                             7639 ; 325  |// also change the jump table in ledapi.asm
                             7640 ; 326  |
                             7641 ; 327  |#if (!defined(REMOVE_FM))
                             7642 ; 328  |// FM Tuner Message IDs
                             7643 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             7644 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             7645 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             7646 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             7647 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             7648 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             7649 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             7650 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             7651 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             7652 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             7653 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             7654 ; 340  |//one parameter--the sensitivity in uV
                             7655 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             7656 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             7657 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             7658 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             7659 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             7660 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             7661 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             7662 ; 348  |#endif
                             7663 ; 349  |
                             7664 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             7665 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             7666 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             7667 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             7668 ; 354  |
                             7669 ; 355  |
                             7670 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             7671 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             7672 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             7673 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 126

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7674 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             7675 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             7676 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             7677 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             7678 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             7679 ; 365  |
                             7680 ; 366  |#if (defined(USE_PLAYLIST3))
                             7681 ; 367  |// Music Library
                             7682 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             7683 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             7684 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             7685 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             7686 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             7687 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             7688 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             7689 ; 375  |
                             7690 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             7691 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             7692 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             7693 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             7694 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             7695 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             7696 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             7697 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             7698 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             7699 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             7700 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             7701 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             7702 ; 388  |
                             7703 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7704 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7705 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7706 ; 392  |
                             7707 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7708 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7709 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7710 ; 396  |
                             7711 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7712 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7713 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7714 ; 400  |
                             7715 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             7716 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             7717 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             7718 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             7719 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             7720 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             7721 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             7722 ; 408  |
                             7723 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             7724 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             7725 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             7726 ; 412  |
                             7727 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             7728 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             7729 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             7730 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             7731 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             7732 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             7733 ; 419  |
                             7734 ; 420  |#if defined(USE_PLAYLIST5)
                             7735 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 127

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7736 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             7737 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             7738 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             7739 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             7740 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             7741 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             7742 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             7743 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             7744 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             7745 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             7746 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             7747 ; 433  |
                             7748 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             7749 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             7750 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             7751 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             7752 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             7753 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             7754 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             7755 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             7756 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             7757 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             7758 ; 444  |// Events
                             7759 ; 445  |// No event
                             7760 ; 446  |#define EVENT_NONE 0x000001   
                             7761 ; 447  |// A message has been posted
                             7762 ; 448  |#define EVENT_MESSAGE 0x000002   
                             7763 ; 449  |// Run if wait time elapsed
                             7764 ; 450  |#define EVENT_TIMER 0x000004   
                             7765 ; 451  |// Run if a button event occured
                             7766 ; 452  |#define EVENT_BUTTON 0x000008   
                             7767 ; 453  |// Run if a background event occured
                             7768 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             7769 ; 455  |// The executive should immediately repeat this module
                             7770 ; 456  |#define EVENT_REPEAT 0x000020   
                             7771 ; 457  |// Run the module's init routine
                             7772 ; 458  |#define EVENT_INIT 0x800000   
                             7773 ; 459  |
                             7774 ; 460  |#define EVENT_NONE_BITPOS 0
                             7775 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             7776 ; 462  |#define EVENT_TIMER_BITPOS 2
                             7777 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             7778 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             7779 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             7780 ; 466  |#define EVENT_INIT_BITPOS 23
                             7781 ; 467  |
                             7782 ; 468  |// Parser Message Buffers
                             7783 ; 469  |#define ParserPlayBit 0
                             7784 ; 470  |#define ButtonPressBit 1
                             7785 ; 471  |#define ParserRwndBit 1
                             7786 ; 472  |#define ParserFfwdBit 2
                             7787 ; 473  |
                             7788 ; 474  |//NextSong Message Parameters
                             7789 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             7790 ; 476  |#define NEXT_SONG 2             
                             7791 ; 477  |// ButtonPressBit1 cleared
                             7792 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             7793 ; 479  |// ButtonPressBit1 set
                             7794 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             7795 ; 481  |// NextSong + Ffwd
                             7796 ; 482  |#define NEXT_SONG_FFWD 4          
                             7797 ; 483  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 128

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7798 ; 484  |//PrevSong Message Parameters
                             7799 ; 485  |// PrevSong + Stopped
                             7800 ; 486  |#define PREV_SONG 0          
                             7801 ; 487  |// PrevSong + Play
                             7802 ; 488  |#define PREV_SONG_PLAY 1          
                             7803 ; 489  |// PrevSong + Rwnd
                             7804 ; 490  |#define PREV_SONG_RWND 2          
                             7805 ; 491  |
                             7806 ; 492  |
                             7807 ; 493  |
                             7808 ; 494  |
                             7809 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             7810 ; 496  |
                             7811 ; 497  |
                             7812 
                             7814 
                             7815 ; 100  |#include "project.h"
                             7816 
                             7818 
                             7819 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7820 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                             7821 ; 3    |//  Filename: project.inc
                             7822 ; 4    |//  Description: 
                             7823 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7824 ; 6    |
                             7825 ; 7    |#if (!defined(_PROJECT_INC))
                             7826 ; 8    |#define _PROJECT_INC 1
                             7827 ; 9    |
                             7828 ; 10   |#if defined(STMP_BUILD_PLAYER)
                             7829 ; 11   |#include "hwequ.h"
                             7830 
                             7832 
                             7833 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7834 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                             7835 ; 3    |//  File        : hwequ.inc
                             7836 ; 4    |//  Description : STMP Hardware Constants
                             7837 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7838 ; 6    |
                             7839 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                             7840 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                             7841 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                             7842 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                             7843 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                             7844 ; 12   |
                             7845 ; 13   |#if (!defined(HWEQU_INC))
                             7846 ; 14   |#define HWEQU_INC 1
                             7847 ; 15   |
                             7848 ; 16   |#include "types.h"
                             7849 
                             7851 
                             7852 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7853 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7854 ; 3    |//
                             7855 ; 4    |// Filename: types.h
                             7856 ; 5    |// Description: Standard data types
                             7857 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7858 ; 7    |
                             7859 ; 8    |#ifndef _TYPES_H
                             7860 ; 9    |#define _TYPES_H
                             7861 ; 10   |
                             7862 ; 11   |// TODO:  move this outta here!
                             7863 ; 12   |#if !defined(NOERROR)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 129

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7864 ; 13   |#define NOERROR 0
                             7865 ; 14   |#define SUCCESS 0
                             7866 ; 15   |#endif 
                             7867 ; 16   |#if !defined(SUCCESS)
                             7868 ; 17   |#define SUCCESS  0
                             7869 ; 18   |#endif
                             7870 ; 19   |#if !defined(ERROR)
                             7871 ; 20   |#define ERROR   -1
                             7872 ; 21   |#endif
                             7873 ; 22   |#if !defined(FALSE)
                             7874 ; 23   |#define FALSE 0
                             7875 ; 24   |#endif
                             7876 ; 25   |#if !defined(TRUE)
                             7877 ; 26   |#define TRUE  1
                             7878 ; 27   |#endif
                             7879 ; 28   |
                             7880 ; 29   |#if !defined(NULL)
                             7881 ; 30   |#define NULL 0
                             7882 ; 31   |#endif
                             7883 ; 32   |
                             7884 ; 33   |#define MAX_INT     0x7FFFFF
                             7885 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7886 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7887 ; 36   |#define MAX_ULONG   (-1) 
                             7888 ; 37   |
                             7889 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7890 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7891 ; 40   |
                             7892 ; 41   |
                             7893 ; 42   |#define BYTE    unsigned char       // btVarName
                             7894 ; 43   |#define CHAR    signed char         // cVarName
                             7895 ; 44   |#define USHORT  unsigned short      // usVarName
                             7896 ; 45   |#define SHORT   unsigned short      // sVarName
                             7897 ; 46   |#define WORD    unsigned int        // wVarName
                             7898 ; 47   |#define INT     signed int          // iVarName
                             7899 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7900 ; 49   |#define LONG    signed long         // lVarName
                             7901 ; 50   |#define BOOL    unsigned int        // bVarName
                             7902 ; 51   |#define FRACT   _fract              // frVarName
                             7903 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7904 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7905 ; 54   |#define FLOAT   float               // fVarName
                             7906 ; 55   |#define DBL     double              // dVarName
                             7907 ; 56   |#define ENUM    enum                // eVarName
                             7908 ; 57   |#define CMX     _complex            // cmxVarName
                             7909 ; 58   |typedef WORD UCS3;                   // 
                             7910 ; 59   |
                             7911 ; 60   |#define UINT16  unsigned short
                             7912 ; 61   |#define UINT8   unsigned char   
                             7913 ; 62   |#define UINT32  unsigned long
                             7914 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7915 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7916 ; 65   |#define WCHAR   UINT16
                             7917 ; 66   |
                             7918 ; 67   |//UINT128 is 16 bytes or 6 words
                             7919 ; 68   |typedef struct UINT128_3500 {   
                             7920 ; 69   |    int val[6];     
                             7921 ; 70   |} UINT128_3500;
                             7922 ; 71   |
                             7923 ; 72   |#define UINT128   UINT128_3500
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 130

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7924 ; 73   |
                             7925 ; 74   |// Little endian word packed byte strings:   
                             7926 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7927 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7928 ; 77   |// Little endian word packed byte strings:   
                             7929 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7930 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7931 ; 80   |
                             7932 ; 81   |// Declare Memory Spaces To Use When Coding
                             7933 ; 82   |// A. Sector Buffers
                             7934 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7935 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7936 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7937 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7938 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7939 ; 88   |// B. Media DDI Memory
                             7940 ; 89   |#define MEDIA_DDI_MEM _Y
                             7941 ; 90   |
                             7942 ; 91   |
                             7943 ; 92   |
                             7944 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7945 ; 94   |// Examples of circular pointers:
                             7946 ; 95   |//    INT CIRC cpiVarName
                             7947 ; 96   |//    DWORD CIRC cpdwVarName
                             7948 ; 97   |
                             7949 ; 98   |#define RETCODE INT                 // rcVarName
                             7950 ; 99   |
                             7951 ; 100  |// generic bitfield structure
                             7952 ; 101  |struct Bitfield {
                             7953 ; 102  |    unsigned int B0  :1;
                             7954 ; 103  |    unsigned int B1  :1;
                             7955 ; 104  |    unsigned int B2  :1;
                             7956 ; 105  |    unsigned int B3  :1;
                             7957 ; 106  |    unsigned int B4  :1;
                             7958 ; 107  |    unsigned int B5  :1;
                             7959 ; 108  |    unsigned int B6  :1;
                             7960 ; 109  |    unsigned int B7  :1;
                             7961 ; 110  |    unsigned int B8  :1;
                             7962 ; 111  |    unsigned int B9  :1;
                             7963 ; 112  |    unsigned int B10 :1;
                             7964 ; 113  |    unsigned int B11 :1;
                             7965 ; 114  |    unsigned int B12 :1;
                             7966 ; 115  |    unsigned int B13 :1;
                             7967 ; 116  |    unsigned int B14 :1;
                             7968 ; 117  |    unsigned int B15 :1;
                             7969 ; 118  |    unsigned int B16 :1;
                             7970 ; 119  |    unsigned int B17 :1;
                             7971 ; 120  |    unsigned int B18 :1;
                             7972 ; 121  |    unsigned int B19 :1;
                             7973 ; 122  |    unsigned int B20 :1;
                             7974 ; 123  |    unsigned int B21 :1;
                             7975 ; 124  |    unsigned int B22 :1;
                             7976 ; 125  |    unsigned int B23 :1;
                             7977 ; 126  |};
                             7978 ; 127  |
                             7979 ; 128  |union BitInt {
                             7980 ; 129  |        struct Bitfield B;
                             7981 ; 130  |        int        I;
                             7982 ; 131  |};
                             7983 ; 132  |
                             7984 ; 133  |#define MAX_MSG_LENGTH 10
                             7985 ; 134  |struct CMessage
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 131

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7986 ; 135  |{
                             7987 ; 136  |        unsigned int m_uLength;
                             7988 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7989 ; 138  |};
                             7990 ; 139  |
                             7991 ; 140  |typedef struct {
                             7992 ; 141  |    WORD m_wLength;
                             7993 ; 142  |    WORD m_wMessage;
                             7994 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7995 ; 144  |} Message;
                             7996 ; 145  |
                             7997 ; 146  |struct MessageQueueDescriptor
                             7998 ; 147  |{
                             7999 ; 148  |        int *m_pBase;
                             8000 ; 149  |        int m_iModulo;
                             8001 ; 150  |        int m_iSize;
                             8002 ; 151  |        int *m_pHead;
                             8003 ; 152  |        int *m_pTail;
                             8004 ; 153  |};
                             8005 ; 154  |
                             8006 ; 155  |struct ModuleEntry
                             8007 ; 156  |{
                             8008 ; 157  |    int m_iSignaledEventMask;
                             8009 ; 158  |    int m_iWaitEventMask;
                             8010 ; 159  |    int m_iResourceOfCode;
                             8011 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8012 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             8013 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8014 ; 163  |    int m_uTimeOutHigh;
                             8015 ; 164  |    int m_uTimeOutLow;
                             8016 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8017 ; 166  |};
                             8018 ; 167  |
                             8019 ; 168  |union WaitMask{
                             8020 ; 169  |    struct B{
                             8021 ; 170  |        unsigned int m_bNone     :1;
                             8022 ; 171  |        unsigned int m_bMessage  :1;
                             8023 ; 172  |        unsigned int m_bTimer    :1;
                             8024 ; 173  |        unsigned int m_bButton   :1;
                             8025 ; 174  |    } B;
                             8026 ; 175  |    int I;
                             8027 ; 176  |} ;
                             8028 ; 177  |
                             8029 ; 178  |
                             8030 ; 179  |struct Button {
                             8031 ; 180  |        WORD wButtonEvent;
                             8032 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8033 ; 182  |};
                             8034 ; 183  |
                             8035 ; 184  |struct Message {
                             8036 ; 185  |        WORD wMsgLength;
                             8037 ; 186  |        WORD wMsgCommand;
                             8038 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8039 ; 188  |};
                             8040 ; 189  |
                             8041 ; 190  |union EventTypes {
                             8042 ; 191  |        struct CMessage msg;
                             8043 ; 192  |        struct Button Button ;
                             8044 ; 193  |        struct Message Message;
                             8045 ; 194  |};
                             8046 ; 195  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 132

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8047 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8048 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8049 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8050 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8051 ; 200  |
                             8052 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8053 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8054 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8055 ; 204  |
                             8056 ; 205  |#if DEBUG
                             8057 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8058 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8059 ; 208  |#else 
                             8060 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             8061 ; 210  |#define DebugBuildAssert(x)    
                             8062 ; 211  |#endif
                             8063 ; 212  |
                             8064 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8065 ; 214  |//  #pragma asm
                             8066 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8067 ; 216  |//  #pragma endasm
                             8068 ; 217  |
                             8069 ; 218  |
                             8070 ; 219  |#ifdef COLOR_262K
                             8071 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             8072 ; 221  |#elif defined(COLOR_65K)
                             8073 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             8074 ; 223  |#else
                             8075 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             8076 ; 225  |#endif
                             8077 ; 226  |    
                             8078 ; 227  |#endif // #ifndef _TYPES_H
                             8079 
                             8081 
                             8082 ; 17   |#include "regsclkctrl.h"
                             8083 
                             8085 
                             8086 ; 1    |#if !(defined(__REGS_CLK_CONTROL_INC))
                             8087 ; 2    |#define __REGS_CLK_CONTROL_INC 1
                             8088 ; 3    |
                             8089 ; 4    |
                             8090 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             8091 ; 6    |//  Clock Control Register (HW_CCR) Bit Positions
                             8092 ; 7    |#define HW_CCR_CKRST_BITPOS 0
                             8093 ; 8    |#define HW_CCR_LTC_BITPOS 1
                             8094 ; 9    |#define HW_CCR_PLLEN_BITPOS 2
                             8095 ; 10   |#define HW_CCR_XTLEN_BITPOS 3
                             8096 ; 11   |#define HW_CCR_PLL_SOURCE_SEL_BITPOS 4
                             8097 ; 12   |#define HW_CCR_ADIV_B0_BITPOS 5
                             8098 ; 13   |#define HW_CCR_ADIV_B1_BITPOS 6
                             8099 ; 14   |#define HW_CCR_ADIV_B2_BITPOS 7
                             8100 ; 15   |#define HW_CCR_CKSRC_BITPOS 8
                             8101 ; 16   |#define HW_CCR_DDIV_BITPOS 9
                             8102 ; 17   |#define HW_CCR_DDIV_B0_BITPOS 9
                             8103 ; 18   |#define HW_CCR_DDIV_B1_BITPOS 10
                             8104 ; 19   |#define HW_CCR_DDIV_B2_BITPOS 11
                             8105 ; 20   |#define HW_CCR_PDIV_BITPOS 12
                             8106 ; 21   |#define HW_CCR_PDIV_B0_BITPOS 12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 133

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8107 ; 22   |#define HW_CCR_PDIV_B1_BITPOS 13
                             8108 ; 23   |#define HW_CCR_PDIV_B2_BITPOS 14
                             8109 ; 24   |#define HW_CCR_PDIV_B3_BITPOS 15
                             8110 ; 25   |#define HW_CCR_PDIV_B4_BITPOS 16
                             8111 ; 26   |#define HW_CCR_PWDN_BITPOS 17
                             8112 ; 27   |#define HW_CCR_ACKEN_BITPOS 18
                             8113 ; 28   |#define HW_CCR_LOCK_BITPOS 19
                             8114 ; 29   |#define HW_CCR_DACDIV_BITPOS 20
                             8115 ; 30   |#define HW_CCR_ADIV1_B0_BITPOS 20
                             8116 ; 31   |#define HW_CCR_ADIV1_B1_BITPOS 21
                             8117 ; 32   |#define HW_CCR_ADIV1_B2_BITPOS 22
                             8118 ; 33   |#define HW_CCR_DDIV_MSB_BITPOS 23
                             8119 ; 34   |
                             8120 ; 35   |#define HW_CCR_CKRST_SETMASK 1<<HW_CCR_CKRST_BITPOS
                             8121 ; 36   |#define HW_CCR_LTC_SETMASK 1<<HW_CCR_LTC_BITPOS
                             8122 ; 37   |#define HW_CCR_PLLEN_SETMASK 1<<HW_CCR_PLLEN_BITPOS
                             8123 ; 38   |#define HW_CCR_XTLEN_SETMASK 1<<HW_CCR_XTLEN_BITPOS
                             8124 ; 39   |#define HW_CCR_ADCDIV_SETMASK 0x7<<HW_CCR_ADIV_B0_BITPOS
                             8125 ; 40   |#define HW_CCR_CKSRC_SETMASK 1<<HW_CCR_CKSRC_BITPOS
                             8126 ; 41   |#define HW_CCR_DDIV_SETMASK 0x7<<HW_CCR_DDIV_BITPOS
                             8127 ; 42   |#define HW_CCR_PDIV_SETMASK 0x1F<<HW_CCR_PDIV_BITPOS
                             8128 ; 43   |#define HW_CCR_PWDN_SETMASK 1<<HW_CCR_PWDN_BITPOS
                             8129 ; 44   |#define HW_CCR_ACKEN_SETMASK 1<<HW_CCR_ACKEN_BITPOS
                             8130 ; 45   |#define HW_CCR_LOCK_SETMASK 1<<HW_CCR_LOCK_BITPOS
                             8131 ; 46   |#define HW_CCR_DACDIV_SETMASK 0x7<<HW_CCR_DACDIV_BITPOS
                             8132 ; 47   |
                             8133 ; 48   |#define HW_CCR_CKRST_CLRMASK ~(WORD)HW_CCR_CKRST_SETMASK
                             8134 ; 49   |#define HW_CCR_LTC_CLRMASK ~(WORD)HW_CCR_LTC_SETMASK
                             8135 ; 50   |#define HW_CCR_PLLEN_CLRMASK ~(WORD)HW_CCR_PLLEN_SETMASK
                             8136 ; 51   |#define HW_CCR_XTLEN_CLRMASK ~(WORD)HW_CCR_XTLEN_SETMASK
                             8137 ; 52   |#define HW_CCR_ADCDIV_CLRMASK ~(WORD)HW_CCR_ADCDIV_SETMASK
                             8138 ; 53   |#define HW_CCR_CKSRC_CLRMASK ~(WORD)HW_CCR_CKSRC_SETMASK
                             8139 ; 54   |#define HW_CCR_DDIV_CLRMASK ~(WORD)HW_CCR_DDIV_SETMASK
                             8140 ; 55   |#define HW_CCR_PDIV_CLRMASK ~(WORD)HW_CCR_PDIV_SETMASK
                             8141 ; 56   |#define HW_CCR_PWDN_CLRMASK ~(WORD)HW_CCR_PWDN_SETMASK
                             8142 ; 57   |#define HW_CCR_ACKEN_CLRMASK ~(WORD)HW_CCR_ACKEN_SETMASK
                             8143 ; 58   |#define HW_CCR_LOCK_CLRMASK ~(WORD)HW_CCR_LOCK_SETMASK
                             8144 ; 59   |#define HW_CCR_DACDIV_CLRMASK ~(WORD)HW_CCR_DACDIV_SETMASK
                             8145 ; 60   |
                             8146 ; 61   |typedef union               
                             8147 ; 62   |{
                             8148 ; 63   |    struct
                             8149 ; 64   |    {
                             8150 ; 65   |        int CKRST       :1; // Clock Reset
                             8151 ; 66   |        int LTC         :1;
                             8152 ; 67   |        int PLLEN       :1;
                             8153 ; 68   |        int XTLEN       :1;
                             8154 ; 69   |        int FLB         :1;
                             8155 ; 70   |        unsigned ADIV   :3;
                             8156 ; 71   |        int CKSRC       :1;
                             8157 ; 72   |        unsigned DDIV   :3;
                             8158 ; 73   |        unsigned PDIV   :5;
                             8159 ; 74   |        int PWDN        :1;
                             8160 ; 75   |        int ACKEN       :1;
                             8161 ; 76   |        int LOCK        :1;
                             8162 ; 77   |        unsigned ADIV1  :3;
                             8163 ; 78   |        unsigned DDIV_MSB:1;
                             8164 ; 79   |    } B;
                             8165 ; 80   |
                             8166 ; 81   |    int I;
                             8167 ; 82   |    unsigned int U;
                             8168 ; 83   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 134

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8169 ; 84   |} ccr_type;
                             8170 ; 85   |#define HW_CCR     (*(volatile ccr_type _X*) (0xFA00))
                             8171 ; 86   |
                             8172 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                             8173 ; 88   |//  Reset Control Register (HW_RCR) Bit Positions
                             8174 ; 89   |#define HW_RCR_STKLVL_BITPOS 0
                             8175 ; 90   |#define HW_RCR_SRST_BITPOS 4
                             8176 ; 91   |#define HW_RCR_IRQA_BITPOS 8
                             8177 ; 92   |#define HW_RCR_IRQB_BITPOS 9
                             8178 ; 93   |#define HW_RCR_NMI_BITPOS 10
                             8179 ; 94   |#define HW_RCR_SUNFLLVL_BITPOS 11
                             8180 ; 95   |#define HW_RCR_SUNFLEN_BITPOS 15
                             8181 ; 96   |#define HW_RCR_SOVFLLVL_BITPOS 16
                             8182 ; 97   |#define HW_RCR_SOVFLEN_BITPOS 20
                             8183 ; 98   |#define HW_RCR_IRQB2NMI_BITPOS 21
                             8184 ; 99   |#define HW_RCR_SUNFL_BITPOS 22
                             8185 ; 100  |#define HW_RCR_SOVFL_BITPOS 23
                             8186 ; 101  |
                             8187 ; 102  |#define HW_RCR_STKLVL_WIDTH (4)
                             8188 ; 103  |#define HW_RCR_SRST_WIDTH (4)
                             8189 ; 104  |#define HW_RCR_IRQA_WIDTH (1)
                             8190 ; 105  |#define HW_RCR_IRQB_WIDTH (1)
                             8191 ; 106  |#define HW_RCR_NMI_WIDTH (1)
                             8192 ; 107  |#define HW_RCR_SUNFLLVL_WIDTH (4)
                             8193 ; 108  |#define HW_RCR_SUNFLEN_WIDTH (1)
                             8194 ; 109  |#define HW_RCR_SOVFLLVL_WIDTH (4)
                             8195 ; 110  |#define HW_RCR_SOVFLEN_WIDTH (1)
                             8196 ; 111  |#define HW_RCR_IRQB2NMI_WIDTH (1)
                             8197 ; 112  |#define HW_RCR_SUNFL_WIDTH (1)
                             8198 ; 113  |#define HW_RCR_SOVFL_WIDTH (1)
                             8199 ; 114  |
                             8200 ; 115  |#define HW_RCR_STKLVL_SETMASK (((1<<HW_RCR_STKLVL_WIDTH)-1)<<HW_RCR_STKLVL_BITPOS)
                             8201 ; 116  |#define HW_RCR_SRST_SETMASK (((1<<HW_RCR_SRST_WIDTH)-1)<<HW_RCR_SRST_BITPOS)
                             8202 ; 117  |#define HW_RCR_IRQA_SETMASK (((1<<HW_RCR_IRQA_WIDTH)-1)<<HW_RCR_IRQA_BITPOS)
                             8203 ; 118  |#define HW_RCR_IRQB_SETMASK (((1<<HW_RCR_IRQB_WIDTH)-1)<<HW_RCR_IRQB_BITPOS)
                             8204 ; 119  |#define HW_RCR_NMI_SETMASK (((1<<HW_RCR_NMI_WIDTH)-1)<<HW_RCR_NMI_BITPOS)
                             8205 ; 120  |#define HW_RCR_SUNFLLVL_SETMASK (((1<<HW_RCR_SUNFLLVL_WIDTH)-1)<<HW_RCR_SUNFLLVL_BITPOS)
                             8206 ; 121  |#define HW_RCR_SUNFLEN_SETMASK (((1<<HW_RCR_SUNFLEN_WIDTH)-1)<<HW_RCR_SUNFLEN_BITPOS)
                             8207 ; 122  |#define HW_RCR_SOVFLLVL_SETMASK (((1<<HW_RCR_SOVFLLVL_WIDTH)-1)<<HW_RCR_SOVFLLVL_BITPOS)
                             8208 ; 123  |#define HW_RCR_SOVFLEN_SETMASK (((1<<HW_RCR_SOVFLEN_WIDTH)-1)<<HW_RCR_SOVFLEN_BITPOS)
                             8209 ; 124  |#define HW_RCR_IRQB2NMI_SETMASK (((1<<HW_RCR_IRQB2NMI_WIDTH)-1)<<HW_RCR_IRQB2NMI_BITPOS)
                             8210 ; 125  |#define HW_RCR_SUNFL_SETMASK (((1<<HW_RCR_SUNFL_WIDTH)-1)<<HW_RCR_SUNFL_BITPOS)
                             8211 ; 126  |#define HW_RCR_SOVFL_SETMASK (((1<<HW_RCR_SOVFL_WIDTH)-1)<<HW_RCR_SOVFL_BITPOS)
                             8212 ; 127  |
                             8213 ; 128  |#define HW_RCR_STKLVL_CLRMASK ~(WORD)HW_RCR_STKLVL_SETMASK
                             8214 ; 129  |#define HW_RCR_SRST_CLRMASK ~(WORD)HW_RCR_SRST_SETMASK
                             8215 ; 130  |#define HW_RCR_IRQA_CLRMASK ~(WORD)HW_RCR_IRQA_SETMASK
                             8216 ; 131  |#define HW_RCR_IRQB_CLRMASK ~(WORD)HW_RCR_IRQB_SETMASK
                             8217 ; 132  |#define HW_RCR_NMI_CLRMASK ~(WORD)HW_RCR_NMI_SETMASK
                             8218 ; 133  |#define HW_RCR_SUNFLLVL_CLRMASK ~(WORD)HW_RCR_SUNFLLVL_SETMASK
                             8219 ; 134  |#define HW_RCR_SUNFLEN_CLRMASK ~(WORD)HW_RCR_SUNFLEN_SETMASK
                             8220 ; 135  |#define HW_RCR_SOVFLLVL_CLRMASK ~(WORD)HW_RCR_SOVFLLVL_SETMASK
                             8221 ; 136  |#define HW_RCR_SOVFLEN_CLRMASK ~(WORD)HW_RCR_SOVFLEN_SETMASK
                             8222 ; 137  |#define HW_RCR_IRQB2NMI_CLRMASK ~(WORD)HW_RCR_IRQB2NMI_SETMASK
                             8223 ; 138  |#define HW_RCR_SUNFL_CLRMASK ~(WORD)HW_RCR_SUNFL_SETMASK
                             8224 ; 139  |#define HW_RCR_SOVFL_CLRMASK ~(WORD)HW_RCR_SOVFL_SETMASK
                             8225 ; 140  |
                             8226 ; 141  |typedef union               
                             8227 ; 142  |{
                             8228 ; 143  |    struct
                             8229 ; 144  |   {
                             8230 ; 145  |        int STKLVL   : HW_RCR_STKLVL_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 135

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8231 ; 146  |        int SRST     : HW_RCR_SRST_WIDTH;
                             8232 ; 147  |        int IRQA     : HW_RCR_IRQA_WIDTH;
                             8233 ; 148  |        int IRQB     : HW_RCR_IRQB_WIDTH;
                             8234 ; 149  |        int NMI      : HW_RCR_NMI_WIDTH;
                             8235 ; 150  |        int SUNFLLVL : HW_RCR_SUNFLLVL_WIDTH;
                             8236 ; 151  |        int SUNFLEN  : HW_RCR_SUNFLEN_WIDTH;
                             8237 ; 152  |        int SOVFLLVL : HW_RCR_SOVFLLVL_WIDTH;
                             8238 ; 153  |        int SOVFLEN  : HW_RCR_SOVFLEN_WIDTH;
                             8239 ; 154  |        int IRQB2NMI : HW_RCR_IRQB2NMI_WIDTH;
                             8240 ; 155  |        int SUNFL    : HW_RCR_SUNFL_WIDTH;
                             8241 ; 156  |        int SOVFL    : HW_RCR_SOVFL_WIDTH;
                             8242 ; 157  |    } B;
                             8243 ; 158  |
                             8244 ; 159  |    int I;
                             8245 ; 160  |    unsigned int U;
                             8246 ; 161  |
                             8247 ; 162  |} rcr_type;
                             8248 ; 163  |#define HW_RCR     (*(volatile rcr_type _X*) (0xFA01))
                             8249 ; 164  |
                             8250 ; 165  |
                             8251 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             8252 ; 167  |//  DCLK Count Lower register (HW_DCLKCNTL) Bit Positions
                             8253 ; 168  |#define HW_DCLKCNTL_LOW_BITPOS 0
                             8254 ; 169  |
                             8255 ; 170  |#define HW_DCLKCNTL_LOW_WIDTH (24)        
                             8256 ; 171  |
                             8257 ; 172  |#define HW_DCLKCNTL_LOW_SETMASK (((1<<HW_DCLKCNTL_LOW_WIDTH)-1)<<HW_DCLKCNTL_LOW_BITPOS) 
                             8258 ; 173  |#define HW_DCLKCNTL_LOW_CLRMASK ~(WORD)HW_DCLKCNTL_LOW_SETMASK
                             8259 ; 174  |typedef union               
                             8260 ; 175  |{
                             8261 ; 176  |    struct
                             8262 ; 177  |   {
                             8263 ; 178  |        int LOW;
                             8264 ; 179  |    } B;
                             8265 ; 180  |
                             8266 ; 181  |    int I;
                             8267 ; 182  |    unsigned int U;
                             8268 ; 183  |
                             8269 ; 184  |} dclkcntl_type;
                             8270 ; 185  |#define HW_DCLKCNTL (*(volatile dclkcntl_type _X*) (0xFFEA))
                             8271 ; 186  |
                             8272 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                             8273 ; 188  |//  DCLK Count UPPER register (HW_DCLKCNTU) Bit Positions
                             8274 ; 189  |#define HW_DCLKCNTU_HIGH_BITPOS 0
                             8275 ; 190  |
                             8276 ; 191  |#define HW_DCLKCNTU_HIGH_WIDTH (24)        
                             8277 ; 192  |
                             8278 ; 193  |#define HW_DCLKCNTU_HIGH_SETMASK (((1<<HW_DCLKCNTU_HIGH_WIDTH)-1)<<HW_DCLKCNTU_HIGH_BITPOS
                                  ) 
                             8279 ; 194  |#define HW_DCLKCNTU_HIGH_CLRMASK ~(WORD)HW_DCLKCNTU_HIGH_SETMASK
                             8280 ; 195  |typedef union               
                             8281 ; 196  |{
                             8282 ; 197  |    struct
                             8283 ; 198  |   {
                             8284 ; 199  |        int HIGH;
                             8285 ; 200  |    } B;
                             8286 ; 201  |
                             8287 ; 202  |    int I;
                             8288 ; 203  |    unsigned int U;
                             8289 ; 204  |
                             8290 ; 205  |} dclkcntu_type;
                             8291 ; 206  |#define HW_DCLKCNTU (*(volatile dclkcntu_type _X*) (0xFFEB))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 136

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8292 ; 207  |
                             8293 ; 208  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             8294 ; 209  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             8295 ; 210  |// to update the actual files. Only the defines needed to build SDK2.400 were added. 
                             8296 ; 211  |
                             8297 ; 212  |// Clock count register (lower)
                             8298 ; 213  |#define HW_CLK_CNT_L 0x00FFEA         
                             8299 ; 214  |// Clock count register (upper)
                             8300 ; 215  |#define HW_CLK_CNT_U 0x00FFEB         
                             8301 ; 216  |// Cycle steal count register
                             8302 ; 217  |#define HW_CYC_STEAL 0x00FFEC         
                             8303 ; 218  |
                             8304 ; 219  |#endif
                             8305 ; 220  |
                             8306 ; 221  |
                             8307 
                             8309 
                             8310 ; 18   |#include "regscore.h"
                             8311 
                             8313 
                             8314 ; 1    |#if !(defined(__REGS_STATUS_INC))
                             8315 ; 2    |#define __REGS_STATUS_INC 1
                             8316 ; 3    |
                             8317 ; 4    |
                             8318 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             8319 ; 6    |//  OMR Register (HW_OMR) Bit Positions
                             8320 ; 7    |#define HW_OMR_MA_BITPOS 0
                             8321 ; 8    |#define HW_OMR_MB_BITPOS 1
                             8322 ; 9    |#define HW_OMR_DE_BITPOS 2
                             8323 ; 10   |#define HW_OMR_YE_BITPOS 3
                             8324 ; 11   |#define HW_OMR_MC_BITPOS 4
                             8325 ; 12   |#define HW_OMR_SD_BITPOS 6
                             8326 ; 13   |
                             8327 ; 14   |#define HW_OMR_MA_SETMASK 1<<HW_OMR_MA_BITPOS
                             8328 ; 15   |#define HW_OMR_MB_SETMASK 1<<HW_OMR_MB_BITPOS
                             8329 ; 16   |#define HW_OMR_DE_SETMASK 1<<HW_OMR_DE_BITPOS
                             8330 ; 17   |#define HW_OMR_YE_SETMASK 1<<HW_OMR_YE_BITPOS
                             8331 ; 18   |#define HW_OMR_MC_SETMASK 1<<HW_OMR_MC_BITPOS
                             8332 ; 19   |#define HW_OMR_SD_SETMASK 1<<HW_OMR_SD_BITPOS
                             8333 ; 20   |
                             8334 ; 21   |#define HW_OMR_MA_CLRMASK ~(WORD)HW_OMR_MA_SETMASK
                             8335 ; 22   |#define HW_OMR_MB_CLRMASK ~(WORD)HW_OMR_MB_SETMASK
                             8336 ; 23   |#define HW_OMR_DE_CLRMASK ~(WORD)HW_OMR_DE_SETMASK
                             8337 ; 24   |#define HW_OMR_YE_CLRMASK ~(WORD)HW_OMR_YE_SETMASK
                             8338 ; 25   |#define HW_OMR_MC_CLRMASK ~(WORD)HW_OMR_MC_SETMASK
                             8339 ; 26   |#define HW_OMR_SD_CLRMASK ~(WORD)HW_OMR_SD_SETMASK
                             8340 ; 27   |
                             8341 ; 28   |
                             8342 ; 29   |/////////////////////////////////////////////////////////////////////////////////
                             8343 ; 30   |//  Status Register (HW_SR) Bit Positions
                             8344 ; 31   |#define HW_SR_C_BITPOS 0
                             8345 ; 32   |#define HW_SR_O_BITPOS 1
                             8346 ; 33   |#define HW_SR_Z_BITPOS 2
                             8347 ; 34   |#define HW_SR_N_BITPOS 3
                             8348 ; 35   |#define HW_SR_U_BITPOS 4
                             8349 ; 36   |#define HW_SR_E_BITPOS 5
                             8350 ; 37   |#define HW_SR_L_BITPOS 6
                             8351 ; 38   |#define HW_SR_IM_BITPOS 8
                             8352 ; 39   |#define HW_SR_IM0_BITPOS 8
                             8353 ; 40   |#define HW_SR_IM1_BITPOS 9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 137

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8354 ; 41   |#define HW_SR_SM_BITPOS 10
                             8355 ; 42   |#define HW_SR_SM0_BITPOS 10
                             8356 ; 43   |#define HW_SR_SM1_BITPOS 11
                             8357 ; 44   |#define HW_SR_TM_BITPOS 13
                             8358 ; 45   |#define HW_SR_DP_BITPOS 14
                             8359 ; 46   |#define HW_SR_LOOP_BITPOS 15
                             8360 ; 47   |
                             8361 ; 48   |#define HW_SR_C_SETMASK 1<<HW_SR_C_BITPOS
                             8362 ; 49   |#define HW_SR_O_SETMASK 1<<HW_SR_O_BITPOS
                             8363 ; 50   |#define HW_SR_Z_SETMASK 1<<HW_SR_Z_BITPOS
                             8364 ; 51   |#define HW_SR_N_SETMASK 1<<HW_SR_N_BITPOS
                             8365 ; 52   |#define HW_SR_U_SETMASK 1<<HW_SR_U_BITPOS
                             8366 ; 53   |#define HW_SR_E_SETMASK 1<<HW_SR_E_BITPOS
                             8367 ; 54   |#define HW_SR_L_SETMASK 1<<HW_SR_L_BITPOS
                             8368 ; 55   |#define HW_SR_IM_SETMASK 3<<HW_SR_IM_BITPOS
                             8369 ; 56   |#define HW_SR_IM0_SETMASK 1<<HW_SR_IM0_BITPOS
                             8370 ; 57   |#define HW_SR_IM1_SETMASK 1<<HW_SR_IM1_BITPOS
                             8371 ; 58   |#define HW_SR_IM_L0_SETMASK 0<<HW_SR_IM_BITPOS
                             8372 ; 59   |#define HW_SR_IM_L1_SETMASK 1<<HW_SR_IM_BITPOS
                             8373 ; 60   |#define HW_SR_IM_L2_SETMASK 2<<HW_SR_IM_BITPOS
                             8374 ; 61   |#define HW_SR_IM_L3_SETMASK 3<<HW_SR_IM_BITPOS
                             8375 ; 62   |#define HW_SR_SM_SETMASK 3<<HW_SR_SM_BITPOS
                             8376 ; 63   |#define HW_SR_SM0_SETMASK 1<<HW_SR_SM0_BITPOS
                             8377 ; 64   |#define HW_SR_SM1_SETMASK 1<<HW_SR_SM1_BITPOS
                             8378 ; 65   |#define HW_SR_TM_SETMASK 1<<HW_SR_TM_BITPOS
                             8379 ; 66   |#define HW_SR_DP_SETMASK 1<<HW_SR_DP_BITPOS
                             8380 ; 67   |#define HW_SR_LOOP_SETMASK 1<<HW_SR_LOOP_BITPOS
                             8381 ; 68   |
                             8382 ; 69   |#define HW_SR_C_CLRMASK ~(WORD)HW_SR_C_SETMASK
                             8383 ; 70   |#define HW_SR_O_CLRMASK ~(WORD)HW_SR_O_SETMASK
                             8384 ; 71   |#define HW_SR_Z_CLRMASK ~(WORD)HW_SR_Z_SETMASK
                             8385 ; 72   |#define HW_SR_N_CLRMASK ~(WORD)HW_SR_N_SETMASK
                             8386 ; 73   |#define HW_SR_U_CLRMASK ~(WORD)HW_SR_U_SETMASK
                             8387 ; 74   |#define HW_SR_E_CLRMASK ~(WORD)HW_SR_E_SETMASK
                             8388 ; 75   |#define HW_SR_L_CLRMASK ~(WORD)HW_SR_L_SETMASK
                             8389 ; 76   |#define HW_SR_IM_CLRMASK (0x00FFFF)&(~(WORD)HW_SR_IM_SETMASK)
                             8390 ; 77   |#define HW_SR_IM0_CLRMASK ~(WORD)HW_SR_IM0_SETMASK
                             8391 ; 78   |#define HW_SR_IM1_CLRMASK ~(WORD)HW_SR_IM1_SETMASK
                             8392 ; 79   |#define HW_SR_SM_CLRMASK ~(WORD)HW_SR_SM_SETMASK
                             8393 ; 80   |#define HW_SR_SM0_CLRMASK ~(WORD)HW_SR_SM0_SETMASK
                             8394 ; 81   |#define HW_SR_SM1_CLRMASK ~(WORD)HW_SR_SM1_SETMASK
                             8395 ; 82   |#define HW_SR_TM_CLRMASK ~(WORD)HW_SR_TM_SETMASK
                             8396 ; 83   |#define HW_SR_DP_CLRMASK ~(WORD)HW_SR_DP_SETMASK
                             8397 ; 84   |#define HW_SR_LOOP_CLRMASK ~(WORD)HW_SR_LOOP_SETMASK
                             8398 ; 85   |
                             8399 ; 86   |/////////////////////////////////////////////////////////////////////////////////
                             8400 ; 87   |//  RAM/ROM Config Register Bit Positions
                             8401 ; 88   |#define HW_RAM_ROM_CFG_ROM_IMAGE_EN_BITPOS 18
                             8402 ; 89   |#define HW_RAM_ROM_CFG_ROM_CLK_EN_BITPOS 19
                             8403 ; 90   |#define HW_RAM_ROM_CFG_PXRAM_CLK_EN_BITPOS 20
                             8404 ; 91   |#define HW_RAM_ROM_CFG_PYRAM_CLK_EN_BITPOS 21
                             8405 ; 92   |#endif
                             8406 ; 93   |
                             8407 ; 94   |
                             8408 
                             8410 
                             8411 ; 19   |#include "regscodec.h"
                             8412 
                             8414 
                             8415 ; 1    |#if !(defined(regscodecinc))
                             8416 ; 2    |#define regscodecinc 1
                             8417 ; 3    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 138

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8418 ; 4    |
                             8419 ; 5    |
                             8420 ; 6    |#include "types.h"
                             8421 
                             8423 
                             8424 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8425 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8426 ; 3    |//
                             8427 ; 4    |// Filename: types.h
                             8428 ; 5    |// Description: Standard data types
                             8429 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8430 ; 7    |
                             8431 ; 8    |#ifndef _TYPES_H
                             8432 ; 9    |#define _TYPES_H
                             8433 ; 10   |
                             8434 ; 11   |// TODO:  move this outta here!
                             8435 ; 12   |#if !defined(NOERROR)
                             8436 ; 13   |#define NOERROR 0
                             8437 ; 14   |#define SUCCESS 0
                             8438 ; 15   |#endif 
                             8439 ; 16   |#if !defined(SUCCESS)
                             8440 ; 17   |#define SUCCESS  0
                             8441 ; 18   |#endif
                             8442 ; 19   |#if !defined(ERROR)
                             8443 ; 20   |#define ERROR   -1
                             8444 ; 21   |#endif
                             8445 ; 22   |#if !defined(FALSE)
                             8446 ; 23   |#define FALSE 0
                             8447 ; 24   |#endif
                             8448 ; 25   |#if !defined(TRUE)
                             8449 ; 26   |#define TRUE  1
                             8450 ; 27   |#endif
                             8451 ; 28   |
                             8452 ; 29   |#if !defined(NULL)
                             8453 ; 30   |#define NULL 0
                             8454 ; 31   |#endif
                             8455 ; 32   |
                             8456 ; 33   |#define MAX_INT     0x7FFFFF
                             8457 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8458 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8459 ; 36   |#define MAX_ULONG   (-1) 
                             8460 ; 37   |
                             8461 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8462 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8463 ; 40   |
                             8464 ; 41   |
                             8465 ; 42   |#define BYTE    unsigned char       // btVarName
                             8466 ; 43   |#define CHAR    signed char         // cVarName
                             8467 ; 44   |#define USHORT  unsigned short      // usVarName
                             8468 ; 45   |#define SHORT   unsigned short      // sVarName
                             8469 ; 46   |#define WORD    unsigned int        // wVarName
                             8470 ; 47   |#define INT     signed int          // iVarName
                             8471 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8472 ; 49   |#define LONG    signed long         // lVarName
                             8473 ; 50   |#define BOOL    unsigned int        // bVarName
                             8474 ; 51   |#define FRACT   _fract              // frVarName
                             8475 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8476 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8477 ; 54   |#define FLOAT   float               // fVarName
                             8478 ; 55   |#define DBL     double              // dVarName
                             8479 ; 56   |#define ENUM    enum                // eVarName
                             8480 ; 57   |#define CMX     _complex            // cmxVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 139

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8481 ; 58   |typedef WORD UCS3;                   // 
                             8482 ; 59   |
                             8483 ; 60   |#define UINT16  unsigned short
                             8484 ; 61   |#define UINT8   unsigned char   
                             8485 ; 62   |#define UINT32  unsigned long
                             8486 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8487 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8488 ; 65   |#define WCHAR   UINT16
                             8489 ; 66   |
                             8490 ; 67   |//UINT128 is 16 bytes or 6 words
                             8491 ; 68   |typedef struct UINT128_3500 {   
                             8492 ; 69   |    int val[6];     
                             8493 ; 70   |} UINT128_3500;
                             8494 ; 71   |
                             8495 ; 72   |#define UINT128   UINT128_3500
                             8496 ; 73   |
                             8497 ; 74   |// Little endian word packed byte strings:   
                             8498 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8499 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8500 ; 77   |// Little endian word packed byte strings:   
                             8501 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8502 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8503 ; 80   |
                             8504 ; 81   |// Declare Memory Spaces To Use When Coding
                             8505 ; 82   |// A. Sector Buffers
                             8506 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8507 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8508 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8509 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8510 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8511 ; 88   |// B. Media DDI Memory
                             8512 ; 89   |#define MEDIA_DDI_MEM _Y
                             8513 ; 90   |
                             8514 ; 91   |
                             8515 ; 92   |
                             8516 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8517 ; 94   |// Examples of circular pointers:
                             8518 ; 95   |//    INT CIRC cpiVarName
                             8519 ; 96   |//    DWORD CIRC cpdwVarName
                             8520 ; 97   |
                             8521 ; 98   |#define RETCODE INT                 // rcVarName
                             8522 ; 99   |
                             8523 ; 100  |// generic bitfield structure
                             8524 ; 101  |struct Bitfield {
                             8525 ; 102  |    unsigned int B0  :1;
                             8526 ; 103  |    unsigned int B1  :1;
                             8527 ; 104  |    unsigned int B2  :1;
                             8528 ; 105  |    unsigned int B3  :1;
                             8529 ; 106  |    unsigned int B4  :1;
                             8530 ; 107  |    unsigned int B5  :1;
                             8531 ; 108  |    unsigned int B6  :1;
                             8532 ; 109  |    unsigned int B7  :1;
                             8533 ; 110  |    unsigned int B8  :1;
                             8534 ; 111  |    unsigned int B9  :1;
                             8535 ; 112  |    unsigned int B10 :1;
                             8536 ; 113  |    unsigned int B11 :1;
                             8537 ; 114  |    unsigned int B12 :1;
                             8538 ; 115  |    unsigned int B13 :1;
                             8539 ; 116  |    unsigned int B14 :1;
                             8540 ; 117  |    unsigned int B15 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 140

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8541 ; 118  |    unsigned int B16 :1;
                             8542 ; 119  |    unsigned int B17 :1;
                             8543 ; 120  |    unsigned int B18 :1;
                             8544 ; 121  |    unsigned int B19 :1;
                             8545 ; 122  |    unsigned int B20 :1;
                             8546 ; 123  |    unsigned int B21 :1;
                             8547 ; 124  |    unsigned int B22 :1;
                             8548 ; 125  |    unsigned int B23 :1;
                             8549 ; 126  |};
                             8550 ; 127  |
                             8551 ; 128  |union BitInt {
                             8552 ; 129  |        struct Bitfield B;
                             8553 ; 130  |        int        I;
                             8554 ; 131  |};
                             8555 ; 132  |
                             8556 ; 133  |#define MAX_MSG_LENGTH 10
                             8557 ; 134  |struct CMessage
                             8558 ; 135  |{
                             8559 ; 136  |        unsigned int m_uLength;
                             8560 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8561 ; 138  |};
                             8562 ; 139  |
                             8563 ; 140  |typedef struct {
                             8564 ; 141  |    WORD m_wLength;
                             8565 ; 142  |    WORD m_wMessage;
                             8566 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8567 ; 144  |} Message;
                             8568 ; 145  |
                             8569 ; 146  |struct MessageQueueDescriptor
                             8570 ; 147  |{
                             8571 ; 148  |        int *m_pBase;
                             8572 ; 149  |        int m_iModulo;
                             8573 ; 150  |        int m_iSize;
                             8574 ; 151  |        int *m_pHead;
                             8575 ; 152  |        int *m_pTail;
                             8576 ; 153  |};
                             8577 ; 154  |
                             8578 ; 155  |struct ModuleEntry
                             8579 ; 156  |{
                             8580 ; 157  |    int m_iSignaledEventMask;
                             8581 ; 158  |    int m_iWaitEventMask;
                             8582 ; 159  |    int m_iResourceOfCode;
                             8583 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8584 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             8585 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8586 ; 163  |    int m_uTimeOutHigh;
                             8587 ; 164  |    int m_uTimeOutLow;
                             8588 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8589 ; 166  |};
                             8590 ; 167  |
                             8591 ; 168  |union WaitMask{
                             8592 ; 169  |    struct B{
                             8593 ; 170  |        unsigned int m_bNone     :1;
                             8594 ; 171  |        unsigned int m_bMessage  :1;
                             8595 ; 172  |        unsigned int m_bTimer    :1;
                             8596 ; 173  |        unsigned int m_bButton   :1;
                             8597 ; 174  |    } B;
                             8598 ; 175  |    int I;
                             8599 ; 176  |} ;
                             8600 ; 177  |
                             8601 ; 178  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 141

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8602 ; 179  |struct Button {
                             8603 ; 180  |        WORD wButtonEvent;
                             8604 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8605 ; 182  |};
                             8606 ; 183  |
                             8607 ; 184  |struct Message {
                             8608 ; 185  |        WORD wMsgLength;
                             8609 ; 186  |        WORD wMsgCommand;
                             8610 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8611 ; 188  |};
                             8612 ; 189  |
                             8613 ; 190  |union EventTypes {
                             8614 ; 191  |        struct CMessage msg;
                             8615 ; 192  |        struct Button Button ;
                             8616 ; 193  |        struct Message Message;
                             8617 ; 194  |};
                             8618 ; 195  |
                             8619 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8620 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8621 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8622 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8623 ; 200  |
                             8624 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8625 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8626 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8627 ; 204  |
                             8628 ; 205  |#if DEBUG
                             8629 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8630 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8631 ; 208  |#else 
                             8632 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             8633 ; 210  |#define DebugBuildAssert(x)    
                             8634 ; 211  |#endif
                             8635 ; 212  |
                             8636 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8637 ; 214  |//  #pragma asm
                             8638 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8639 ; 216  |//  #pragma endasm
                             8640 ; 217  |
                             8641 ; 218  |
                             8642 ; 219  |#ifdef COLOR_262K
                             8643 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             8644 ; 221  |#elif defined(COLOR_65K)
                             8645 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             8646 ; 223  |#else
                             8647 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             8648 ; 225  |#endif
                             8649 ; 226  |    
                             8650 ; 227  |#endif // #ifndef _TYPES_H
                             8651 
                             8653 
                             8654 ; 7    |
                             8655 ; 8    |
                             8656 ; 9    |
                             8657 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8658 ; 11   |
                             8659 ; 12   |//   SYSTEM STMP Registers 
                             8660 ; 13   |//      Last Edited 7.17.2003 M. Henson
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 142

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8661 ; 14   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8662 ; 15   |
                             8663 ; 16   |#define HW_CODEC_BASEADDR (0xFA00)
                             8664 ; 17   |
                             8665 ; 18   |
                             8666 ; 19   |
                             8667 ; 20   |
                             8668 ; 21   |
                             8669 ; 22   |
                             8670 ; 23   |/////////////////////////////////////////////////////////////////////////////////
                             8671 ; 24   |//   Headphone Control Register (HW_HPCTRL) Bit Definitions
                             8672 ; 25   |#define HW_HPCTRL_TESTIALL_BITPOS 0
                             8673 ; 26   |#define HW_HPCTRL_TESTI1_BITPOS 2
                             8674 ; 27   |#define HW_HPCTRL_POP0_BITPOS 4
                             8675 ; 28   |#define HW_HPCTRL_POP1_BITPOS 5
                             8676 ; 29   |#define HW_HPCTRL_POP2_BITPOS 6
                             8677 ; 30   |#define HW_HPCTRL_RSVD0_BITPOS 7
                             8678 ; 31   |#define HW_HPCTRL_HPPWD_BITPOS 8
                             8679 ; 32   |#define HW_HPCTRL_HPCLASSAB_BITPOS 9
                             8680 ; 33   |#define HW_HPCTRL_CAPLESS_BITPOS 10
                             8681 ; 34   |#define HW_HPCTRL_RSRVD1_BITPOS 11
                             8682 ; 35   |#define HW_HPCTRL_SHORTMODE_LR_BITPOS 12
                             8683 ; 36   |#define HW_HPCTRL_SHORTMODE_CM_BITPOS 14
                             8684 ; 37   |#define HW_HPCTRL_SHORT_LVLADJ_BITPOS 16
                             8685 ; 38   |#define HW_HPCTRL_RSRVD2_BITPOS 19
                             8686 ; 39   |#define HW_HPCTRL_CHOP_CLK_BITPOS 20
                             8687 ; 40   |#define HW_HPCTRL_SHORT_LR_BITPOS 22
                             8688 ; 41   |#define HW_HPCTRL_SHORT_CM_BITPOS 23
                             8689 ; 42   |
                             8690 ; 43   |#define HW_HPCTRL_TESTIALL_WIDTH 2
                             8691 ; 44   |#define HW_HPCTRL_TESTI1_WIDTH 2
                             8692 ; 45   |#define HW_HPCTRL_POP0_WIDTH 1
                             8693 ; 46   |#define HW_HPCTRL_POP1_WIDTH 1
                             8694 ; 47   |#define HW_HPCTRL_POP2_WIDTH 1
                             8695 ; 48   |#define HW_HPCTRL_RSVD0_WIDTH 1
                             8696 ; 49   |#define HW_HPCTRL_HPPWD_WIDTH 1
                             8697 ; 50   |#define HW_HPCTRL_HPCLASSAB_WIDTH 1
                             8698 ; 51   |#define HW_HPCTRL_CAPLESS_WIDTH 1
                             8699 ; 52   |#define HW_HPCTRL_RSRVD1_WIDTH 1
                             8700 ; 53   |#define HW_HPCTRL_SHORTMODE_LR_WIDTH 2
                             8701 ; 54   |#define HW_HPCTRL_SHORTMODE_CM_WIDTH 2
                             8702 ; 55   |#define HW_HPCTRL_SHORT_LVLADJ_WIDTH 3
                             8703 ; 56   |#define HW_HPCTRL_RSRVD2_WIDTH 1
                             8704 ; 57   |#define HW_HPCTRL_CHOP_CLK_WIDTH 2
                             8705 ; 58   |#define HW_HPCTRL_SHORT_LR_WIDTH 1
                             8706 ; 59   |#define HW_HPCTRL_SHORT_CM_WIDTH 1
                             8707 ; 60   |
                             8708 ; 61   |#define HW_HPCTRL_POP_SETMASK 0x7<<HW_HPCTRL_POP0_BITPOS
                             8709 ; 62   |#define HW_HPCTRL_POP_CLRMASK ~(WORD)HW_HPCTRL_POP_SETMASK
                             8710 ; 63   |
                             8711 ; 64   |#define HW_HPCTRL_SHORT_LVLADJ_0_25X_SETMASK 0x3<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8712 ; 65   |#define HW_HPCTRL_SHORT_LVLADJ_0_50X_SETMASK 0x2<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8713 ; 66   |#define HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK 0x1<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8714 ; 67   |#define HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK 0x0<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8715 ; 68   |#define HW_HPCTRL_SHORT_LVLADJ_1_25X_SETMASK 0x4<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8716 ; 69   |#define HW_HPCTRL_SHORT_LVLADJ_1_50X_SETMASK 0x5<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8717 ; 70   |#define HW_HPCTRL_SHORT_LVLADJ_1_75X_SETMASK 0x6<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8718 ; 71   |#define HW_HPCTRL_SHORT_LVLADJ_2_00X_SETMASK 0x7<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8719 ; 72   |
                             8720 ; 73   |#if defined(CAPLESS_HP)
                             8721 ; 74   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK
                             8722 ; 75   |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 143

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8723 ; 76   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK
                             8724 ; 77   |#endif
                             8725 ; 78   |
                             8726 ; 79   |// Headphone control register
                             8727 ; 80   |#define HW_HPCTRL (*(volatile hpctrl_type _X*)(HW_GLUE_BASEADDR+21))
                             8728 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             8729 ; 82   |//   Headphone Conrol Volume Register (HW_HPCTRL) Bit Definitions
                             8730 ; 83   |typedef union               
                             8731 ; 84   |{
                             8732 ; 85   |    struct {
                             8733 ; 86   |        unsigned TESTIALL :HW_HPCTRL_TESTIALL_WIDTH;
                             8734 ; 87   |        unsigned TESTI1 :HW_HPCTRL_TESTI1_WIDTH;
                             8735 ; 88   |        unsigned POP0 :HW_HPCTRL_POP0_WIDTH; 
                             8736 ; 89   |        unsigned POP1 :HW_HPCTRL_POP1_WIDTH; 
                             8737 ; 90   |        unsigned POP2 :HW_HPCTRL_POP2_WIDTH; 
                             8738 ; 91   |        unsigned RSVD0 :HW_HPCTRL_RSVD0_WIDTH;
                             8739 ; 92   |        unsigned HPPWD :HW_HPCTRL_HPPWD_WIDTH;
                             8740 ; 93   |        unsigned HPCLASSAB :HW_HPCTRL_HPCLASSAB_WIDTH;
                             8741 ; 94   |        unsigned CAPLESS :HW_HPCTRL_CAPLESS_WIDTH; 
                             8742 ; 95   |        unsigned RSRVD1 :HW_HPCTRL_RSRVD1_WIDTH;
                             8743 ; 96   |        unsigned SHORTMODE_LR :HW_HPCTRL_SHORTMODE_LR_WIDTH; 
                             8744 ; 97   |        unsigned SHORTMODE_CM :HW_HPCTRL_SHORTMODE_CM_WIDTH;
                             8745 ; 98   |        unsigned SHORT_LVLADJ :HW_HPCTRL_SHORT_LVLADJ_WIDTH; 
                             8746 ; 99   |        unsigned RSRVD2 :HW_HPCTRL_RSRVD2_WIDTH;
                             8747 ; 100  |        unsigned CHOP_CLK :HW_HPCTRL_CHOP_CLK_WIDTH; 
                             8748 ; 101  |        unsigned SHORT_LR :HW_HPCTRL_SHORT_LR_WIDTH;
                             8749 ; 102  |        unsigned SHORT_CM :HW_HPCTRL_SHORT_CM_WIDTH;
                             8750 ; 103  |    } B;
                             8751 ; 104  |    int I;
                             8752 ; 105  |    unsigned int U;
                             8753 ; 106  |} hpctrl_type;
                             8754 ; 107  |// Headphone control short mode 2 bit values for above short bitfield.
                             8755 ; 108  |#define HW_AUTO_HEADAMP_SHUTDOWN_HOLD_RESET   0
                             8756 ; 109  |#define HW_AUTO_HEADAMP_SHUTDOWN_EN           1 
                             8757 ; 110  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIS          2
                             8758 ; 111  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIRECT       3
                             8759 ; 112  |
                             8760 ; 113  |
                             8761 ; 114  |/////////////////////////////////////////////////////////////////////////////////
                             8762 ; 115  |/////////////////////////////////////////////////////////////////////////////////
                             8763 ; 116  |/////////////////////////////////////////////////////////////////////////////////
                             8764 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                             8765 ; 118  |///////   MIXER REGISTERS ///////////////////////////////////////////////////////
                             8766 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             8767 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             8768 ; 121  |/////////////////////////////////////////////////////////////////////////////////
                             8769 ; 122  |
                             8770 ; 123  |
                             8771 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             8772 ; 125  |//   Codec/Mixer Test Register (HW_MIXTBR) Bit Definitions 
                             8773 ; 126  |#define HW_MIXTBR_INV_USB_CLK_BITPOS 0
                             8774 ; 127  |#define HW_MIXTBR_USB_DFF_BYPASS_BITPOS 1
                             8775 ; 128  |#define HW_MIXTBR_HOLD_GND_BITPOS 2
                             8776 ; 129  |#define HW_MIXTBR_ACKI_BITPOS 3
                             8777 ; 130  |#define HW_MIXTBR_ASD2X_BITPOS 4
                             8778 ; 131  |#define HW_MIXTBR_PCPCU_BITPOS 5
                             8779 ; 132  |#define HW_MIXTBR_PCPCD_BITPOS 6
                             8780 ; 133  |#define HW_MIXTBR_DCKI_BITPOS 7
                             8781 ; 134  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS 8
                             8782 ; 135  |#define HW_MIXTBR_PSRN_BITPOS 9
                             8783 ; 136  |#define HW_MIXTBR_FX2_BITPOS 10
                             8784 ; 137  |#define HW_MIXTBR_VCOS_BITPOS 11
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 144

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8785 ; 138  |#define HW_MIXTBR_XBCO_BITPOS 12
                             8786 ; 139  |#define HW_MIXTBR_XBGC_BITPOS 13
                             8787 ; 140  |#define HW_MIXTBR_ADTHD_BITPOS 14
                             8788 ; 141  |#define HW_MIXTBR_MICBIAS_LSBITPOS 15
                             8789 ; 142  |#define HW_MIXTBR_PWDADC_BITPOS 16
                             8790 ; 143  |#define HW_MIXTBR_MICBIAS1_BITPOS 17
                             8791 ; 144  |#define HW_MIXTBR_EZD_BITPOS 18
                             8792 ; 145  |#define HW_MIXTBR_DZCDA_BITPOS 19
                             8793 ; 146  |#define HW_MIXTBR_DZCFM_BITPOS 20
                             8794 ; 147  |#define HW_MIXTBR_DZCLI_BITPOS 21
                             8795 ; 148  |#define HW_MIXTBR_DZCMI_BITPOS 22
                             8796 ; 149  |#define HW_MIXTBR_DZCMA_BITPOS 23
                             8797 ; 150  |
                             8798 ; 151  |#define HW_MIXTBR_INV_USB_CLK_WIDTH (1)
                             8799 ; 152  |#define HW_MIXTBR_USB_DFF_BYPASS_WIDTH (1)
                             8800 ; 153  |#define HW_MIXTBR_HOLD_GND_WIDTH (1)
                             8801 ; 154  |#define HW_MIXTBR_ACKI_WIDTH (1)
                             8802 ; 155  |#define HW_MIXTBR_ASD2X_WIDTH (1)
                             8803 ; 156  |#define HW_MIXTBR_PCPCU_WIDTH (1)
                             8804 ; 157  |#define HW_MIXTBR_PCPCD_WIDTH (1)
                             8805 ; 158  |#define HW_MIXTBR_DCKI_WIDTH (1)
                             8806 ; 159  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_WIDTH (1)
                             8807 ; 160  |#define HW_MIXTBR_PSRN_WIDTH (1)
                             8808 ; 161  |#define HW_MIXTBR_FX2_WIDTH (1)
                             8809 ; 162  |#define HW_MIXTBR_VCOS_WIDTH (1)
                             8810 ; 163  |#define HW_MIXTBR_XBCO_WIDTH (1)
                             8811 ; 164  |#define HW_MIXTBR_XBGC_WIDTH (1)
                             8812 ; 165  |#define HW_MIXTBR_ADTHD_WIDTH (1)
                             8813 ; 166  |#define HW_MIXTBR_MICBIAS_LSWIDTH (1)
                             8814 ; 167  |#define HW_MIXTBR_PWDADC_WIDTH (1)
                             8815 ; 168  |#define HW_MIXTBR_MICBIAS1_WIDTH (1)
                             8816 ; 169  |#define HW_MIXTBR_EZD_WIDTH (1)
                             8817 ; 170  |#define HW_MIXTBR_DZCDA_WIDTH (1)
                             8818 ; 171  |#define HW_MIXTBR_DZCFM_WIDTH (1)
                             8819 ; 172  |#define HW_MIXTBR_DZCLI_WIDTH (1)
                             8820 ; 173  |#define HW_MIXTBR_DZCMI_WIDTH (1)
                             8821 ; 174  |#define HW_MIXTBR_DZCMA_WIDTH (1)
                             8822 ; 175  |
                             8823 ; 176  |
                             8824 ; 177  |#define HW_MIXTBR_INV_USB_CLK_SETMASK 1<<HW_MIXTBR_INV_USB_CLK_BITPOS
                             8825 ; 178  |#define HW_MIXTBR_USB_DFF_BYPASS_SETMASK 1<<HW_MIXTBR_USB_DFF_BYPASS_BITPOS
                             8826 ; 179  |#define HW_MIXTBR_HOLD_GND_SETMASK 1<<HW_MIXTBR_HOLD_GND_BITPOS
                             8827 ; 180  |#define HW_MIXTBR_ACKI_SETMASK 1<<HW_MIXTBR_ACKI_BITPOS
                             8828 ; 181  |#define HW_MIXTBR_ASD2X_SETMASK 1<<HW_MIXTBR_ASD2X_BITPOS
                             8829 ; 182  |#define HW_MIXTBR_PCPCU_SETMASK 1<<HW_MIXTBR_PCPCU_BITPOS
                             8830 ; 183  |#define HW_MIXTBR_PCPCD_SETMASK 1<<HW_MIXTBR_PCPCD_BITPOS
                             8831 ; 184  |#define HW_MIXTBR_DCKI_SETMASK 1<<HW_MIXTBR_DCKI_BITPOS
                             8832 ; 185  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK 1<<HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS
                             8833 ; 186  |#define HW_MIXTBR_PSRN_SETMASK 1<<HW_MIXTBR_PSRN_BITPOS
                             8834 ; 187  |#define HW_MIXTBR_FX2_SETMASK 1<<HW_MIXTBR_FX2_BITPOS
                             8835 ; 188  |#define HW_MIXTBR_VCOS_SETMASK 1<<HW_MIXTBR_VCOS_BITPOS
                             8836 ; 189  |#define HW_MIXTBR_XBCO_SETMASK 1<<HW_MIXTBR_XBCO_BITPOS
                             8837 ; 190  |#define HW_MIXTBR_XBGC_SETMASK 1<<HW_MIXTBR_XBGC_BITPOS
                             8838 ; 191  |#define HW_MIXTBR_ADTHD_SETMASK 1<<HW_MIXTBR_ADTHD_BITPOS
                             8839 ; 192  |#define HW_MIXTBR_MICBIAS_LSSETMASK 1<<HW_MIXTBR_MICBIAS_LSBITPOS
                             8840 ; 193  |#define HW_MIXTBR_PWDADC_SETMASK 1<<HW_MIXTBR_PWDADC_BITPOS
                             8841 ; 194  |#define HW_MIXTBR_MICBIAS1_SETMASK 1<<HW_MIXTBR_MICBIAS1_BITPOS
                             8842 ; 195  |#define HW_MIXTBR_EZD_SETMASK 1<<HW_MIXTBR_EZD_BITPOS
                             8843 ; 196  |#define HW_MIXTBR_DZCDA_SETMASK 1<<HW_MIXTBR_DZCDA_BITPOS
                             8844 ; 197  |#define HW_MIXTBR_DZCFM_SETMASK 1<<HW_MIXTBR_DZCFM_BITPOS
                             8845 ; 198  |#define HW_MIXTBR_DZCLI_SETMASK 1<<HW_MIXTBR_DZCLI_BITPOS
                             8846 ; 199  |#define HW_MIXTBR_DZCMI_SETMASK 1<<HW_MIXTBR_DZCMI_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 145

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8847 ; 200  |#define HW_MIXTBR_DZCMA_SETMASK 1<<HW_MIXTBR_DZCMA_BITPOS
                             8848 ; 201  |
                             8849 ; 202  |#define HW_MIXTBR_INV_USB_CLK_CLRMASK ~(WORD)HW_MIXTBR_INV_USB_CLK_SETMASK
                             8850 ; 203  |#define HW_MIXTBR_USB_DFF_BYPASS_CLRMASK ~(WORD)HW_MIXTBR_USB_DFF_BYPASS_SETMASK
                             8851 ; 204  |#define HW_MIXTBR_HOLD_GND_CLRMASK ~(WORD)HW_MIXTBR_HOLD_GND_SETMASK
                             8852 ; 205  |#define HW_MIXTBR_ACKI_CLRMASK ~(WORD)HW_MIXTBR_ACKI_SETMASK
                             8853 ; 206  |#define HW_MIXTBR_ASD2X_CLRMASK ~(WORD)HW_MIXTBR_ASD2X_SETMASK
                             8854 ; 207  |#define HW_MIXTBR_PCPCU_CLRMASK ~(WORD)HW_MIXTBR_PCPCU_SETMASK
                             8855 ; 208  |#define HW_MIXTBR_PCPCD_CLRMASK ~(WORD)HW_MIXTBR_PCPCD_SETMASK
                             8856 ; 209  |#define HW_MIXTBR_DCKI_CLRMASK ~(WORD)HW_MIXTBR_DCKI_SETMASK
                             8857 ; 210  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_CLRMASK ~(WORD)HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK
                             8858 ; 211  |#define HW_MIXTBR_PSRN_CLRMASK ~(WORD)HW_MIXTBR_PSRN_SETMASK
                             8859 ; 212  |#define HW_MIXTBR_FX2_CLRMASK ~(WORD)HW_MIXTBR_FX2_SETMASK
                             8860 ; 213  |#define HW_MIXTBR_VCOS_CLRMASK ~(WORD)HW_MIXTBR_VCOS_SETMASK
                             8861 ; 214  |#define HW_MIXTBR_XBCO_CLRMASK ~(WORD)HW_MIXTBR_XBCO_SETMASK
                             8862 ; 215  |#define HW_MIXTBR_XBGC_CLRMASK ~(WORD)HW_MIXTBR_XBGC_SETMASK
                             8863 ; 216  |#define HW_MIXTBR_ADTHD_CLRMASK ~(WORD)HW_MIXTBR_ADTHD_SETMASK
                             8864 ; 217  |#define HW_MIXTBR_MICBIAS_LSCLRMASK ~(WORD)HW_MIXTBR_MICBIAS_LSSETMASK
                             8865 ; 218  |#define HW_MIXTBR_PWDADC_CLRMASK ~(WORD)HW_MIXTBR_PWDADC_SETMASK
                             8866 ; 219  |#define HW_MIXTBR_MICBIAS1_CLRMASK ~(WORD)HW_MIXTBR_MICBIAS1_SETMASK
                             8867 ; 220  |#define HW_MIXTBR_EZD_CLRMASK ~(WORD)HW_MIXTBR_EZD_SETMASK
                             8868 ; 221  |#define HW_MIXTBR_DZCDA_CLRMASK ~(WORD)HW_MIXTBR_DZCDA_SETMASK
                             8869 ; 222  |#define HW_MIXTBR_DZCFM_CLRMASK ~(WORD)HW_MIXTBR_DZCFM_SETMASK
                             8870 ; 223  |#define HW_MIXTBR_DZCLI_CLRMASK ~(WORD)HW_MIXTBR_DZCLI_SETMASK
                             8871 ; 224  |#define HW_MIXTBR_DZCMI_CLRMASK ~(WORD)HW_MIXTBR_DZCMI_SETMASK
                             8872 ; 225  |#define HW_MIXTBR_DZCMA_CLRMASK ~(WORD)HW_MIXTBR_DZCMA_SETMASK
                             8873 ; 226  |
                             8874 ; 227  |typedef union               
                             8875 ; 228  |{
                             8876 ; 229  |    struct {
                             8877 ; 230  |        int INV_USB_CLK            : 1;
                             8878 ; 231  |        int USB_DFF_BYPASS         : 1;
                             8879 ; 232  |        int HOLD_GND               : 1;
                             8880 ; 233  |        int ACKI                   : 1;
                             8881 ; 234  |        int ASD2X                  : 1;
                             8882 ; 235  |        int PCPCU                  : 1;
                             8883 ; 236  |        int PCPCD                  : 1;
                             8884 ; 237  |        int DCKI                   : 1;
                             8885 ; 238  |        int MIC_BIAS_OUT_SEL       : 1;
                             8886 ; 239  |        int PSRN                   : 1;
                             8887 ; 240  |        int FX2                    : 1;
                             8888 ; 241  |        int VCOS                   : 1;
                             8889 ; 242  |        int XBCO                   : 1;
                             8890 ; 243  |        int XBGC                   : 1;
                             8891 ; 244  |        int ADTHD                  : 1;
                             8892 ; 245  |        int MICBIAS_LSBITPOS       : 1;
                             8893 ; 246  |        int PWDADC                 : 1;
                             8894 ; 247  |        int MICBIAS1               : 1;
                             8895 ; 248  |        int EZD                    : 1;
                             8896 ; 249  |        int DZCDA                  : 1;
                             8897 ; 250  |        int DZCFM                  : 1;
                             8898 ; 251  |        int DZCLI                  : 1;
                             8899 ; 252  |        int DZCMI                  : 1;
                             8900 ; 253  |        int DZCMA                  : 1;
                             8901 ; 254  |    } B;
                             8902 ; 255  |    int I;
                             8903 ; 256  |    unsigned int U;
                             8904 ; 257  |} mix_tbr_type;
                             8905 ; 258  |#define HW_MIXTBR      (*(volatile mix_tbr_type _X*) (HW_CODEC_BASEADDR+3))
                             8906 ; 259  |
                             8907 ; 260  |
                             8908 ; 261  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 146

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8909 ; 262  |//   Generic Volume Register (HW_MIXMASTERVR) Bit Definitions
                             8910 ; 263  |#define HW_MIXVOLUMER_MR_BITPOS 0
                             8911 ; 264  |#define HW_MIXVOLUMER_ML_BITPOS 8
                             8912 ; 265  |#define HW_MIXVOLUMER_MUTE_BITPOS 15
                             8913 ; 266  |
                             8914 ; 267  |#define HW_MIXVOLUMER_MR_WIDTH (5)
                             8915 ; 268  |#define HW_MIXVOLUMER_ML_WIDTH (5)
                             8916 ; 269  |#define HW_MIXVOLUMER_MUTE_WIDTH 1
                             8917 ; 270  |
                             8918 ; 271  |#define HW_MIXVOLUMER_MR_SETMASK 0x1F<<HW_MIXVOLUMER_MR_BITPOS
                             8919 ; 272  |#define HW_MIXVOLUMER_ML_SETMASK 0x1F<<HW_MIXVOLUMER_ML_BITPOS
                             8920 ; 273  |#define HW_MIXVOLUMER_MUTE_SETMASK 1<<HW_MIXVOLUMER_MUTE_BITPOS
                             8921 ; 274  |
                             8922 ; 275  |#define HW_MIXVOLUMER_MR_CLRMASK ~(WORD)HW_MIXVOLUMER_MR_SETMASK
                             8923 ; 276  |#define HW_MIXVOLUMER_ML_CLRMASK ~(WORD)HW_MIXVOLUMER_ML_SETMASK
                             8924 ; 277  |#define HW_MIXVOLUMER_MUTE_CLRMASK ~(WORD)HW_MIXVOLUMER_MUTE_SETMASK
                             8925 ; 278  |
                             8926 ; 279  |#define HW_MIXVOLUMER_ML_PLUS_12P0_SETMASK 0<<HW_MIXVOLUMER_ML_BITPOS
                             8927 ; 280  |#define HW_MIXVOLUMER_ML_PLUS_10P5_SETMASK 1<<HW_MIXVOLUMER_ML_BITPOS
                             8928 ; 281  |#define HW_MIXVOLUMER_ML_PLUS_09P0_SETMASK 2<<HW_MIXVOLUMER_ML_BITPOS
                             8929 ; 282  |#define HW_MIXVOLUMER_ML_PLUS_07P5_SETMASK 3<<HW_MIXVOLUMER_ML_BITPOS
                             8930 ; 283  |#define HW_MIXVOLUMER_ML_PLUS_06P0_SETMASK 4<<HW_MIXVOLUMER_ML_BITPOS
                             8931 ; 284  |#define HW_MIXVOLUMER_ML_PLUS_04P5_SETMASK 5<<HW_MIXVOLUMER_ML_BITPOS
                             8932 ; 285  |#define HW_MIXVOLUMER_ML_PLUS_03P0_SETMASK 6<<HW_MIXVOLUMER_ML_BITPOS
                             8933 ; 286  |#define HW_MIXVOLUMER_ML_PLUS_01P5_SETMASK 7<<HW_MIXVOLUMER_ML_BITPOS
                             8934 ; 287  |#define HW_MIXVOLUMER_ML_ZERO_SETMASK 8<<HW_MIXVOLUMER_ML_BITPOS
                             8935 ; 288  |#define HW_MIXVOLUMER_ML_MINUS_01P5_SETMASK 9<<HW_MIXVOLUMER_ML_BITPOS
                             8936 ; 289  |#define HW_MIXVOLUMER_ML_MINUS_03P0_SETMASK 10<<HW_MIXVOLUMER_ML_BITPOS
                             8937 ; 290  |#define HW_MIXVOLUMER_ML_MINUS_04P5_SETMASK 11<<HW_MIXVOLUMER_ML_BITPOS
                             8938 ; 291  |#define HW_MIXVOLUMER_ML_MINUS_06P0_SETMASK 12<<HW_MIXVOLUMER_ML_BITPOS
                             8939 ; 292  |#define HW_MIXVOLUMER_ML_MINUS_07P5_SETMASK 13<<HW_MIXVOLUMER_ML_BITPOS
                             8940 ; 293  |#define HW_MIXVOLUMER_ML_MINUS_09P0_SETMASK 14<<HW_MIXVOLUMER_ML_BITPOS
                             8941 ; 294  |#define HW_MIXVOLUMER_ML_MINUS_10P5_SETMASK 15<<HW_MIXVOLUMER_ML_BITPOS
                             8942 ; 295  |#define HW_MIXVOLUMER_ML_MINUS_12P0_SETMASK 16<<HW_MIXVOLUMER_ML_BITPOS
                             8943 ; 296  |#define HW_MIXVOLUMER_ML_MINUS_13P5_SETMASK 17<<HW_MIXVOLUMER_ML_BITPOS
                             8944 ; 297  |#define HW_MIXVOLUMER_ML_MINUS_15P0_SETMASK 18<<HW_MIXVOLUMER_ML_BITPOS
                             8945 ; 298  |#define HW_MIXVOLUMER_ML_MINUS_16P5_SETMASK 19<<HW_MIXVOLUMER_ML_BITPOS
                             8946 ; 299  |#define HW_MIXVOLUMER_ML_MINUS_18P0_SETMASK 20<<HW_MIXVOLUMER_ML_BITPOS
                             8947 ; 300  |#define HW_MIXVOLUMER_ML_MINUS_19P5_SETMASK 21<<HW_MIXVOLUMER_ML_BITPOS
                             8948 ; 301  |#define HW_MIXVOLUMER_ML_MINUS_21P0_SETMASK 22<<HW_MIXVOLUMER_ML_BITPOS
                             8949 ; 302  |#define HW_MIXVOLUMER_ML_MINUS_22P5_SETMASK 23<<HW_MIXVOLUMER_ML_BITPOS
                             8950 ; 303  |#define HW_MIXVOLUMER_ML_MINUS_24P0_SETMASK 24<<HW_MIXVOLUMER_ML_BITPOS
                             8951 ; 304  |#define HW_MIXVOLUMER_ML_MINUS_25P5_SETMASK 25<<HW_MIXVOLUMER_ML_BITPOS
                             8952 ; 305  |#define HW_MIXVOLUMER_ML_MINUS_27P0_SETMASK 26<<HW_MIXVOLUMER_ML_BITPOS
                             8953 ; 306  |#define HW_MIXVOLUMER_ML_MINUS_28P5_SETMASK 27<<HW_MIXVOLUMER_ML_BITPOS
                             8954 ; 307  |#define HW_MIXVOLUMER_ML_MINUS_30P0_SETMASK 28<<HW_MIXVOLUMER_ML_BITPOS
                             8955 ; 308  |#define HW_MIXVOLUMER_ML_MINUS_31P5_SETMASK 29<<HW_MIXVOLUMER_ML_BITPOS
                             8956 ; 309  |#define HW_MIXVOLUMER_ML_MINUS_33P0_SETMASK 30<<HW_MIXVOLUMER_ML_BITPOS
                             8957 ; 310  |#define HW_MIXVOLUMER_ML_MINUS_34P5_SETMASK 31<<HW_MIXVOLUMER_ML_BITPOS
                             8958 ; 311  |
                             8959 ; 312  |#define HW_MIXVOLUMER_MR_PLUS_12P0_SETMASK 0
                             8960 ; 313  |#define HW_MIXVOLUMER_MR_PLUS_10P5_SETMASK 1
                             8961 ; 314  |#define HW_MIXVOLUMER_MR_PLUS_09P0_SETMASK 2
                             8962 ; 315  |#define HW_MIXVOLUMER_MR_PLUS_07P5_SETMASK 3
                             8963 ; 316  |#define HW_MIXVOLUMER_MR_PLUS_06P0_SETMASK 4
                             8964 ; 317  |#define HW_MIXVOLUMER_MR_PLUS_04P5_SETMASK 5
                             8965 ; 318  |#define HW_MIXVOLUMER_MR_PLUS_03P0_SETMASK 6
                             8966 ; 319  |#define HW_MIXVOLUMER_MR_PLUS_01P5_SETMASK 7
                             8967 ; 320  |#define HW_MIXVOLUMER_MR_ZERO_SETMASK 8
                             8968 ; 321  |#define HW_MIXVOLUMER_MR_MINUS_01P5_SETMASK 9
                             8969 ; 322  |#define HW_MIXVOLUMER_MR_MINUS_03P0_SETMASK 10
                             8970 ; 323  |#define HW_MIXVOLUMER_MR_MINUS_04P5_SETMASK 11
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 147

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8971 ; 324  |#define HW_MIXVOLUMER_MR_MINUS_06P0_SETMASK 12
                             8972 ; 325  |#define HW_MIXVOLUMER_MR_MINUS_07P5_SETMASK 13
                             8973 ; 326  |#define HW_MIXVOLUMER_MR_MINUS_09P0_SETMASK 14
                             8974 ; 327  |#define HW_MIXVOLUMER_MR_MINUS_10P5_SETMASK 15
                             8975 ; 328  |#define HW_MIXVOLUMER_MR_MINUS_12P0_SETMASK 16
                             8976 ; 329  |#define HW_MIXVOLUMER_MR_MINUS_13P5_SETMASK 17
                             8977 ; 330  |#define HW_MIXVOLUMER_MR_MINUS_15P0_SETMASK 18
                             8978 ; 331  |#define HW_MIXVOLUMER_MR_MINUS_16P5_SETMASK 19
                             8979 ; 332  |#define HW_MIXVOLUMER_MR_MINUS_18P0_SETMASK 20
                             8980 ; 333  |#define HW_MIXVOLUMER_MR_MINUS_19P5_SETMASK 21
                             8981 ; 334  |#define HW_MIXVOLUMER_MR_MINUS_21P0_SETMASK 22
                             8982 ; 335  |#define HW_MIXVOLUMER_MR_MINUS_22P5_SETMASK 23
                             8983 ; 336  |#define HW_MIXVOLUMER_MR_MINUS_24P0_SETMASK 24
                             8984 ; 337  |#define HW_MIXVOLUMER_MR_MINUS_25P5_SETMASK 25
                             8985 ; 338  |#define HW_MIXVOLUMER_MR_MINUS_27P0_SETMASK 26
                             8986 ; 339  |#define HW_MIXVOLUMER_MR_MINUS_28P5_SETMASK 27
                             8987 ; 340  |#define HW_MIXVOLUMER_MR_MINUS_30P0_SETMASK 28
                             8988 ; 341  |#define HW_MIXVOLUMER_MR_MINUS_31P5_SETMASK 29
                             8989 ; 342  |#define HW_MIXVOLUMER_MR_MINUS_33P0_SETMASK 30
                             8990 ; 343  |#define HW_MIXVOLUMER_MR_MINUS_34P5_SETMASK 31
                             8991 ; 344  |
                             8992 ; 345  |/////////////////////////////////////////////////////////////////////////////////
                             8993 ; 346  |//   Mixer Master Volume Register (HW_MIXMASTERVR) Bit Definitions
                             8994 ; 347  |#define HW_MIXMASTERVR_MR_BITPOS 0
                             8995 ; 348  |#define HW_MIXMASTERVR_ML_BITPOS 8
                             8996 ; 349  |#define HW_MIXMASTERVR_MUTE_BITPOS 15
                             8997 ; 350  |
                             8998 ; 351  |#define HW_MIXMASTERVR_MR_WIDTH (5)
                             8999 ; 352  |#define HW_MIXMASTERVR_ML_WIDTH (5)
                             9000 ; 353  |#define HW_MIXMASTERVR_MUTE_WIDTH (1)
                             9001 ; 354  |
                             9002 ; 355  |#define HW_MIXMASTERVR_MR_SETMASK 0x1F<<HW_MIXMASTERVR_MR_BITPOS
                             9003 ; 356  |#define HW_MIXMASTERVR_ML_SETMASK 0x1F<<HW_MIXMASTERVR_ML_BITPOS
                             9004 ; 357  |#define HW_MIXMASTERVR_MUTE_SETMASK 1<<HW_MIXMASTERVR_MUTE_BITPOS
                             9005 ; 358  |
                             9006 ; 359  |#define HW_MIXMASTERVR_MR_CLRMASK ~(WORD)HW_MIXMASTERVR_MR_SETMASK
                             9007 ; 360  |#define HW_MIXMASTERVR_ML_CLRMASK ~(WORD)HW_MIXMASTERVR_ML_SETMASK
                             9008 ; 361  |#define HW_MIXMASTERVR_MUTE_CLRMASK ~(WORD)HW_MIXMASTERVR_MUTE_SETMASK
                             9009 ; 362  |
                             9010 ; 363  |
                             9011 ; 364  |typedef union               
                             9012 ; 365  |{
                             9013 ; 366  |    struct
                             9014 ; 367  |    {
                             9015 ; 368  |        unsigned MR :5;
                             9016 ; 369  |        int         :3;
                             9017 ; 370  |        unsigned ML :5;
                             9018 ; 371  |        int         :2;
                             9019 ; 372  |        int MUTE    :1;
                             9020 ; 373  |    } B;
                             9021 ; 374  |    int I;
                             9022 ; 375  |    unsigned int U;
                             9023 ; 376  |} mix_mastervr_type;
                             9024 ; 377  |#define HW_MIXMASTERVR (*(volatile mix_mastervr_type _X*) (HW_CODEC_BASEADDR+4))
                             9025 ; 378  |
                             9026 ; 379  |
                             9027 ; 380  |/////////////////////////////////////////////////////////////////////////////////
                             9028 ; 381  |//   Mixer Mic In Volume Register (HW_MIXMICINVR) Bit Definitions
                             9029 ; 382  |#define HW_MIXMICINVR_GN_BITPOS 0
                             9030 ; 383  |#define HW_MIXMICINVR_P20DB_BITPOS 6
                             9031 ; 384  |#define HW_MIXMICINVR_MUTE_BITPOS 15
                             9032 ; 385  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 148

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9033 ; 386  |#define HW_MIXMICINVR_GN_WIDTH 5
                             9034 ; 387  |#define HW_MIXMICINVR_RSVD1_WIDTH 1
                             9035 ; 388  |#define HW_MIXMICINVR_P20DB_WIDTH 1
                             9036 ; 389  |#define HW_MIXMICINVR_RSVD2_WIDTH 8
                             9037 ; 390  |#define HW_MIXMICINVR_MUTE_WIDTH 1
                             9038 ; 391  |#define HW_MIXMICINVR_RSVD3_WIDTH 8
                             9039 ; 392  |
                             9040 ; 393  |#define HW_MIXMICINVR_GN_SETMASK 0x1F<<HW_MIXMICINVR_GN_BITPOS
                             9041 ; 394  |#define HW_MIXMICINVR_P20DB_SETMASK 1<<HW_MIXMICINVR_P20DB_BITPOS
                             9042 ; 395  |#define HW_MIXMICINVR_MUTE_SETMASK 1<<HW_MIXMICINVR_MUTE_BITPOS
                             9043 ; 396  |
                             9044 ; 397  |#define HW_MIXMICINVR_GN_CLRMASK ~(WORD)HW_MIXMICINVR_GN_SETMASK
                             9045 ; 398  |#define HW_MIXMICINVR_P20DB_CLRMASK ~(WORD)HW_MIXMICINVR_P20DB_SETMASK
                             9046 ; 399  |#define HW_MIXMICINVR_MUTE_CLRMASK ~(WORD)HW_MIXMICINVR_MUTE_SETMASK
                             9047 ; 400  |
                             9048 ; 401  |#define HW_MIXMICINVR_GN_PLUS_12P0_SETMASK 0
                             9049 ; 402  |#define HW_MIXMICINVR_GN_PLUS_10P5_SETMASK 1
                             9050 ; 403  |#define HW_MIXMICINVR_GN_PLUS_09P0_SETMASK 2
                             9051 ; 404  |#define HW_MIXMICINVR_GN_PLUS_07P5_SETMASK 3
                             9052 ; 405  |#define HW_MIXMICINVR_GN_PLUS_06P0_SETMASK 4
                             9053 ; 406  |#define HW_MIXMICINVR_GN_PLUS_04P5_SETMASK 5
                             9054 ; 407  |#define HW_MIXMICINVR_GN_PLUS_03P0_SETMASK 6
                             9055 ; 408  |#define HW_MIXMICINVR_GN_PLUS_01P5_SETMASK 7
                             9056 ; 409  |#define HW_MIXMICINVR_GN_ZERO_SETMASK 8
                             9057 ; 410  |#define HW_MIXMICINVR_GN_MINUS_01P5_SETMASK 9
                             9058 ; 411  |#define HW_MIXMICINVR_GN_MINUS_03P0_SETMASK 10
                             9059 ; 412  |#define HW_MIXMICINVR_GN_MINUS_04P5_SETMASK 11
                             9060 ; 413  |#define HW_MIXMICINVR_GN_MINUS_06P0_SETMASK 12
                             9061 ; 414  |#define HW_MIXMICINVR_GN_MINUS_07P5_SETMASK 13
                             9062 ; 415  |#define HW_MIXMICINVR_GN_MINUS_09P0_SETMASK 14
                             9063 ; 416  |#define HW_MIXMICINVR_GN_MINUS_10P5_SETMASK 15
                             9064 ; 417  |#define HW_MIXMICINVR_GN_MINUS_12P0_SETMASK 16
                             9065 ; 418  |#define HW_MIXMICINVR_GN_MINUS_13P5_SETMASK 17
                             9066 ; 419  |#define HW_MIXMICINVR_GN_MINUS_15P0_SETMASK 18
                             9067 ; 420  |#define HW_MIXMICINVR_GN_MINUS_16P5_SETMASK 19
                             9068 ; 421  |#define HW_MIXMICINVR_GN_MINUS_18P0_SETMASK 20
                             9069 ; 422  |#define HW_MIXMICINVR_GN_MINUS_19P5_SETMASK 21
                             9070 ; 423  |#define HW_MIXMICINVR_GN_MINUS_21P0_SETMASK 22
                             9071 ; 424  |#define HW_MIXMICINVR_GN_MINUS_22P5_SETMASK 23
                             9072 ; 425  |#define HW_MIXMICINVR_GN_MINUS_24P0_SETMASK 24
                             9073 ; 426  |#define HW_MIXMICINVR_GN_MINUS_25P5_SETMASK 25
                             9074 ; 427  |#define HW_MIXMICINVR_GN_MINUS_27P0_SETMASK 26
                             9075 ; 428  |#define HW_MIXMICINVR_GN_MINUS_28P5_SETMASK 27
                             9076 ; 429  |#define HW_MIXMICINVR_GN_MINUS_30P0_SETMASK 28
                             9077 ; 430  |#define HW_MIXMICINVR_GN_MINUS_31P5_SETMASK 29
                             9078 ; 431  |#define HW_MIXMICINVR_GN_MINUS_33P0_SETMASK 30
                             9079 ; 432  |#define HW_MIXMICINVR_GN_MINUS_34P5_SETMASK 31
                             9080 ; 433  |
                             9081 ; 434  |typedef union               
                             9082 ; 435  |{
                             9083 ; 436  |    struct {
                             9084 ; 437  |        int GN          : HW_MIXMICINVR_GN_WIDTH;
                             9085 ; 438  |        int RSVD1       : HW_MIXMICINVR_RSVD1_WIDTH;
                             9086 ; 439  |        int P20DB       : HW_MIXMICINVR_P20DB_WIDTH;
                             9087 ; 440  |        int RSVD2       : HW_MIXMICINVR_RSVD2_WIDTH;
                             9088 ; 441  |        int MUTE        : HW_MIXMICINVR_MUTE_WIDTH;
                             9089 ; 442  |        int RSVD3       : HW_MIXMICINVR_RSVD3_WIDTH;
                             9090 ; 443  |    } B;
                             9091 ; 444  |    int I;
                             9092 ; 445  |    unsigned int U;
                             9093 ; 446  |} mix_micinvr_type;
                             9094 ; 447  |#define HW_MIXMICINVR (*(volatile mix_micinvr_type _X*) (HW_CODEC_BASEADDR+5))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 149

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9095 ; 448  |
                             9096 ; 449  |
                             9097 ; 450  |
                             9098 ; 451  |
                             9099 ; 452  |/////////////////////////////////////////////////////////////////////////////////
                             9100 ; 453  |//   Mixer Line1 In Volume Register (HW_MIXLINE1INVR) Bit Definitions
                             9101 ; 454  |#define HW_MIXLINE1INVR_GR_BITPOS 0
                             9102 ; 455  |#define HW_MIXLINE1INVR_GL_BITPOS 8
                             9103 ; 456  |#define HW_MIXLINE1INVR_MUTE_BITPOS 15
                             9104 ; 457  |
                             9105 ; 458  |#define HW_MIXLINE1INVR_GR_WIDTH 5
                             9106 ; 459  |#define HW_MIXLINE1INVR_RSVD1_WIDTH 3
                             9107 ; 460  |#define HW_MIXLINE1INVR_GL_WIDTH 5
                             9108 ; 461  |#define HW_MIXLINE1INVR_RSVD2_WIDTH 2
                             9109 ; 462  |#define HW_MIXLINE1INVR_MUTE_WIDTH 1
                             9110 ; 463  |#define HW_MIXLINE1INVR_RSVD3_WIDTH 8
                             9111 ; 464  |
                             9112 ; 465  |#define HW_MIXLINE1INVR_GR_SETMASK 0x1F<<HW_MIXLINE1INVR_GR_BITPOS
                             9113 ; 466  |#define HW_MIXLINE1INVR_GL_SETMASK 0x1F<<HW_MIXLINE1INVR_GL_BITPOS
                             9114 ; 467  |#define HW_MIXLINE1INVR_MUTE_SETMASK 1<<HW_MIXLINE1INVR_MUTE_BITPOS
                             9115 ; 468  |
                             9116 ; 469  |#define HW_MIXLINE1INVR_GR_CLRMASK ~(WORD)HW_MIXLINE1INVR_GR_SETMASK
                             9117 ; 470  |#define HW_MIXLINE1INVR_GL_CLRMASK ~(WORD)HW_MIXLINE1INVR_GL_SETMASK
                             9118 ; 471  |#define HW_MIXLINE1INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE1INVR_MUTE_SETMASK
                             9119 ; 472  |
                             9120 ; 473  |typedef union               
                             9121 ; 474  |{
                             9122 ; 475  |    struct {
                             9123 ; 476  |        int GR          : HW_MIXLINE1INVR_GR_WIDTH;
                             9124 ; 477  |        int RSVD1       : HW_MIXLINE1INVR_RSVD1_WIDTH;
                             9125 ; 478  |        int GL          : HW_MIXLINE1INVR_GL_WIDTH;
                             9126 ; 479  |        int RSVD2       : HW_MIXLINE1INVR_RSVD2_WIDTH;
                             9127 ; 480  |        int MUTE        : HW_MIXLINE1INVR_MUTE_WIDTH;
                             9128 ; 481  |        int RSVD3       : HW_MIXLINE1INVR_RSVD3_WIDTH;
                             9129 ; 482  |    } B;
                             9130 ; 483  |    int I;
                             9131 ; 484  |    unsigned int U;
                             9132 ; 485  |} mix_line1invr_type;
                             9133 ; 486  |#define HW_MIXLINE1INVR (*(volatile mix_line1invr_type _X*) (HW_CODEC_BASEADDR+6))
                             9134 ; 487  |
                             9135 ; 488  |
                             9136 ; 489  |
                             9137 ; 490  |/////////////////////////////////////////////////////////////////////////////////
                             9138 ; 491  |//   Mixer Line2 In Volume Register (HW_MIXLINE2INVR) Bit Definitions
                             9139 ; 492  |#define HW_MIXLINE2INVR_GR_BITPOS 0
                             9140 ; 493  |#define HW_MIXLINE2INVR_GL_BITPOS 8
                             9141 ; 494  |#define HW_MIXLINE2INVR_MUTE_BITPOS 15
                             9142 ; 495  |
                             9143 ; 496  |#define HW_MIXLINE2INVR_GR_WIDTH 5
                             9144 ; 497  |#define HW_MIXLINE2INVR_RSVD1_WIDTH 3
                             9145 ; 498  |#define HW_MIXLINE2INVR_GL_WIDTH 5
                             9146 ; 499  |#define HW_MIXLINE2INVR_RSVD2_WIDTH 2
                             9147 ; 500  |#define HW_MIXLINE2INVR_MUTE_WIDTH 1
                             9148 ; 501  |#define HW_MIXLINE2INVR_RSVD3_WIDTH 8
                             9149 ; 502  |
                             9150 ; 503  |
                             9151 ; 504  |#define HW_MIXLINE2INVR_GR_SETMASK 0x1F<<HW_MIXLINE2INVR_GR_BITPOS
                             9152 ; 505  |#define HW_MIXLINE2INVR_GL_SETMASK 0x1F<<HW_MIXLINE2INVR_GL_BITPOS
                             9153 ; 506  |#define HW_MIXLINE2INVR_MUTE_SETMASK 1<<HW_MIXLINE2INVR_MUTE_BITPOS
                             9154 ; 507  |
                             9155 ; 508  |#define HW_MIXLINE2INVR_GR_CLRMASK ~(WORD)HW_MIXLINE2INVR_GR_SETMASK
                             9156 ; 509  |#define HW_MIXLINE2INVR_GL_CLRMASK ~(WORD)HW_MIXLINE2INVR_GL_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 150

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9157 ; 510  |#define HW_MIXLINE2INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE2INVR_MUTE_SETMASK
                             9158 ; 511  |
                             9159 ; 512  |typedef union               
                             9160 ; 513  |{
                             9161 ; 514  |    struct {
                             9162 ; 515  |        int GR          : HW_MIXLINE2INVR_GR_WIDTH;
                             9163 ; 516  |        int RSVD1       : HW_MIXLINE2INVR_RSVD1_WIDTH;
                             9164 ; 517  |        int GL          : HW_MIXLINE2INVR_GL_WIDTH;
                             9165 ; 518  |        int RSVD2       : HW_MIXLINE2INVR_RSVD2_WIDTH;
                             9166 ; 519  |        int MUTE        : HW_MIXLINE2INVR_MUTE_WIDTH;
                             9167 ; 520  |        int RSVD3       : HW_MIXLINE2INVR_RSVD3_WIDTH;
                             9168 ; 521  |    } B;
                             9169 ; 522  |    int I;
                             9170 ; 523  |    unsigned int U;
                             9171 ; 524  |} mix_line2invr_type;
                             9172 ; 525  |#define HW_MIXLINE2INVR (*(volatile mix_line2invr_type _X*) (HW_CODEC_BASEADDR+7))
                             9173 ; 526  |
                             9174 ; 527  |
                             9175 ; 528  |
                             9176 ; 529  |/////////////////////////////////////////////////////////////////////////////////
                             9177 ; 530  |//   Mixer DAC In Volume Register (HW_MIXDACINVR) Bit Definitions
                             9178 ; 531  |#define HW_MIXDACINVR_MR_BITPOS 0
                             9179 ; 532  |#define HW_MIXDACINVR_ML_BITPOS 8
                             9180 ; 533  |#define HW_MIXDACINVR_MUTE_BITPOS 15
                             9181 ; 534  |
                             9182 ; 535  |#define HW_MIXDACINVR_MR_WIDTH (5)
                             9183 ; 536  |#define HW_MIXDACINVR_ML_WIDTH (5)
                             9184 ; 537  |#define HW_MIXDACINVR_MUTE_WIDTH (1)
                             9185 ; 538  |
                             9186 ; 539  |#define HW_MIXDACINVR_MR_SETMASK 0x1F<<HW_MIXDACINVR_MR_BITPOS
                             9187 ; 540  |#define HW_MIXDACINVR_ML_SETMASK 0x1F<<HW_MIXDACINVR_ML_BITPOS
                             9188 ; 541  |#define HW_MIXDACINVR_MUTE_SETMASK 1<<HW_MIXDACINVR_MUTE_BITPOS
                             9189 ; 542  |
                             9190 ; 543  |#define HW_MIXDACINVR_MR_CLRMASK ~(WORD)HW_MIXDACINVR_MR_SETMASK
                             9191 ; 544  |#define HW_MIXDACINVR_ML_CLRMASK ~(WORD)HW_MIXDACINVR_ML_SETMASK
                             9192 ; 545  |#define HW_MIXDACINVR_MUTE_CLRMASK ~(WORD)HW_MIXDACINVR_MUTE_SETMASK
                             9193 ; 546  |
                             9194 ; 547  |typedef union               
                             9195 ; 548  |{
                             9196 ; 549  |    struct {
                             9197 ; 550  |        int MR   : HW_MIXDACINVR_MR_WIDTH;
                             9198 ; 551  |        int ML   : HW_MIXDACINVR_ML_WIDTH;
                             9199 ; 552  |        int MUTE : HW_MIXDACINVR_MUTE_WIDTH;
                             9200 ; 553  |    } B;
                             9201 ; 554  |    int I;
                             9202 ; 555  |    unsigned int U;
                             9203 ; 556  |} mix_dacinvr_type;
                             9204 ; 557  |#define HW_MIXDACINVR (*(volatile mix_dacinvr_type _X*) (HW_CODEC_BASEADDR+8))
                             9205 ; 558  |
                             9206 ; 559  |
                             9207 ; 560  |/////////////////////////////////////////////////////////////////////////////////
                             9208 ; 561  |//   Mixer Record Select Register (HW_MIXRECSELR) Bit Definitions
                             9209 ; 562  |#define HW_MIXRECSELR_SR_BITPOS 0
                             9210 ; 563  |#define HW_MIXRECSELR_SL_BITPOS 8
                             9211 ; 564  |#define HW_MIXRECSELR_X_BITPOS 11
                             9212 ; 565  |
                             9213 ; 566  |#define HW_MIXRECSELR_SR_WIDTH 3
                             9214 ; 567  |#define HW_MIXRECSELR_RSVD1_WIDTH 5
                             9215 ; 568  |#define HW_MIXRECSELR_SL_WIDTH 3
                             9216 ; 569  |#define HW_MIXRECSELR_X_WIDTH 1
                             9217 ; 570  |#define HW_MIXRECSELR_RSVD2_WIDTH 12
                             9218 ; 571  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 151

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9219 ; 572  |#define HW_MIXRECSELR_SR_SETMASK 7<<HW_MIXRECSELR_SR_BITPOS
                             9220 ; 573  |#define HW_MIXRECSELR_SL_SETMASK 7<<HW_MIXRECSELR_SL_BITPOS
                             9221 ; 574  |#define HW_MIXRECSELR_X_SETMASK 1<<HW_MIXRECSELR_X_BITPOS
                             9222 ; 575  |
                             9223 ; 576  |#define HW_MIXRECSELR_SR_MIC_SETMASK 0<<HW_MIXRECSELR_SR_BITPOS
                             9224 ; 577  |#define HW_MIXRECSELR_SR_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SR_BITPOS
                             9225 ; 578  |#define HW_MIXRECSELR_SR_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SR_BITPOS
                             9226 ; 579  |#define HW_MIXRECSELR_SR_MIX_SETMASK 5<<HW_MIXRECSELR_SR_BITPOS
                             9227 ; 580  |
                             9228 ; 581  |#define HW_MIXRECSELR_SL_MIC_SETMASK 0<<HW_MIXRECSELR_SL_BITPOS
                             9229 ; 582  |#define HW_MIXRECSELR_SL_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SL_BITPOS
                             9230 ; 583  |#define HW_MIXRECSELR_SL_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SL_BITPOS
                             9231 ; 584  |#define HW_MIXRECSELR_SL_MIX_SETMASK 5<<HW_MIXRECSELR_SL_BITPOS
                             9232 ; 585  |
                             9233 ; 586  |#define HW_MIXRECSELR_SR_CLRMASK ~(WORD)HW_MIXRECSELR_SR_SETMASK
                             9234 ; 587  |#define HW_MIXRECSELR_SL_CLRMASK ~(WORD)HW_MIXRECSELR_SL_SETMASK
                             9235 ; 588  |#define HW_MIXRECSELR_SR_SL_CLRMASK ~(WORD)(HW_MIXRECSELR_SR_SETMASK|HW_MIXRECSELR_SL_SETM
                                  ASK)
                             9236 ; 589  |#define HW_MIXRECSELR_X_CLRMASK ~(WORD)HW_MIXRECSELR_X_SETMASK
                             9237 ; 590  |
                             9238 ; 591  |typedef union               
                             9239 ; 592  |{
                             9240 ; 593  |    struct {
                             9241 ; 594  |        int SR          : HW_MIXRECSELR_SR_WIDTH;
                             9242 ; 595  |        int RSVD1       : HW_MIXRECSELR_RSVD1_WIDTH;
                             9243 ; 596  |        int SL          : HW_MIXRECSELR_SL_WIDTH;
                             9244 ; 597  |        int X           : HW_MIXRECSELR_X_WIDTH;
                             9245 ; 598  |        int RSVD2       : HW_MIXRECSELR_RSVD2_WIDTH;
                             9246 ; 599  |    } B;
                             9247 ; 600  |    int I;
                             9248 ; 601  |    unsigned int U;
                             9249 ; 602  |} mix_recselr_type;
                             9250 ; 603  |#define HW_MIXRECSELR (*(volatile mix_recselr_type _X*) (HW_CODEC_BASEADDR+9))
                             9251 ; 604  |
                             9252 ; 605  |
                             9253 ; 606  |
                             9254 ; 607  |/////////////////////////////////////////////////////////////////////////////////
                             9255 ; 608  |//   Mixer ADC In Gain Register (HW_MIXADCGAINR) Bit Definitions
                             9256 ; 609  |#define HW_MIXADCGAINR_GR_BITPOS 0
                             9257 ; 610  |#define HW_MIXADCGAINR_GL_BITPOS 8
                             9258 ; 611  |#define HW_MIXADCGAINR_MUTE_BITPOS 15
                             9259 ; 612  |
                             9260 ; 613  |#define HW_MIXADCGAINR_GR_WIDTH 4
                             9261 ; 614  |#define HW_MIXADCGAINR_RSVD1_WIDTH 4
                             9262 ; 615  |#define HW_MIXADCGAINR_GL_WIDTH 4
                             9263 ; 616  |#define HW_MIXADCGAINR_RSVD2_WIDTH 3
                             9264 ; 617  |#define HW_MIXADCGAINR_MUTE_WIDTH 1
                             9265 ; 618  |#define HW_MIXADCGAINR_RSVD3_WIDTH 8
                             9266 ; 619  |
                             9267 ; 620  |#define HW_MIXADCGAINR_GR_SETMASK 0x1F<<HW_MIXADCGAINR_GR_BITPOS
                             9268 ; 621  |#define HW_MIXADCGAINR_GL_SETMASK 0x1F<<HW_MIXADCGAINR_GL_BITPOS
                             9269 ; 622  |#define HW_MIXADCGAINR_MUTE_SETMASK 1<<HW_MIXADCGAINR_MUTE_BITPOS
                             9270 ; 623  |
                             9271 ; 624  |#define HW_MIXADCGAINR_GR_CLRMASK ~(WORD)HW_MIXADCGAINR_GR_SETMASK
                             9272 ; 625  |#define HW_MIXADCGAINR_GL_CLRMASK ~(WORD)HW_MIXADCGAINR_GL_SETMASK
                             9273 ; 626  |#define HW_MIXADCGAINR_MUTE_CLRMASK ~(WORD)HW_MIXADCGAINR_MUTE_SETMASK
                             9274 ; 627  |
                             9275 ; 628  |#define HW_MIXADCGAINR_GL_00P0_SETMASK 0<<HW_MIXADCGAINR_GL_BITPOS
                             9276 ; 629  |#define HW_MIXADCGAINR_GL_01P5_SETMASK 1<<HW_MIXADCGAINR_GL_BITPOS
                             9277 ; 630  |#define HW_MIXADCGAINR_GL_03P0_SETMASK 2<<HW_MIXADCGAINR_GL_BITPOS
                             9278 ; 631  |#define HW_MIXADCGAINR_GL_04P5_SETMASK 3<<HW_MIXADCGAINR_GL_BITPOS
                             9279 ; 632  |#define HW_MIXADCGAINR_GL_06P0_SETMASK 4<<HW_MIXADCGAINR_GL_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 152

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9280 ; 633  |#define HW_MIXADCGAINR_GL_07P5_SETMASK 5<<HW_MIXADCGAINR_GL_BITPOS
                             9281 ; 634  |#define HW_MIXADCGAINR_GL_09P0_SETMASK 6<<HW_MIXADCGAINR_GL_BITPOS
                             9282 ; 635  |#define HW_MIXADCGAINR_GL_10P5_SETMASK 7<<HW_MIXADCGAINR_GL_BITPOS
                             9283 ; 636  |#define HW_MIXADCGAINR_GL_12P0_SETMASK 8<<HW_MIXADCGAINR_GL_BITPOS
                             9284 ; 637  |#define HW_MIXADCGAINR_GL_13P5_SETMASK 9<<HW_MIXADCGAINR_GL_BITPOS
                             9285 ; 638  |#define HW_MIXADCGAINR_GL_15P0_SETMASK 10<<HW_MIXADCGAINR_GL_BITPOS
                             9286 ; 639  |#define HW_MIXADCGAINR_GL_16P5_SETMASK 11<<HW_MIXADCGAINR_GL_BITPOS
                             9287 ; 640  |#define HW_MIXADCGAINR_GL_18P0_SETMASK 12<<HW_MIXADCGAINR_GL_BITPOS
                             9288 ; 641  |#define HW_MIXADCGAINR_GL_19P5_SETMASK 13<<HW_MIXADCGAINR_GL_BITPOS
                             9289 ; 642  |#define HW_MIXADCGAINR_GL_21P0_SETMASK 14<<HW_MIXADCGAINR_GL_BITPOS
                             9290 ; 643  |#define HW_MIXADCGAINR_GL_22P5_SETMASK 15<<HW_MIXADCGAINR_GL_BITPOS
                             9291 ; 644  |
                             9292 ; 645  |#define HW_MIXADCGAINR_GR_00P0_SETMASK 0
                             9293 ; 646  |#define HW_MIXADCGAINR_GR_01P5_SETMASK 1
                             9294 ; 647  |#define HW_MIXADCGAINR_GR_03P0_SETMASK 2
                             9295 ; 648  |#define HW_MIXADCGAINR_GR_04P5_SETMASK 3
                             9296 ; 649  |#define HW_MIXADCGAINR_GR_06P0_SETMASK 4
                             9297 ; 650  |#define HW_MIXADCGAINR_GR_07P5_SETMASK 5
                             9298 ; 651  |#define HW_MIXADCGAINR_GR_09P0_SETMASK 6
                             9299 ; 652  |#define HW_MIXADCGAINR_GR_10P5_SETMASK 7
                             9300 ; 653  |#define HW_MIXADCGAINR_GR_12P0_SETMASK 8
                             9301 ; 654  |#define HW_MIXADCGAINR_GR_13P5_SETMASK 9
                             9302 ; 655  |#define HW_MIXADCGAINR_GR_15P0_SETMASK 10
                             9303 ; 656  |#define HW_MIXADCGAINR_GR_16P5_SETMASK 11
                             9304 ; 657  |#define HW_MIXADCGAINR_GR_18P0_SETMASK 12
                             9305 ; 658  |#define HW_MIXADCGAINR_GR_19P5_SETMASK 13
                             9306 ; 659  |#define HW_MIXADCGAINR_GR_21P0_SETMASK 14
                             9307 ; 660  |#define HW_MIXADCGAINR_GR_22P5_SETMASK 15
                             9308 ; 661  |
                             9309 ; 662  |typedef union               
                             9310 ; 663  |{
                             9311 ; 664  |    struct {
                             9312 ; 665  |        int GR          : HW_MIXADCGAINR_GR_WIDTH;
                             9313 ; 666  |        int RSVD1       : HW_MIXADCGAINR_RSVD1_WIDTH;
                             9314 ; 667  |        int GL          : HW_MIXADCGAINR_GL_WIDTH;
                             9315 ; 668  |        int RSVD2       : HW_MIXADCGAINR_RSVD2_WIDTH;
                             9316 ; 669  |        int MUTE        : HW_MIXADCGAINR_MUTE_WIDTH;
                             9317 ; 670  |        int RSVD3       : HW_MIXADCGAINR_RSVD3_WIDTH;
                             9318 ; 671  |    } B;
                             9319 ; 672  |    int I;
                             9320 ; 673  |    unsigned int U;
                             9321 ; 674  |} mix_adcgainr_type;
                             9322 ; 675  |#define HW_MIXADCGAINR (*(volatile mix_adcgainr_type _X*) (HW_CODEC_BASEADDR+10))
                             9323 ; 676  |
                             9324 ; 677  |
                             9325 ; 678  |
                             9326 ; 679  |/////////////////////////////////////////////////////////////////////////////////
                             9327 ; 680  |//   Mixer Power Down Register (HW_MIXPWRDNR) Bit Definitions
                             9328 ; 681  |#define HW_MIXPWRDNR_PR0_BITPOS 9
                             9329 ; 682  |#define HW_MIXPWRDNR_PR1_BITPOS 10
                             9330 ; 683  |#define HW_MIXPWRDNR_PR2_BITPOS 11
                             9331 ; 684  |
                             9332 ; 685  |#define HW_MIXPWRDNR_PR0_WIDTH (1)
                             9333 ; 686  |#define HW_MIXPWRDNR_PR1_WIDTH (1)
                             9334 ; 687  |#define HW_MIXPWRDNR_PR2_WIDTH (1)
                             9335 ; 688  |#define HW_MIXPWRDNR_RSVD_WIDTH (12)
                             9336 ; 689  |
                             9337 ; 690  |#define HW_MIXPWRDNR_PR_SETMASK 7<<HW_MIXPWRDNR_PR0_BITPOS
                             9338 ; 691  |
                             9339 ; 692  |#define HW_MIXPWRDNR_PR_CLRMASK ~(WORD)HW_MIXPWRDNR_PR_SETMASK
                             9340 ; 693  |
                             9341 ; 694  |typedef union               
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 153

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9342 ; 695  |{
                             9343 ; 696  |    struct {
                             9344 ; 697  |                int                     : 9;
                             9345 ; 698  |       int PR0          : HW_MIXPWRDNR_PR0_WIDTH;
                             9346 ; 699  |       int PR1          : HW_MIXPWRDNR_PR1_WIDTH;
                             9347 ; 700  |       int PR2          : HW_MIXPWRDNR_PR2_WIDTH;
                             9348 ; 701  |       int RSVD         : HW_MIXPWRDNR_RSVD_WIDTH;
                             9349 ; 702  |    } B;
                             9350 ; 703  |    int I;
                             9351 ; 704  |    unsigned int U;
                             9352 ; 705  |} mix_pwrdnr_type;
                             9353 ; 706  |#define HW_MIXPWRDNR (*(volatile mix_pwrdnr_type _X*) (HW_CODEC_BASEADDR+11))
                             9354 ; 707  |
                             9355 ; 708  |
                             9356 ; 709  |/////////////////////////////////////////////////////////////////////////////////
                             9357 ; 710  |
                             9358 ; 711  |//  Mixer Test Register (HW_MIX_TEST) Bit Definitions
                             9359 ; 712  |
                             9360 ; 713  |#define HW_MIX_TEST_DAC_CHOP_CLK_WIDTH (2)
                             9361 ; 714  |
                             9362 ; 715  |#define HW_MIX_TEST_RSVD0_WIDTH (2)
                             9363 ; 716  |
                             9364 ; 717  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH (1)
                             9365 ; 718  |
                             9366 ; 719  |#define HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH (1)
                             9367 ; 720  |
                             9368 ; 721  |#define HW_MIX_TEST_RSVD1_WIDTH (2)
                             9369 ; 722  |
                             9370 ; 723  |#define HW_MIX_TEST_TMP_CFG_WIDTH (4)
                             9371 ; 724  |
                             9372 ; 725  |#define HW_MIX_TEST_TMPPWD_WIDTH (1)
                             9373 ; 726  |
                             9374 ; 727  |#define HW_MIX_TEST_RSVD2_WIDTH (11)
                             9375 ; 728  |
                             9376 ; 729  |
                             9377 ; 730  |
                             9378 ; 731  |#define HW_MIX_TEST_DAC_CHOP_CLK_BITPOS (0)
                             9379 ; 732  |
                             9380 ; 733  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS (4)
                             9381 ; 734  |
                             9382 ; 735  |#define HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS (5)
                             9383 ; 736  |
                             9384 ; 737  |#define HW_MIX_TEST_TMP_CFG_BITPOS (8)
                             9385 ; 738  |
                             9386 ; 739  |#define HW_MIX_TEST_TMPPWD_BITPOS (12)
                             9387 ; 740  |
                             9388 ; 741  |
                             9389 ; 742  |
                             9390 ; 743  |#define HW_MIX_TEST_DAC_CHOP_CLK_SETMASK (((1<<HW_MIX_TEST_DAC_CHOP_CLK_WIDTH)-1)<<HW_MIX_
                                  TEST_DAC_CHOP_CLK_BITPOS)        
                             9391 ; 744  |
                             9392 ; 745  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK (((1<<HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH)-1)<<H
                                  W_MIX_TEST_DAC_DISABLE_RTZ_BITPOS)        
                             9393 ; 746  |
                             9394 ; 747  |#define HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK (((1<<HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH)-1)<<HW_
                                  MIX_TEST_DAC_MORE_AMP_I_BITPOS) 
                             9395 ; 748  |
                             9396 ; 749  |#define HW_MIX_TEST_TMP_CFG_SETMASK (((1<<HW_MIX_TEST_TMP_CFG_WIDTH)-1)<<HW_MIX_TEST_TMP_C
                                  FG_BITPOS) 
                             9397 ; 750  |
                             9398 ; 751  |#define HW_MIX_TEST_TMPPWD_SETMASK (((1<<HW_MIX_TEST_TMPPWD_WIDTH)-1)<<HW_MIX_TEST_TMPPWD_
                                  BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 154

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9399 ; 752  |
                             9400 ; 753  |
                             9401 ; 754  |#define HW_MIX_TEST_DAC_CHOP_CLK_CLRMASK (~(WORD)HW_MIX_TEST_DAC_CHOP_CLK_SETMASK)     
                             9402 ; 755  |
                             9403 ; 756  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_CLRMASK (~(WORD)HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK)  
                                     
                             9404 ; 757  |
                             9405 ; 758  |#define HW_MIX_TEST_DAC_MORE_AMP_I_CLRMASK (~(WORD)HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK) 
                             9406 ; 759  |
                             9407 ; 760  |#define HW_MIX_TEST_TMP_CFG_CLRMASK (~(WORD)HW_MIX_TEST_TMP_CFG_SETMASK) 
                             9408 ; 761  |
                             9409 ; 762  |#define HW_MIX_TEST_TMPPWD_CLRMASK (~(WORD)HW_MIX_TEST_TMPPWD_SETMASK) 
                             9410 ; 763  |
                             9411 ; 764  |
                             9412 ; 765  |typedef union               
                             9413 ; 766  |{
                             9414 ; 767  |    struct {
                             9415 ; 768  |        int DAC_CHOP_CLK                   : HW_MIX_TEST_DAC_CHOP_CLK_WIDTH;
                             9416 ; 769  |        int RSVD0                          : HW_MIX_TEST_RSVD0_WIDTH;
                             9417 ; 770  |        int DAC_DISABLE_RTZ                : HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH;
                             9418 ; 771  |        int DAC_MORE_AMP_I                 : HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH;
                             9419 ; 772  |        int RSVD1                          : HW_MIX_TEST_RSVD1_WIDTH;
                             9420 ; 773  |        int TMP_CFG                        : HW_MIX_TEST_TMP_CFG_WIDTH;
                             9421 ; 774  |        int TMPPWD                         : HW_MIX_TEST_TMPPWD_WIDTH;
                             9422 ; 775  |        int RSVD2                          : HW_MIX_TEST_RSVD2_WIDTH;
                             9423 ; 776  |    } B;
                             9424 ; 777  |    int I;
                             9425 ; 778  |    unsigned int U;
                             9426 ; 779  |} mix_test_type;
                             9427 ; 780  |#define HW_MIX_TEST      (*(volatile mix_test_type _X*) (HW_CODEC_BASEADDR+28))    /* Anal
                                  og Persistent Config Register */
                             9428 ; 781  |
                             9429 ; 782  |
                             9430 ; 783  |/////////////////////////////////////////////////////////////////////////////////
                             9431 ; 784  |//   Reference Control Register (HW_REF_CTRL) Bit Definitions
                             9432 ; 785  |#define HW_REF_CTRL_DACVBGVAL_BITPOS 0
                             9433 ; 786  |#define HW_REF_CTRL_ADJDAC_BITPOS 4
                             9434 ; 787  |#define HW_REF_CTRL_VAGVAL_BITPOS 5
                             9435 ; 788  |#define HW_REF_CTRL_ADJV_BITPOS 9
                             9436 ; 789  |#define HW_REF_CTRL_ADCREFV_BITPOS 10
                             9437 ; 790  |#define HW_REF_CTRL_ADJADC_BITPOS 14
                             9438 ; 791  |#define HW_REF_CTRL_PWRDWNS_BITPOS 15
                             9439 ; 792  |#define HW_REF_CTRL_BIASC_BITPOS 16
                             9440 ; 793  |#define HW_REF_CTRL_LWREF_BITPOS 18
                             9441 ; 794  |#define HW_REF_CTRL_LOW_PWR_BITPOS 19 
                             9442 ; 795  |
                             9443 ; 796  |#define HW_REF_CTRL_DACVBGVAL_WIDTH (4)
                             9444 ; 797  |#define HW_REF_CTRL_ADJDAC_WIDTH (1)
                             9445 ; 798  |#define HW_REF_CTRL_VAGVAL_WIDTH (4)
                             9446 ; 799  |#define HW_REF_CTRL_ADJV_WIDTH (1)
                             9447 ; 800  |#define HW_REF_CTRL_ADCREFV_WIDTH (4)
                             9448 ; 801  |#define HW_REF_CTRL_ADJADC_WIDTH (1)
                             9449 ; 802  |#define HW_REF_CTRL_PWRDWNS_WIDTH (1)
                             9450 ; 803  |#define HW_REF_CTRL_BIASC_WIDTH (2)
                             9451 ; 804  |#define HW_REF_CTRL_LWREF_WIDTH (1)
                             9452 ; 805  |#define HW_REF_CTRL_LOW_PWR_WIDTH (1) 
                             9453 ; 806  |#define HW_REF_CTRL_RSVD_WIDTH (4)
                             9454 ; 807  |
                             9455 ; 808  |#define HW_REF_CTRL_DACVBGVAL_SETMASK (((1<<HW_REF_CTRL_DACVBGVAL_WIDTH)-1)<<HW_REF_CTRL_D
                                  ACVBGVAL_BITPOS)
                             9456 ; 809  |#define HW_REF_CTRL_ADJDAC_SETMASK (((1<<HW_REF_CTRL_ADJDAC_WIDTH)-1)<<HW_REF_CTRL_ADJDAC_
                                  BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 155

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9457 ; 810  |#define HW_REF_CTRL_VAGVAL_SETMASK (((1<<HW_REF_CTRL_VAGVAL_WIDTH)-1)<<HW_REF_CTRL_VAGVAL_
                                  BITPOS)
                             9458 ; 811  |#define HW_REF_CTRL_ADJV_SETMASK (((1<<HW_REF_CTRL_ADJV_WIDTH)-1)<<HW_REF_CTRL_ADJV_BITPOS
                                  )
                             9459 ; 812  |#define HW_REF_CTRL_ADCREFV_SETMASK (((1<<HW_REF_CTRL_ADCREFV_WIDTH)-1)<<HW_REF_CTRL_ADCRE
                                  FV_BITPOS)
                             9460 ; 813  |#define HW_REF_CTRL_ADJADC_SETMASK (((1<<HW_REF_CTRL_ADJADC_WIDTH)-1)<<HW_REF_CTRL_ADJADC_
                                  BITPOS)
                             9461 ; 814  |#define HW_REF_CTRL_PWRDWNS_SETMASK (((1<<HW_REF_CTRL_PWRDWNS_WIDTH)-1)<<HW_REF_CTRL_PWRDW
                                  NS_BITPOS)
                             9462 ; 815  |#define HW_REF_CTRL_BIASC_SETMASK (((1<<HW_REF_CTRL_BIASC_WIDTH)-1)<<HW_REF_CTRL_BIASC_BIT
                                  POS)
                             9463 ; 816  |#define HW_REF_CTRL_LWREF_SETMASK (((1<<HW_REF_CTRL_LWREF_WIDTH)-1)<<HW_REF_CTRL_LWREF_BIT
                                  POS)
                             9464 ; 817  |#define HW_REF_CTRL_LOW_PWR_SETMASK (((1<<HW_REF_CTRL_LOW_PWR_WIDTH)-1)<<HW_REF_CTRL_LOW_P
                                  WR_BITPOS)
                             9465 ; 818  |
                             9466 ; 819  |#define HW_REF_CTRL_DACVBGVAL_CLRMASK ~(WORD)HW_REF_CTRL_DACVBGVAL_SETMASK
                             9467 ; 820  |#define HW_REF_CTRL_ADJDAC_CLRMASK ~(WORD)HW_REF_CTRL_ADJDAC_SETMASK
                             9468 ; 821  |#define HW_REF_CTRL_VAGVAL_CLRMASK ~(WORD)HW_REF_CTRL_VAGVAL_SETMASK
                             9469 ; 822  |#define HW_REF_CTRL_ADJV_CLRMASK ~(WORD)HW_REF_CTRL_ADJV_SETMASK
                             9470 ; 823  |#define HW_REF_CTRL_ADCREFV_CLRMASK ~(WORD)HW_REF_CTRL_ADCREFV_SETMASK
                             9471 ; 824  |#define HW_REF_CTRL_ADJADC_CLRMASK ~(WORD)HW_REF_CTRL_ADJADC_SETMASK
                             9472 ; 825  |#define HW_REF_CTRL_PWRDWNS_CLRMASK ~(WORD)HW_REF_CTRL_PWRDWNS_SETMASK
                             9473 ; 826  |#define HW_REF_CTRL_BIASC_CLRMASK ~(WORD)HW_REF_CTRL_BIASC_SETMASK
                             9474 ; 827  |#define HW_REF_CTRL_LWREF_CLRMASK ~(WORD)HW_REF_CTRL_LWREF_SETMASK
                             9475 ; 828  |#define HW_REF_CTRL_LOW_PWR_CLRMASK ~(WORD)HW_REF_CTRL_LOW_PWR_SETMASK
                             9476 ; 829  |
                             9477 ; 830  |typedef union               
                             9478 ; 831  |{
                             9479 ; 832  |    struct {
                             9480 ; 833  |        int DACVBGVAL      : HW_REF_CTRL_DACVBGVAL_WIDTH;
                             9481 ; 834  |        int ADJDAC                 : HW_REF_CTRL_ADJDAC_WIDTH;
                             9482 ; 835  |        int VAGVAL                 : HW_REF_CTRL_VAGVAL_WIDTH;
                             9483 ; 836  |        int ADJV                   : HW_REF_CTRL_ADJV_WIDTH;
                             9484 ; 837  |        int ADCREFV       : HW_REF_CTRL_ADCREFV_WIDTH;
                             9485 ; 838  |        int ADJADC                 : HW_REF_CTRL_ADJADC_WIDTH;
                             9486 ; 839  |        int PWRDWNS       : HW_REF_CTRL_PWRDWNS_WIDTH;
                             9487 ; 840  |        int BIASC         : HW_REF_CTRL_BIASC_WIDTH;
                             9488 ; 841  |        int LWREF         : HW_REF_CTRL_LWREF_WIDTH;
                             9489 ; 842  |        int LOW_PWR       : HW_REF_CTRL_LOW_PWR_WIDTH;
                             9490 ; 843  |        int RSVD               : HW_REF_CTRL_RSVD_WIDTH;
                             9491 ; 844  |    } B;
                             9492 ; 845  |    int I;
                             9493 ; 846  |    unsigned int U;
                             9494 ; 847  |} ref_ctrl_type;
                             9495 ; 848  |#define HW_REF_CTRL (*(volatile ref_ctrl_type _X*) (HW_CODEC_BASEADDR+25))
                             9496 ; 849  |
                             9497 ; 850  |
                             9498 ; 851  |
                             9499 ; 852  |/////////////////////////////////////////////////////////////////////////////////
                             9500 ; 853  |/////////////////////////////////////////////////////////////////////////////////
                             9501 ; 854  |/////////////////////////////////////////////////////////////////////////////////
                             9502 ; 855  |//////  DAC Registers
                             9503 ; 856  |/////////////////////////////////////////////////////////////////////////////////
                             9504 ; 857  |/////////////////////////////////////////////////////////////////////////////////
                             9505 ; 858  |/////////////////////////////////////////////////////////////////////////////////
                             9506 ; 859  |#define HW_DAC_BASEADDR 0xF800
                             9507 ; 860  |
                             9508 ; 861  |
                             9509 ; 862  |
                             9510 ; 863  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 156

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9511 ; 864  |//  DAC Control Status Register (HW_DACCSR) Bit Definitions
                             9512 ; 865  |#define HW_DACCSR_TXEN_BITPOS 0
                             9513 ; 866  |#define HW_DACCSR_TXIEN_BITPOS 1
                             9514 ; 867  |#define HW_DACCSR_TXI_BITPOS 2
                             9515 ; 868  |#define HW_DACCSR_TXEXC_BITPOS 3
                             9516 ; 869  |#define HW_DACCSR_LPBK_BITPOS 4
                             9517 ; 870  |#define HW_DACCSR_DMASEL_BITPOS 5
                             9518 ; 871  |#define HW_DACCSR_DAC_HIPPOP_EN_BITPOS 7
                             9519 ; 872  |#define HW_DACCSR_LVUP_BITPOS 8
                             9520 ; 873  |#define HW_DACCSR_RVUP_BITPOS 9
                             9521 ; 874  |#define HW_DACCSR_VUP_BITPOS 10
                             9522 ; 875  |#define HW_DACCSR_RSRVD_BITPOS 11
                             9523 ; 876  |#define HW_DACCSR_CLKGT_BITPOS 23
                             9524 ; 877  |
                             9525 ; 878  |#define HW_DACCSR_TXEN_WIDTH (1)
                             9526 ; 879  |#define HW_DACCSR_TXIEN_WIDTH (1)
                             9527 ; 880  |#define HW_DACCSR_TXI_WIDTH (1)
                             9528 ; 881  |#define HW_DACCSR_TXEXC_WIDTH (1)
                             9529 ; 882  |#define HW_DACCSR_LPBK_WIDTH (1)
                             9530 ; 883  |#define HW_DACCSR_DMASEL_WIDTH (2)
                             9531 ; 884  |#define HW_DACCSR_DAC_HIPPOP_EN_WIDTH (1)
                             9532 ; 885  |#define HW_DACCSR_LVUP_WIDTH (1)
                             9533 ; 886  |#define HW_DACCSR_RVUP_WIDTH (1)
                             9534 ; 887  |#define HW_DACCSR_VUP_WIDTH (1)
                             9535 ; 888  |#define HW_DACCSR_RSRVD_WIDTH (12)
                             9536 ; 889  |#define HW_DACCSR_CLKGT_WIDTH (1)
                             9537 ; 890  |
                             9538 ; 891  |#define HW_DACCSR_TXEN_SETMASK 1<<HW_DACCSR_TXEN_BITPOS
                             9539 ; 892  |#define HW_DACCSR_TXIEN_SETMASK 1<<HW_DACCSR_TXIEN_BITPOS
                             9540 ; 893  |#define HW_DACCSR_TXI_SETMASK 1<<HW_DACCSR_TXI_BITPOS
                             9541 ; 894  |#define HW_DACCSR_TXEXC_SETMASK 1<<HW_DACCSR_TXEXC_BITPOS
                             9542 ; 895  |#define HW_DACCSR_LPBK_SETMASK 1<<HW_DACCSR_LPBK_BITPOS
                             9543 ; 896  |#define HW_DACCSR_DMASEL_P_SETMASK ((2)<<(HW_DACCSR_DMASEL_BITPOS))
                             9544 ; 897  |#define HW_DACCSR_DMASEL_Y_SETMASK (1<<(HW_DACCSR_DMASEL_BITPOS))
                             9545 ; 898  |//         DMASEL_X has no asm setmask since X config value is 00 binary.
                             9546 ; 899  |#define HW_DACCSR_DAC_HIPPOP_EN_SETMASK (1<<HW_DACCSR_DAC_HIPPOP_EN_BITPOS)
                             9547 ; 900  |#define HW_DACCSR_LVUP_SETMASK (1<<HW_DACCSR_LVUP_BITPOS)
                             9548 ; 901  |#define HW_DACCSR_RVUP_SETMASK (1<<HW_DACCSR_RVUP_BITPOS)
                             9549 ; 902  |#define HW_DACCSR_VUP_SETMASK (1<<HW_DACCSR_VUP_BITPOS)
                             9550 ; 903  |#define HW_DACCSR_CLKGT_SETMASK (1<<HW_DACCSR_CLKGT_BITPOS)
                             9551 ; 904  |
                             9552 ; 905  |#define HW_DACCSR_TXEN_CLRMASK ~(WORD)HW_DACCSR_TXEN_SETMASK
                             9553 ; 906  |#define HW_DACCSR_TXIEN_CLRMASK ~(WORD)HW_DACCSR_TXIEN_SETMASK
                             9554 ; 907  |#define HW_DACCSR_TXI_CLRMASK ~(WORD)HW_DACCSR_TXI_SETMASK
                             9555 ; 908  |#define HW_DACCSR_TXEXC_CLRMASK ~(WORD)HW_DACCSR_TXEXC_SETMASK
                             9556 ; 909  |#define HW_DACCSR_LPBK_CLRMASK ~(WORD)HW_DACCSR_LPBK_SETMASK
                             9557 ; 910  |// No asm clrmask for 2 bit bitfield DMASEL
                             9558 ; 911  |#define HW_DACCSR_DAC_HIPPOP_EN_CLRMASK ~(WORD)HW_DACCSR_DAC_HIPPOP_EN_SETMASK
                             9559 ; 912  |#define HW_DACCSR_LVUP_CLRMASK ~(WORD)HW_DACCSR_LVUP_SETMASK
                             9560 ; 913  |#define HW_DACCSR_RVUP_CLRMASK ~(WORD)HW_DACCSR_RVUP_SETMASK
                             9561 ; 914  |#define HW_DACCSR_VUP_CLRMASK ~(WORD)HW_DACCSR_VUP_SETMASK
                             9562 ; 915  |#define HW_DACCSR_CLKGT_CLRMASK ~(WORD)HW_DACCSR_CLKGT_SETMASK 
                             9563 ; 916  |
                             9564 ; 917  |
                             9565 ; 918  |typedef union               
                             9566 ; 919  |{
                             9567 ; 920  |    struct {
                             9568 ; 921  |        int TXEN                        : HW_DACCSR_TXEN_WIDTH;
                             9569 ; 922  |        int TXIEN                       : HW_DACCSR_TXIEN_WIDTH;
                             9570 ; 923  |        int TXI                         : HW_DACCSR_TXI_WIDTH;
                             9571 ; 924  |        int TXEXC                       : HW_DACCSR_TXEXC_WIDTH;
                             9572 ; 925  |        int LPBK                        : HW_DACCSR_LPBK_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 157

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9573 ; 926  |        int DMASEL                      : HW_DACCSR_DMASEL_WIDTH;
                             9574 ; 927  |             #define HW_DACCSR_DMASEL_X_BITFIELD_VAL    0
                             9575 ; 928  |             #define HW_DACCSR_DMASEL_Y_BITFIELD_VAL    1
                             9576 ; 929  |             #define HW_DACCSR_DMASEL_P_BITFIELD_VAL    2       
                             9577 ; 930  |        int DAC_HIPPOP_EN               : HW_DACCSR_DAC_HIPPOP_EN_WIDTH;
                             9578 ; 931  |        int LVUP                        : HW_DACCSR_LVUP_WIDTH;
                             9579 ; 932  |        int RVUP                        : HW_DACCSR_RVUP_WIDTH;
                             9580 ; 933  |        int VUP                         : HW_DACCSR_VUP_WIDTH;
                             9581 ; 934  |        int RSVD                        : HW_DACCSR_RSRVD_WIDTH;
                             9582 ; 935  |        int CLKGT                       : HW_DACCSR_CLKGT_WIDTH;
                             9583 ; 936  |    } B;
                             9584 ; 937  |    int I;
                             9585 ; 938  |    unsigned int U;
                             9586 ; 939  |} dac_csr_type;
                             9587 ; 940  |#define HW_DACCSR      (*(volatile dac_csr_type _X*) (HW_DAC_BASEADDR))
                             9588 ; 941  |
                             9589 ; 942  |
                             9590 ; 943  |
                             9591 ; 944  |/////////////////////////////////////////////////////////////////////////////////
                             9592 ; 945  |//  DAC Sample Rate Register (HW_DACSRR) Bit Definitions
                             9593 ; 946  |#define HW_DACSRR_SR_BITPOS 0
                             9594 ; 947  |
                             9595 ; 948  |#define HW_DACSRR_SR_WIDTH (23)
                             9596 ; 949  |#define HW_DACSRR_RSVD_WIDTH (1)
                             9597 ; 950  |
                             9598 ; 951  |//HW_DACSRR_SR_SETMASK                    equ     $FFFFFF<<HW_DACSRR_SR_BITPOS
                             9599 ; 952  |#define HW_DACSRR_SR_SETMASK (((1<<HW_DACSRR_SR_WIDTH)-1)<<HW_DACSRR_SR_BITPOS)        
                             9600 ; 953  |
                             9601 ; 954  |#define HW_DACSRR_SR_CLRMASK ~(WORD)HW_DACSRR_SR_SETMASK
                             9602 ; 955  |
                             9603 ; 956  |typedef union               
                             9604 ; 957  |{
                             9605 ; 958  |    struct {
                             9606 ; 959  |        int SR                          : HW_DACSRR_SR_WIDTH;
                             9607 ; 960  |        int RSVD                        : HW_DACSRR_RSVD_WIDTH;
                             9608 ; 961  |    } B;
                             9609 ; 962  |    int I;
                             9610 ; 963  |    unsigned int U;
                             9611 ; 964  |} dac_srr_type;
                             9612 ; 965  |#define HW_DACSRR      (*(volatile dac_srr_type _X*) (HW_DAC_BASEADDR+1))
                             9613 ; 966  |
                             9614 ; 967  |
                             9615 ; 968  |
                             9616 ; 969  |/////////////////////////////////////////////////////////////////////////////////
                             9617 ; 970  |//  DAC Word Count Register (HW_DACWCR) Bit Definitions
                             9618 ; 971  |#define HW_DACWCR_WCR_BITPOS 0
                             9619 ; 972  |
                             9620 ; 973  |#define HW_DACWCR_WCR_WIDTH (10)
                             9621 ; 974  |#define HW_DACWCR_RSVD_WIDTH (12)
                             9622 ; 975  |
                             9623 ; 976  |//HW_DACWCR_WCR_SETMASK                   equ     $3FF<<HW_DACWCR_WCR_BITPOS
                             9624 ; 977  |#define HW_DACWCR_WCR_SETMASK (((1<<HW_DACWCR_WCR_WIDTH)-1)<<HW_DACWCR_WCR_BITPOS)        
                                  
                             9625 ; 978  |
                             9626 ; 979  |#define HW_DACWCR_WCR_CLRMASK ~(WORD)HW_DACWCR_WCR_SETMASK
                             9627 ; 980  |
                             9628 ; 981  |typedef union               
                             9629 ; 982  |{
                             9630 ; 983  |    struct {
                             9631 ; 984  |        int WCR                         : HW_DACWCR_WCR_WIDTH;
                             9632 ; 985  |        int RSVD                        : HW_DACWCR_RSVD_WIDTH;
                             9633 ; 986  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 158

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9634 ; 987  |    int I;
                             9635 ; 988  |    unsigned int U;
                             9636 ; 989  |} dac_wcr_type;
                             9637 ; 990  |#define HW_DACWCR      (*(volatile dac_wcr_type _X*) (HW_DAC_BASEADDR+2))
                             9638 ; 991  |
                             9639 ; 992  |
                             9640 ; 993  |
                             9641 ; 994  |/////////////////////////////////////////////////////////////////////////////////
                             9642 ; 995  |//  DAC Current Position Register (HW_DACCPR) Bit Definitions
                             9643 ; 996  |#define HW_DACCPR_CPR_BITPOS 0
                             9644 ; 997  |
                             9645 ; 998  |#define HW_DACCPR_CPR_WIDTH (10)
                             9646 ; 999  |#define HW_DACCPR_RSVD_WIDTH (14)
                             9647 ; 1000 |
                             9648 ; 1001 |//HW_DACCPR_CPR_SETMASK                   equ     $3FF<<HW_DACCPR_CPR_BITPOS
                             9649 ; 1002 |#define HW_DACCPR_CPR_SETMASK (((1<<HW_DACCPR_CPR_WIDTH)-1)<<HW_DACCPR_CPR_BITPOS)        
                                  
                             9650 ; 1003 |
                             9651 ; 1004 |#define HW_DACCPR_CPR_CLRMASK ~(WORD)HW_DACCPR_CPR_SETMASK
                             9652 ; 1005 |
                             9653 ; 1006 |typedef union               
                             9654 ; 1007 |{
                             9655 ; 1008 |    struct {
                             9656 ; 1009 |        int CPR                         : HW_DACCPR_CPR_WIDTH;
                             9657 ; 1010 |        int RSVD                        : HW_DACCPR_RSVD_WIDTH;
                             9658 ; 1011 |    } B;
                             9659 ; 1012 |    int I;
                             9660 ; 1013 |    unsigned int U;
                             9661 ; 1014 |} dac_cpr_type;
                             9662 ; 1015 |#define HW_DACCPR      (*(volatile dac_cpr_type _X*) (HW_DAC_BASEADDR+3))
                             9663 ; 1016 |
                             9664 ; 1017 |
                             9665 ; 1018 |
                             9666 ; 1019 |/////////////////////////////////////////////////////////////////////////////////
                             9667 ; 1020 |//  DAC Modulo Register (HW_DACMR) Bit Definitions
                             9668 ; 1021 |#define HW_DACMR_MR_BITPOS 0
                             9669 ; 1022 |#define HW_DACMR_MR_WIDTH (10)
                             9670 ; 1023 |#define HW_DACMR_RSVD_WIDTH (14)
                             9671 ; 1024 |
                             9672 ; 1025 |//HW_DACMR_MR_SETMASK                     equ     $3FF<<HW_DACMR_MR_BITPOS
                             9673 ; 1026 |#define HW_DACMR_MR_SETMASK (((1<<HW_DACMR_MR_WIDTH)-1)<<HW_DACMR_MR_BITPOS)        
                             9674 ; 1027 |
                             9675 ; 1028 |#define HW_DACMR_MR_CLRMASK ~(WORD)HW_DACMR_MR_SETMASK
                             9676 ; 1029 |
                             9677 ; 1030 |typedef union               
                             9678 ; 1031 |{
                             9679 ; 1032 |    struct {
                             9680 ; 1033 |        int MR                         : HW_DACMR_MR_WIDTH;
                             9681 ; 1034 |        int RSVD                       : HW_DACMR_RSVD_WIDTH;
                             9682 ; 1035 |    } B;
                             9683 ; 1036 |    int I;
                             9684 ; 1037 |    unsigned int U;
                             9685 ; 1038 |} dac_mr_type;
                             9686 ; 1039 |#define HW_DACMR      (*(volatile dac_mr_type _X*) (HW_DAC_BASEADDR+4))
                             9687 ; 1040 |
                             9688 ; 1041 |
                             9689 ; 1042 |
                             9690 ; 1043 |/////////////////////////////////////////////////////////////////////////////////
                             9691 ; 1044 |//   DAC Base Address Register (HW_DACBAR) Bit Definitions
                             9692 ; 1045 |#define HW_DACBAR_BAR_BITPOS 0
                             9693 ; 1046 |#define HW_DACBAR_BAR_WIDTH (16)
                             9694 ; 1047 |#define HW_DACBAR_RSVD_WIDTH (8)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 159

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9695 ; 1048 |
                             9696 ; 1049 |//HW_DACBAR_BAR_SETMASK                   equ     $FFFF<<HW_DACBAR_BAR_BITPOS
                             9697 ; 1050 |#define HW_DACBAR_BAR_SETMASK (((1<<HW_DACBAR_BAR_WIDTH)-1)<<HW_DACBAR_BAR_BITPOS)        
                                  
                             9698 ; 1051 |
                             9699 ; 1052 |#define HW_DACBAR_BAR_CLRMASK ~(WORD)HW_DACBAR_BAR_SETMASK
                             9700 ; 1053 |
                             9701 ; 1054 |typedef union               
                             9702 ; 1055 |{
                             9703 ; 1056 |    struct {
                             9704 ; 1057 |        int BAR                        : HW_DACBAR_BAR_WIDTH;
                             9705 ; 1058 |        int RSVD                       : HW_DACBAR_RSVD_WIDTH;
                             9706 ; 1059 |    } B;
                             9707 ; 1060 |    int I;
                             9708 ; 1061 |    unsigned int U;
                             9709 ; 1062 |} dac_bar_type;
                             9710 ; 1063 |#define HW_DACBAR      (*(volatile dac_bar_type _X*) (HW_DAC_BASEADDR+5))
                             9711 ; 1064 |
                             9712 ; 1065 |
                             9713 ; 1066 |
                             9714 ; 1067 |/////////////////////////////////////////////////////////////////////////////////
                             9715 ; 1068 |//  DAC Interrupt Control Register (HW_DACICR) Bit Definitions
                             9716 ; 1069 |#define HW_DACICR_IPT_BITPOS 0
                             9717 ; 1070 |
                             9718 ; 1071 |#define HW_DACICR_IPT_WIDTH (10)
                             9719 ; 1072 |#define HW_DACICR_RSVD_WIDTH (12)
                             9720 ; 1073 |
                             9721 ; 1074 |#define HW_DACICR_IPT_SETMASK (((1<<HW_DACICR_IPT_WIDTH)-1)<<HW_DACICR_IPT_BITPOS)        
                                  
                             9722 ; 1075 |
                             9723 ; 1076 |#define HW_DACICR_IPT_CLRMASK ~(WORD)HW_DACICR_IPT_SETMASK
                             9724 ; 1077 |
                             9725 ; 1078 |typedef union               
                             9726 ; 1079 |{
                             9727 ; 1080 |    struct {
                             9728 ; 1081 |        int IPT                         : HW_DACICR_IPT_WIDTH;
                             9729 ; 1082 |        int RSVD                        : HW_DACICR_RSVD_WIDTH;
                             9730 ; 1083 |    } B;
                             9731 ; 1084 |    int I;
                             9732 ; 1085 |    unsigned int U;
                             9733 ; 1086 |} dac_icr_type;
                             9734 ; 1087 |#define HW_DACICR      (*(volatile dac_icr_type _X*) (HW_DAC_BASEADDR+6))
                             9735 ; 1088 |
                             9736 ; 1089 |
                             9737 ; 1090 |
                             9738 ; 1091 |
                             9739 ; 1092 |
                             9740 ; 1093 |/////////////////////////////////////////////////////////////////////////////////
                             9741 ; 1094 |/////////////////////////////////////////////////////////////////////////////////
                             9742 ; 1095 |/////////////////////////////////////////////////////////////////////////////////
                             9743 ; 1096 |//////  ADC Registers
                             9744 ; 1097 |/////////////////////////////////////////////////////////////////////////////////
                             9745 ; 1098 |/////////////////////////////////////////////////////////////////////////////////
                             9746 ; 1099 |/////////////////////////////////////////////////////////////////////////////////
                             9747 ; 1100 |#define HW_ADC_BASEADDR 0xFB00
                             9748 ; 1101 |
                             9749 ; 1102 |
                             9750 ; 1103 |
                             9751 ; 1104 |/////////////////////////////////////////////////////////////////////////////////
                             9752 ; 1105 |//  ADC Control Status Register (HW_ADCCSR) Bit Definitions
                             9753 ; 1106 |#define HW_ADCCSR_TXEN_BITPOS 0
                             9754 ; 1107 |#define HW_ADCCSR_TXIEN_BITPOS 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 160

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9755 ; 1108 |#define HW_ADCCSR_TXI_BITPOS 2
                             9756 ; 1109 |#define HW_ADCCSR_TXEXC_BITPOS 3
                             9757 ; 1110 |#define HW_ADCCSR_LPBK_BITPOS 4
                             9758 ; 1111 |#define HW_ADCCSR_DMASEL_BITPOS 5
                             9759 ; 1112 |#define HW_ADCCSR_LPFMODE_BITPOS 8
                             9760 ; 1113 |#define HW_ADCCSR_CLKGT_BITPOS 23
                             9761 ; 1114 |
                             9762 ; 1115 |#define HW_ADCCSR_TXEN_WIDTH (1)
                             9763 ; 1116 |#define HW_ADCCSR_TXIEN_WIDTH (1)
                             9764 ; 1117 |#define HW_ADCCSR_TXI_WIDTH (1)
                             9765 ; 1118 |#define HW_ADCCSR_TXEXC_WIDTH (1)
                             9766 ; 1119 |#define HW_ADCCSR_LPBK_WIDTH (1)
                             9767 ; 1120 |#define HW_ADCCSR_DMASEL_WIDTH (2)
                             9768 ; 1121 |#define HW_ADCCSR_RSVD1_WIDTH (1)
                             9769 ; 1122 |#define HW_ADCCSR_LPFMODE_WIDTH (4)
                             9770 ; 1123 |#define HW_ADCCSR_RSVD2_WIDTH (11)
                             9771 ; 1124 |#define HW_ADCCSR_CLKGT_WIDTH (1)
                             9772 ; 1125 |
                             9773 ; 1126 |#define HW_ADCCSR_TXEN_SETMASK 1<<HW_ADCCSR_TXEN_BITPOS
                             9774 ; 1127 |#define HW_ADCCSR_TXIEN_SETMASK 1<<HW_ADCCSR_TXIEN_BITPOS
                             9775 ; 1128 |#define HW_ADCCSR_TXI_SETMASK 1<<HW_ADCCSR_TXI_BITPOS
                             9776 ; 1129 |#define HW_ADCCSR_TXEXC_SETMASK 1<<HW_ADCCSR_TXEXC_BITPOS
                             9777 ; 1130 |#define HW_ADCCSR_LPBK_SETMASK 1<<HW_ADCCSR_LPBK_BITPOS
                             9778 ; 1131 |#define HW_ADCCSR_DMASEL_SETMASK (((1<<HW_ADCCSR_DMASEL_WIDTH)-1)<<HW_ADCCSR_DMASEL_BITPOS
                                  )        
                             9779 ; 1132 |#define HW_ADCCSR_LPFMODE_SETMASK (((1<<HW_ADCCSR_LPFMODE_WIDTH)-1)<<HW_ADCCSR_LPFMODE_BIT
                                  POS)        
                             9780 ; 1133 |#define HW_ADCCSR_CLKGT_SETMASK 1<<HW_ADCCSR_CLKGT_BITPOS
                             9781 ; 1134 |
                             9782 ; 1135 |#define HW_ADCCSR_TXEN_CLRMASK ~(WORD)HW_ADCCSR_TXEN_SETMASK
                             9783 ; 1136 |#define HW_ADCCSR_TXIEN_CLRMASK ~(WORD)HW_ADCCSR_TXIEN_SETMASK
                             9784 ; 1137 |#define HW_ADCCSR_TXI_CLRMASK ~(WORD)HW_ADCCSR_TXI_SETMASK
                             9785 ; 1138 |#define HW_ADCCSR_TXEXC_CLRMASK ~(WORD)HW_ADCCSR_TXEXC_SETMASK
                             9786 ; 1139 |#define HW_ADCCSR_LPBK_CLRMASK ~(WORD)HW_ADCCSR_LPBK_SETMASK
                             9787 ; 1140 |#define HW_ADCCSR_DMASEL_CLRMASK ~(WORD)HW_ADCCSR_DMASEL_SETMASK
                             9788 ; 1141 |#define HW_ADCCSR_LPFMODE_CLRMASK ~(WORD)HW_ADCCSR_LPFMODE_SETMASK
                             9789 ; 1142 |#define HW_ADCCSR_CLKGT_CLRMASK ~(WORD)HW_ADCCSR_CLKGT_SETMASK
                             9790 ; 1143 |
                             9791 ; 1144 |typedef union               
                             9792 ; 1145 |{
                             9793 ; 1146 |    struct {
                             9794 ; 1147 |        int TXEN                        : HW_ADCCSR_TXEN_WIDTH;
                             9795 ; 1148 |        int TXIEN                       : HW_ADCCSR_TXIEN_WIDTH;
                             9796 ; 1149 |        int TXI                         : HW_ADCCSR_TXI_WIDTH;
                             9797 ; 1150 |        int TXEXC                       : HW_ADCCSR_TXEXC_WIDTH;
                             9798 ; 1151 |        int LPBK                        : HW_ADCCSR_LPBK_WIDTH;
                             9799 ; 1152 |        int RSVD1                       : HW_ADCCSR_RSVD1_WIDTH;
                             9800 ; 1153 |        int DMASEL                      : HW_ADCCSR_DMASEL_WIDTH;
                             9801 ; 1154 |        int LPFMODE                     : HW_ADCCSR_LPFMODE_WIDTH;
                             9802 ; 1155 |        int RSVD2                       : HW_ADCCSR_RSVD2_WIDTH;
                             9803 ; 1156 |        int CLKGT                       : HW_ADCCSR_CLKGT_WIDTH;
                             9804 ; 1157 |    } B;
                             9805 ; 1158 |    int I;
                             9806 ; 1159 |    unsigned int U;
                             9807 ; 1160 |} adc_csr_type;
                             9808 ; 1161 |#define HW_ADCCSR (*(volatile adc_csr_type _X*) (HW_ADC_BASEADDR+0))
                             9809 ; 1162 |
                             9810 ; 1163 |
                             9811 ; 1164 |/////////////////////////////////////////////////////////////////////////////////
                             9812 ; 1165 |//  ADC Word Count Register (HW_ADCWCR) Bit Definitions
                             9813 ; 1166 |#define HW_ADCWCR_WCR_BITPOS 0
                             9814 ; 1167 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 161

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9815 ; 1168 |#define HW_ADCWCR_WCR_WIDTH (10)
                             9816 ; 1169 |#define HW_ADCWCR_RSVD_WIDTH (14)
                             9817 ; 1170 |
                             9818 ; 1171 |#define HW_ADCWCR_WCR_SETMASK (((1<<HW_ADCWCR_WCR_WIDTH)-1)<<HW_ADCWCR_WCR_BITPOS)        
                                  
                             9819 ; 1172 |
                             9820 ; 1173 |#define HW_ADCWCR_WCR_CLRMASK ~(WORD)HW_ADCWCR_WCR_SETMASK
                             9821 ; 1174 |
                             9822 ; 1175 |typedef union               
                             9823 ; 1176 |{
                             9824 ; 1177 |    struct {
                             9825 ; 1178 |        int WCR                         : HW_ADCWCR_WCR_WIDTH;
                             9826 ; 1179 |        int RSVD                        : HW_ADCWCR_RSVD_WIDTH;
                             9827 ; 1180 |    } B;
                             9828 ; 1181 |    int I;
                             9829 ; 1182 |    unsigned int U;
                             9830 ; 1183 |} adc_wcr_type;
                             9831 ; 1184 |#define HW_ADCWCR (*(volatile adc_wcr_type _X*) (HW_ADC_BASEADDR+2))
                             9832 ; 1185 |
                             9833 ; 1186 |
                             9834 ; 1187 |
                             9835 ; 1188 |/////////////////////////////////////////////////////////////////////////////////
                             9836 ; 1189 |//   ADC Base Address Register (HW_ADCBAR) Bit Definitions
                             9837 ; 1190 |#define HW_ADCBAR_BAR_BITPOS 0
                             9838 ; 1191 |#define HW_ADCBAR_BAR_WIDTH (16)
                             9839 ; 1192 |#define HW_ADCBAR_RSVD_WIDTH (8)
                             9840 ; 1193 |
                             9841 ; 1194 |//HW_ADCBAR_BAR_SETMASK                   equ     $FFFF<<HW_ADCBAR_BAR_BITPOS
                             9842 ; 1195 |#define HW_ADCBAR_BAR_SETMASK (((1<<HW_ADCBAR_BAR_WIDTH)-1)<<HW_ADCBAR_BAR_BITPOS)        
                                  
                             9843 ; 1196 |
                             9844 ; 1197 |#define HW_ADCBAR_BAR_CLRMASK ~(WORD)HW_ADCBAR_BAR_SETMASK
                             9845 ; 1198 |
                             9846 ; 1199 |typedef union               
                             9847 ; 1200 |{
                             9848 ; 1201 |    struct {
                             9849 ; 1202 |        int BAR                        : HW_ADCBAR_BAR_WIDTH;
                             9850 ; 1203 |        int RSVD                       : HW_ADCBAR_RSVD_WIDTH;
                             9851 ; 1204 |    } B;
                             9852 ; 1205 |    int I;
                             9853 ; 1206 |    unsigned int U;
                             9854 ; 1207 |} adc_bar_type;
                             9855 ; 1208 |#define HW_ADCBAR (*(volatile adc_bar_type _X*) (HW_ADC_BASEADDR+5))
                             9856 ; 1209 |
                             9857 ; 1210 |
                             9858 ; 1211 |
                             9859 ; 1212 |
                             9860 ; 1213 |
                             9861 ; 1214 |/////////////////////////////////////////////////////////////////////////////////
                             9862 ; 1215 |//  DAC Current Position Register (HW_ADCCPR) Bit Definitions
                             9863 ; 1216 |#define HW_ADCCPR_CPR_BITPOS 0
                             9864 ; 1217 |
                             9865 ; 1218 |#define HW_ADCCPR_CPR_WIDTH (10)
                             9866 ; 1219 |#define HW_ADCCPR_RSVD_WIDTH (14)
                             9867 ; 1220 |
                             9868 ; 1221 |#define HW_ADCCPR_CPR_SETMASK (((1<<HW_ADCCPR_CPR_WIDTH)-1)<<HW_ADCCPR_CPR_BITPOS)        
                                  
                             9869 ; 1222 |
                             9870 ; 1223 |#define HW_ADCCPR_CPR_CLRMASK ~(WORD)HW_ADCCPR_CPR_SETMASK
                             9871 ; 1224 |
                             9872 ; 1225 |typedef union               
                             9873 ; 1226 |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 162

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9874 ; 1227 |    struct {
                             9875 ; 1228 |        int CPR                         : HW_ADCCPR_CPR_WIDTH;
                             9876 ; 1229 |        int RSVD                        : HW_ADCCPR_RSVD_WIDTH;
                             9877 ; 1230 |    } B;
                             9878 ; 1231 |    int I;
                             9879 ; 1232 |    unsigned int U;
                             9880 ; 1233 |} adc_cpr_type;
                             9881 ; 1234 |#define HW_ADCCPR (*(volatile adc_cpr_type _X*) (HW_ADC_BASEADDR+3))
                             9882 ; 1235 |
                             9883 ; 1236 |
                             9884 ; 1237 |/////////////////////////////////////////////////////////////////////////////////
                             9885 ; 1238 |//  ADC Modulo Register (HW_ADCMR) Bit Definitions
                             9886 ; 1239 |#define HW_ADCMR_MR_BITPOS 0
                             9887 ; 1240 |#define HW_ADCMR_MR_WIDTH (10)
                             9888 ; 1241 |#define HW_ADCMR_RSVD_WIDTH (14)
                             9889 ; 1242 |
                             9890 ; 1243 |//HW_ADCMR_MR_SETMASK                     equ     $3FF<<HW_ADCMR_MR_BITPOS
                             9891 ; 1244 |#define HW_ADCMR_MR_SETMASK (((1<<HW_ADCMR_MR_WIDTH)-1)<<HW_ADCMR_MR_BITPOS)        
                             9892 ; 1245 |
                             9893 ; 1246 |#define HW_ADCMR_MR_CLRMASK ~(WORD)HW_ADCMR_MR_SETMASK
                             9894 ; 1247 |
                             9895 ; 1248 |typedef union               
                             9896 ; 1249 |{
                             9897 ; 1250 |    struct {
                             9898 ; 1251 |        int MR                         : HW_ADCMR_MR_WIDTH;
                             9899 ; 1252 |        int RSVD                       : HW_ADCMR_RSVD_WIDTH;
                             9900 ; 1253 |    } B;
                             9901 ; 1254 |    int I;
                             9902 ; 1255 |    unsigned int U;
                             9903 ; 1256 |} adc_mr_type;
                             9904 ; 1257 |#define HW_ADCMR (*(volatile adc_mr_type _X*) (HW_ADC_BASEADDR+4))
                             9905 ; 1258 |
                             9906 ; 1259 |/////////////////////////////////////////////////////////////////////////////////
                             9907 ; 1260 |//  ADC Sample Rate Register (HW_ADCSRR) Bit Definitions
                             9908 ; 1261 |#define HW_ADCSRR_SR_BITPOS 0
                             9909 ; 1262 |
                             9910 ; 1263 |#define HW_ADCSRR_SR_WIDTH (23)
                             9911 ; 1264 |#define HW_ADCSRR_RSVD_WIDTH (1)
                             9912 ; 1265 |
                             9913 ; 1266 |//HW_ADCSRR_SR_SETMASK                    equ     $FFFFFF<<HW_ADCSRR_SR_BITPOS
                             9914 ; 1267 |#define HW_ADCSRR_SR_SETMASK (((1<<HW_ADCSRR_SR_WIDTH)-1)<<HW_ADCSRR_SR_BITPOS)        
                             9915 ; 1268 |
                             9916 ; 1269 |#define HW_ADCSRR_SR_CLRMASK ~(WORD)HW_ADCSRR_SR_SETMASK
                             9917 ; 1270 |
                             9918 ; 1271 |typedef union               
                             9919 ; 1272 |{
                             9920 ; 1273 |    struct {
                             9921 ; 1274 |        int SR                          : HW_ADCSRR_SR_WIDTH;
                             9922 ; 1275 |        int RSVD                        : HW_ADCSRR_RSVD_WIDTH;
                             9923 ; 1276 |    } B;
                             9924 ; 1277 |    int I;
                             9925 ; 1278 |    unsigned int U;
                             9926 ; 1279 |} adc_srr_type;
                             9927 ; 1280 |#define HW_ADCSRR (*(volatile adc_srr_type _X*) (HW_ADC_BASEADDR+1))
                             9928 ; 1281 |
                             9929 ; 1282 |/////////////////////////////////////////////////////////////////////////////////
                             9930 ; 1283 |//  ADC Interrupt Control Register (HW_ADCICR) Bit Definitions
                             9931 ; 1284 |#define HW_ADCICR_IPT_BITPOS 0
                             9932 ; 1285 |
                             9933 ; 1286 |#define HW_ADCICR_IPT_WIDTH (10)
                             9934 ; 1287 |#define HW_ADCICR_RSVD_WIDTH (12)
                             9935 ; 1288 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 163

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9936 ; 1289 |#define HW_ADCICR_IPT_SETMASK (((1<<HW_ADCICR_IPT_WIDTH)-1)<<HW_ADCICR_IPT_BITPOS)        
                                  
                             9937 ; 1290 |
                             9938 ; 1291 |#define HW_ADCICR_IPT_CLRMASK ~(WORD)HW_ADCICR_IPT_SETMASK
                             9939 ; 1292 |
                             9940 ; 1293 |typedef union               
                             9941 ; 1294 |{
                             9942 ; 1295 |    struct {
                             9943 ; 1296 |        int IPT                         : HW_ADCICR_IPT_WIDTH;
                             9944 ; 1297 |        int RSVD                        : HW_ADCICR_RSVD_WIDTH;
                             9945 ; 1298 |    } B;
                             9946 ; 1299 |    int I;
                             9947 ; 1300 |    unsigned int U;
                             9948 ; 1301 |} adc_icr_type;
                             9949 ; 1302 |#define HW_ADCICR (*(volatile adc_icr_type _X*) (HW_ADC_BASEADDR+6))
                             9950 ; 1303 |
                             9951 ; 1304 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             9952 ; 1305 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             9953 ; 1306 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             9954 ; 1307 |
                             9955 ; 1308 |#define HW_MIXTBR_PW_ADC_RIGHT_CH_BITPOS 16
                             9956 ; 1309 |
                             9957 ; 1310 |#define HW_MIXLINE1INVR_GN_ZERO_SETMASK 0x808
                             9958 ; 1311 |
                             9959 ; 1312 |#endif
                             9960 ; 1313 |
                             9961 
                             9963 
                             9964 ; 20   |#include "regsdcdc.h"
                             9965 
                             9967 
                             9968 ; 1    |#if !(defined(regsdcdcinc))
                             9969 ; 2    |
                             9970 ; 3    |#define regssysteminc 1
                             9971 ; 4    |
                             9972 ; 5    |
                             9973 ; 6    |
                             9974 ; 7    |#include "types.h"
                             9975 
                             9977 
                             9978 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9979 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9980 ; 3    |//
                             9981 ; 4    |// Filename: types.h
                             9982 ; 5    |// Description: Standard data types
                             9983 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9984 ; 7    |
                             9985 ; 8    |#ifndef _TYPES_H
                             9986 ; 9    |#define _TYPES_H
                             9987 ; 10   |
                             9988 ; 11   |// TODO:  move this outta here!
                             9989 ; 12   |#if !defined(NOERROR)
                             9990 ; 13   |#define NOERROR 0
                             9991 ; 14   |#define SUCCESS 0
                             9992 ; 15   |#endif 
                             9993 ; 16   |#if !defined(SUCCESS)
                             9994 ; 17   |#define SUCCESS  0
                             9995 ; 18   |#endif
                             9996 ; 19   |#if !defined(ERROR)
                             9997 ; 20   |#define ERROR   -1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 164

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9998 ; 21   |#endif
                             9999 ; 22   |#if !defined(FALSE)
                            10000 ; 23   |#define FALSE 0
                            10001 ; 24   |#endif
                            10002 ; 25   |#if !defined(TRUE)
                            10003 ; 26   |#define TRUE  1
                            10004 ; 27   |#endif
                            10005 ; 28   |
                            10006 ; 29   |#if !defined(NULL)
                            10007 ; 30   |#define NULL 0
                            10008 ; 31   |#endif
                            10009 ; 32   |
                            10010 ; 33   |#define MAX_INT     0x7FFFFF
                            10011 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10012 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10013 ; 36   |#define MAX_ULONG   (-1) 
                            10014 ; 37   |
                            10015 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10016 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10017 ; 40   |
                            10018 ; 41   |
                            10019 ; 42   |#define BYTE    unsigned char       // btVarName
                            10020 ; 43   |#define CHAR    signed char         // cVarName
                            10021 ; 44   |#define USHORT  unsigned short      // usVarName
                            10022 ; 45   |#define SHORT   unsigned short      // sVarName
                            10023 ; 46   |#define WORD    unsigned int        // wVarName
                            10024 ; 47   |#define INT     signed int          // iVarName
                            10025 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10026 ; 49   |#define LONG    signed long         // lVarName
                            10027 ; 50   |#define BOOL    unsigned int        // bVarName
                            10028 ; 51   |#define FRACT   _fract              // frVarName
                            10029 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10030 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10031 ; 54   |#define FLOAT   float               // fVarName
                            10032 ; 55   |#define DBL     double              // dVarName
                            10033 ; 56   |#define ENUM    enum                // eVarName
                            10034 ; 57   |#define CMX     _complex            // cmxVarName
                            10035 ; 58   |typedef WORD UCS3;                   // 
                            10036 ; 59   |
                            10037 ; 60   |#define UINT16  unsigned short
                            10038 ; 61   |#define UINT8   unsigned char   
                            10039 ; 62   |#define UINT32  unsigned long
                            10040 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10041 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10042 ; 65   |#define WCHAR   UINT16
                            10043 ; 66   |
                            10044 ; 67   |//UINT128 is 16 bytes or 6 words
                            10045 ; 68   |typedef struct UINT128_3500 {   
                            10046 ; 69   |    int val[6];     
                            10047 ; 70   |} UINT128_3500;
                            10048 ; 71   |
                            10049 ; 72   |#define UINT128   UINT128_3500
                            10050 ; 73   |
                            10051 ; 74   |// Little endian word packed byte strings:   
                            10052 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10053 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10054 ; 77   |// Little endian word packed byte strings:   
                            10055 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10056 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10057 ; 80   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 165

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10058 ; 81   |// Declare Memory Spaces To Use When Coding
                            10059 ; 82   |// A. Sector Buffers
                            10060 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10061 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10062 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10063 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10064 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10065 ; 88   |// B. Media DDI Memory
                            10066 ; 89   |#define MEDIA_DDI_MEM _Y
                            10067 ; 90   |
                            10068 ; 91   |
                            10069 ; 92   |
                            10070 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10071 ; 94   |// Examples of circular pointers:
                            10072 ; 95   |//    INT CIRC cpiVarName
                            10073 ; 96   |//    DWORD CIRC cpdwVarName
                            10074 ; 97   |
                            10075 ; 98   |#define RETCODE INT                 // rcVarName
                            10076 ; 99   |
                            10077 ; 100  |// generic bitfield structure
                            10078 ; 101  |struct Bitfield {
                            10079 ; 102  |    unsigned int B0  :1;
                            10080 ; 103  |    unsigned int B1  :1;
                            10081 ; 104  |    unsigned int B2  :1;
                            10082 ; 105  |    unsigned int B3  :1;
                            10083 ; 106  |    unsigned int B4  :1;
                            10084 ; 107  |    unsigned int B5  :1;
                            10085 ; 108  |    unsigned int B6  :1;
                            10086 ; 109  |    unsigned int B7  :1;
                            10087 ; 110  |    unsigned int B8  :1;
                            10088 ; 111  |    unsigned int B9  :1;
                            10089 ; 112  |    unsigned int B10 :1;
                            10090 ; 113  |    unsigned int B11 :1;
                            10091 ; 114  |    unsigned int B12 :1;
                            10092 ; 115  |    unsigned int B13 :1;
                            10093 ; 116  |    unsigned int B14 :1;
                            10094 ; 117  |    unsigned int B15 :1;
                            10095 ; 118  |    unsigned int B16 :1;
                            10096 ; 119  |    unsigned int B17 :1;
                            10097 ; 120  |    unsigned int B18 :1;
                            10098 ; 121  |    unsigned int B19 :1;
                            10099 ; 122  |    unsigned int B20 :1;
                            10100 ; 123  |    unsigned int B21 :1;
                            10101 ; 124  |    unsigned int B22 :1;
                            10102 ; 125  |    unsigned int B23 :1;
                            10103 ; 126  |};
                            10104 ; 127  |
                            10105 ; 128  |union BitInt {
                            10106 ; 129  |        struct Bitfield B;
                            10107 ; 130  |        int        I;
                            10108 ; 131  |};
                            10109 ; 132  |
                            10110 ; 133  |#define MAX_MSG_LENGTH 10
                            10111 ; 134  |struct CMessage
                            10112 ; 135  |{
                            10113 ; 136  |        unsigned int m_uLength;
                            10114 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10115 ; 138  |};
                            10116 ; 139  |
                            10117 ; 140  |typedef struct {
                            10118 ; 141  |    WORD m_wLength;
                            10119 ; 142  |    WORD m_wMessage;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 166

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10120 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10121 ; 144  |} Message;
                            10122 ; 145  |
                            10123 ; 146  |struct MessageQueueDescriptor
                            10124 ; 147  |{
                            10125 ; 148  |        int *m_pBase;
                            10126 ; 149  |        int m_iModulo;
                            10127 ; 150  |        int m_iSize;
                            10128 ; 151  |        int *m_pHead;
                            10129 ; 152  |        int *m_pTail;
                            10130 ; 153  |};
                            10131 ; 154  |
                            10132 ; 155  |struct ModuleEntry
                            10133 ; 156  |{
                            10134 ; 157  |    int m_iSignaledEventMask;
                            10135 ; 158  |    int m_iWaitEventMask;
                            10136 ; 159  |    int m_iResourceOfCode;
                            10137 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10138 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            10139 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10140 ; 163  |    int m_uTimeOutHigh;
                            10141 ; 164  |    int m_uTimeOutLow;
                            10142 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10143 ; 166  |};
                            10144 ; 167  |
                            10145 ; 168  |union WaitMask{
                            10146 ; 169  |    struct B{
                            10147 ; 170  |        unsigned int m_bNone     :1;
                            10148 ; 171  |        unsigned int m_bMessage  :1;
                            10149 ; 172  |        unsigned int m_bTimer    :1;
                            10150 ; 173  |        unsigned int m_bButton   :1;
                            10151 ; 174  |    } B;
                            10152 ; 175  |    int I;
                            10153 ; 176  |} ;
                            10154 ; 177  |
                            10155 ; 178  |
                            10156 ; 179  |struct Button {
                            10157 ; 180  |        WORD wButtonEvent;
                            10158 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10159 ; 182  |};
                            10160 ; 183  |
                            10161 ; 184  |struct Message {
                            10162 ; 185  |        WORD wMsgLength;
                            10163 ; 186  |        WORD wMsgCommand;
                            10164 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10165 ; 188  |};
                            10166 ; 189  |
                            10167 ; 190  |union EventTypes {
                            10168 ; 191  |        struct CMessage msg;
                            10169 ; 192  |        struct Button Button ;
                            10170 ; 193  |        struct Message Message;
                            10171 ; 194  |};
                            10172 ; 195  |
                            10173 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10174 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10175 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10176 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10177 ; 200  |
                            10178 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10179 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10180 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 167

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10181 ; 204  |
                            10182 ; 205  |#if DEBUG
                            10183 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10184 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10185 ; 208  |#else 
                            10186 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            10187 ; 210  |#define DebugBuildAssert(x)    
                            10188 ; 211  |#endif
                            10189 ; 212  |
                            10190 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10191 ; 214  |//  #pragma asm
                            10192 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10193 ; 216  |//  #pragma endasm
                            10194 ; 217  |
                            10195 ; 218  |
                            10196 ; 219  |#ifdef COLOR_262K
                            10197 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            10198 ; 221  |#elif defined(COLOR_65K)
                            10199 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            10200 ; 223  |#else
                            10201 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            10202 ; 225  |#endif
                            10203 ; 226  |    
                            10204 ; 227  |#endif // #ifndef _TYPES_H
                            10205 
                            10207 
                            10208 ; 8    |
                            10209 ; 9    |
                            10210 ; 10   |
                            10211 ; 11   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10212 ; 12   |
                            10213 ; 13   |//   SYSTEM STMP Registers 
                            10214 ; 14   |//      Last Edited 2.19.2003 M. May
                            10215 ; 15   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10216 ; 16   |
                            10217 ; 17   |#define HW_DCDC_BASEADDR (0xFA0C)
                            10218 ; 18   |
                            10219 ; 19   |
                            10220 ; 20   |
                            10221 ; 21   |
                            10222 ; 22   |
                            10223 ; 23   |
                            10224 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            10225 ; 25   |
                            10226 ; 26   |//  DcDc#1 Control Register (HW_DCDC1_CTRL0) Bit Definitions
                            10227 ; 27   |
                            10228 ; 28   |#define HW_DCDC1_CTRL0_PLEVBU_WIDTH (5)
                            10229 ; 29   |#define HW_DCDC1_CTRL0_RSVD0_WIDTH (3)
                            10230 ; 30   |#define HW_DCDC1_CTRL0_PLEVBO_WIDTH (5)
                            10231 ; 31   |#define HW_DCDC1_CTRL0_RSVD1_WIDTH (3)
                            10232 ; 32   |#define HW_DCDC1_CTRL0_NLEV_WIDTH (5)
                            10233 ; 33   |
                            10234 ; 34   |#define HW_DCDC1_CTRL0_RSVD2_WIDTH (3)
                            10235 ; 35   |
                            10236 ; 36   |
                            10237 ; 37   |
                            10238 ; 38   |#define HW_DCDC1_CTRL0_PLEVBU_BITPOS (0)
                            10239 ; 39   |#define HW_DCDC1_CTRL0_PLEVBO_BITPOS (8)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 168

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10240 ; 40   |#define HW_DCDC1_CTRL0_NLEV_BITPOS (16)
                            10241 ; 41   |
                            10242 ; 42   |
                            10243 ; 43   |
                            10244 ; 44   |#define HW_DCDC1_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBU_BITPOS)        
                            10245 ; 45   |#define HW_DCDC1_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBO_BITPOS) 
                            10246 ; 46   |#define HW_DCDC1_CTRL0_NLEV_SETMASK (((1<<HW_DCDC1_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC1_CTRL0_NL
                                  EV_BITPOS)  
                            10247 ; 47   |
                            10248 ; 48   |
                            10249 ; 49   |
                            10250 ; 50   |#define HW_DCDC1_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBU_SETMASK)     
                            10251 ; 51   |#define HW_DCDC1_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBO_SETMASK) 
                            10252 ; 52   |#define HW_DCDC1_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC1_CTRL0_NLEV_SETMASK)  
                            10253 ; 53   |
                            10254 ; 54   |
                            10255 ; 55   |
                            10256 ; 56   |
                            10257 ; 57   |
                            10258 ; 58   |typedef union               
                            10259 ; 59   |{
                            10260 ; 60   |    struct {
                            10261 ; 61   |        unsigned int PLEVBU           : HW_DCDC1_CTRL0_PLEVBU_WIDTH;
                            10262 ; 62   |        unsigned int RSVD0            : HW_DCDC1_CTRL0_RSVD0_WIDTH;
                            10263 ; 63   |        unsigned int PLEVBO           : HW_DCDC1_CTRL0_PLEVBO_WIDTH;
                            10264 ; 64   |        unsigned int RSVD1            : HW_DCDC1_CTRL0_RSVD1_WIDTH;
                            10265 ; 65   |        unsigned int NLEV             : HW_DCDC1_CTRL0_NLEV_WIDTH;
                            10266 ; 66   |        unsigned int RSVD2            : HW_DCDC1_CTRL0_RSVD2_WIDTH;
                            10267 ; 67   |    } B;
                            10268 ; 68   |    unsigned int I;
                            10269 ; 69   |} dcdc1_ctrl0_type;
                            10270 ; 70   |#define HW_DCDC1_CTRL0      (*(volatile dcdc1_ctrl0_type _X*) (HW_DCDC_BASEADDR))    /* Dc
                                  Dc#1 Limit Level Register */
                            10271 ; 71   |
                            10272 ; 72   |
                            10273 ; 73   |
                            10274 ; 74   |
                            10275 ; 75   |/////////////////////////////////////////////////////////////////////////////////
                            10276 ; 76   |
                            10277 ; 77   |//  DCDc#1 Control Register1 (HW_DCDC1_CTRL1) Bit Definitions
                            10278 ; 78   |
                            10279 ; 79   |#define HW_DCDC1_CTRL1_C_WIDTH (4)
                            10280 ; 80   |#define HW_DCDC1_CTRL1_R_WIDTH (4)
                            10281 ; 81   |#define HW_DCDC1_CTRL1_FFOR_WIDTH (3)
                            10282 ; 82   |#define HW_DCDC1_CTRL1_RSVD0_WIDTH (1)
                            10283 ; 83   |#define HW_DCDC1_CTRL1_PFMCTRL_WIDTH (12)
                            10284 ; 84   |
                            10285 ; 85   |
                            10286 ; 86   |
                            10287 ; 87   |#define HW_DCDC1_CTRL1_C_BITPOS (0)
                            10288 ; 88   |#define HW_DCDC1_CTRL1_R_BITPOS (4)
                            10289 ; 89   |#define HW_DCDC1_CTRL1_FFOR_BITPOS (8)
                            10290 ; 90   |#define HW_DCDC1_CTRL1_PFMCTRL_BITPOS (12) 
                            10291 ; 91   |
                            10292 ; 92   |#define HW_DCDC1_CTRL1_C_SETMASK (((1<<HW_DCDC1_CTRL1_C_WIDTH)-1)<<HW_DCDC1_CTRL1_C_BITPOS
                                  )        
                            10293 ; 93   |#define HW_DCDC1_CTRL1_R_SETMASK (((1<<HW_DCDC1_CTRL1_R_WIDTH)-1)<<HW_DCDC1_CTRL1_R_BITPOS
                                  ) 
                            10294 ; 94   |#define HW_DCDC1_CTRL1_FFOR_SETMASK (((1<<HW_DCDC1_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC1_CTRL1_FF
                                  OR_BITPOS)  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 169

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10295 ; 95   |#define HW_DCDC1_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC1_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC1_CT
                                  RL1_PFMCTRL_BITPOS)   
                            10296 ; 96   |
                            10297 ; 97   |#define HW_DCDC1_CTRL1_C_CLRMASK (~(WORD)HW_DCDC1_CTRL1_C_SETMASK)     
                            10298 ; 98   |#define HW_DCDC1_CTRL1_R_CLRMASK (~(WORD)HW_DCDC1_CTRL1_R_SETMASK) 
                            10299 ; 99   |#define HW_DCDC1_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC1_CTRL1_FFOR_SETMASK)  
                            10300 ; 100  |#define HW_DCDC1_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC1_CTRL1_PFMCTRL_SETMASK)  
                            10301 ; 101  |
                            10302 ; 102  |
                            10303 ; 103  |typedef union               
                            10304 ; 104  |{
                            10305 ; 105  |    struct {
                            10306 ; 106  |        unsigned int C       : HW_DCDC1_CTRL1_C_WIDTH;
                            10307 ; 107  |        unsigned int R                : HW_DCDC1_CTRL1_R_WIDTH;
                            10308 ; 108  |        unsigned int FFOR             : HW_DCDC1_CTRL1_FFOR_WIDTH;
                            10309 ; 109  |        unsigned int RSVD0            : HW_DCDC1_CTRL1_RSVD0_WIDTH;
                            10310 ; 110  |        unsigned int PFMCTRL          : HW_DCDC1_CTRL1_FFOR_WIDTH;
                            10311 ; 111  |    } B;
                            10312 ; 112  |    unsigned int I;
                            10313 ; 113  |} dcdc1_ctrl1_type;
                            10314 ; 114  |#define HW_DCDC1_CTRL1      (*(volatile dcdc1_ctrl1_type _X*) (HW_DCDC_BASEADDR+1))    /* 
                                  DcDc#1 Ctrl #1 Register */
                            10315 ; 115  |
                            10316 ; 116  |
                            10317 ; 117  |
                            10318 ; 118  |
                            10319 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                            10320 ; 120  |
                            10321 ; 121  |//  DcDc VDDIO Register (HW_DCDC_VDDIO) Bit Definitions
                            10322 ; 122  |
                            10323 ; 123  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH (5)
                            10324 ; 124  |#define HW_DCDC_VDDIO_RSVD0_WIDTH (3)
                            10325 ; 125  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH (5)
                            10326 ; 126  |#define HW_DCDC_VDDIO_RSVD1_WIDTH (3)
                            10327 ; 127  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH (1)
                            10328 ; 128  |#define HW_DCDC_VDDIO_RSVD2_WIDTH (3)
                            10329 ; 129  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH (1)
                            10330 ; 130  |#define HW_DCDC_VDDIO_OK_WIDTH (1)
                            10331 ; 131  |#define HW_DCDC_VDDIO_RSVD3_WIDTH (2)
                            10332 ; 132  |
                            10333 ; 133  |
                            10334 ; 134  |
                            10335 ; 135  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS (0)
                            10336 ; 136  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS (8)
                            10337 ; 137  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS (16)
                            10338 ; 138  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS (20)
                            10339 ; 139  |#define HW_DCDC_VDDIO_OK_BITPOS (21)
                            10340 ; 140  |
                            10341 ; 141  |
                            10342 ; 142  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS)        
                            10343 ; 143  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH)-1)<
                                  <HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS) 
                            10344 ; 144  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS)  
                            10345 ; 145  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS)  
                            10346 ; 146  |
                            10347 ; 147  |
                            10348 ; 148  |
                            10349 ; 149  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK)  
                                     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 170

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10350 ; 150  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK)
                                   
                            10351 ; 151  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMAS
                                  K)  
                            10352 ; 152  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMAS
                                  K)  
                            10353 ; 153  |
                            10354 ; 154  |
                            10355 ; 155  |typedef union               
                            10356 ; 156  |{
                            10357 ; 157  |    struct {
                            10358 ; 158  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH;
                            10359 ; 159  |        unsigned int RSVD0            : HW_DCDC_VDDIO_RSVD0_WIDTH;
                            10360 ; 160  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH;
                            10361 ; 161  |        unsigned int RSVD1            : HW_DCDC_VDDIO_RSVD1_WIDTH;
                            10362 ; 162  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH;
                            10363 ; 163  |        unsigned int RSVD2            : HW_DCDC_VDDIO_RSVD2_WIDTH;
                            10364 ; 164  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH;
                            10365 ; 165  |                 unsigned int VDDIO_OK        : HW_DCDC_VDDIO_OK_WIDTH;
                            10366 ; 166  |        unsigned int RSVD3            : HW_DCDC_VDDIO_RSVD3_WIDTH;
                            10367 ; 167  |    } B;
                            10368 ; 168  |    unsigned int I;
                            10369 ; 169  |} dcdc_vddio_type;
                            10370 ; 170  |#define HW_DCDC_VDDIO      (*(volatile dcdc_vddio_type _X*) (HW_DCDC_BASEADDR+2))    /* Dc
                                  Dc VDDIO Register */
                            10371 ; 171  |
                            10372 ; 172  |
                            10373 ; 173  |
                            10374 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            10375 ; 175  |//  DcDc VDDD Register (HW_DCDC_VDDD) Bit Definitions
                            10376 ; 176  |
                            10377 ; 177  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH (5)
                            10378 ; 178  |#define HW_DCDC_VDDD_RSVD0_WIDTH (3)
                            10379 ; 179  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH (5)
                            10380 ; 180  |#define HW_DCDC_VDDD_RSVD1_WIDTH (3)
                            10381 ; 181  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH (1)
                            10382 ; 182  |#define HW_DCDC_VDDD_RSVD2_WIDTH (3)
                            10383 ; 183  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH (1)
                            10384 ; 184  |#define HW_DCDC_VDDD_OK_WIDTH (1)
                            10385 ; 185  |#define HW_DCDC_VDDD_RSVD3_WIDTH (2)
                            10386 ; 186  |
                            10387 ; 187  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS (0)
                            10388 ; 188  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS (8)
                            10389 ; 189  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS (16)
                            10390 ; 190  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS (20)
                            10391 ; 191  |#define HW_DCDC_VDDD_OK_BITPOS (21)
                            10392 ; 192  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)        
                            10393 ; 193  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS) 
                            10394 ; 194  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS)  
                            10395 ; 195  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS)  
                            10396 ; 196  |
                            10397 ; 197  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)    
                                   
                            10398 ; 198  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK) 
                            10399 ; 199  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK)
                                    
                            10400 ; 200  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK)
                                    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 171

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10401 ; 201  |
                            10402 ; 202  |typedef union               
                            10403 ; 203  |{
                            10404 ; 204  |    struct {
                            10405 ; 205  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH;
                            10406 ; 206  |        unsigned int RSVD0            : HW_DCDC_VDDD_RSVD0_WIDTH;
                            10407 ; 207  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH;
                            10408 ; 208  |        unsigned int RSVD1            : HW_DCDC_VDDD_RSVD1_WIDTH;
                            10409 ; 209  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH;
                            10410 ; 210  |        unsigned int RSVD2            : HW_DCDC_VDDD_RSVD2_WIDTH;
                            10411 ; 211  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH;
                            10412 ; 212  |                 unsigned int VDD_OK           : HW_DCDC_VDDD_OK_WIDTH;
                            10413 ; 213  |        unsigned int RSVD3            : HW_DCDC_VDDD_RSVD3_WIDTH;
                            10414 ; 214  |    } B;
                            10415 ; 215  |   unsigned int I;
                            10416 ; 216  |        unsigned U;
                            10417 ; 217  |} dcdc_vddd_type;
                            10418 ; 218  |#define HW_DCDC_VDDD      (*(volatile dcdc_vddd_type _X*) (HW_DCDC_BASEADDR+3))    /* DcDc
                                   VDDD Register */
                            10419 ; 219  |
                            10420 ; 220  |
                            10421 ; 221  |
                            10422 ; 222  |
                            10423 ; 223  |/////////////////////////////////////////////////////////////////////////////////
                            10424 ; 224  |
                            10425 ; 225  |//  DcDc Vdda Register (HW_DCDC_VDDA) Bit Definitions
                            10426 ; 226  |
                            10427 ; 227  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH (5)
                            10428 ; 228  |#define HW_DCDC_VDDA_RSVD0_WIDTH (3)
                            10429 ; 229  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH (5)
                            10430 ; 230  |#define HW_DCDC_VDDA_RSVD1_WIDTH (3)
                            10431 ; 231  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH (1)
                            10432 ; 232  |#define HW_DCDC_VDDA_RSVD2_WIDTH (3)
                            10433 ; 233  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH (1)
                            10434 ; 234  |#define HW_DCDC_VDDA_OK_WIDTH (1)
                            10435 ; 235  |#define HW_DCDC_VDDA_RSVD3_WIDTH (2)
                            10436 ; 236  |
                            10437 ; 237  |
                            10438 ; 238  |
                            10439 ; 239  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS (0)
                            10440 ; 240  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS (8)
                            10441 ; 241  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS (16)
                            10442 ; 242  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS (20)
                            10443 ; 243  |#define HW_DCDC_VDDA_OK_BITPOS (21)
                            10444 ; 244  |
                            10445 ; 245  |
                            10446 ; 246  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDA_VOLTAGE_LEVEL_BITPOS)        
                            10447 ; 247  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS) 
                            10448 ; 248  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS)  
                            10449 ; 249  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS)  
                            10450 ; 250  |
                            10451 ; 251  |
                            10452 ; 252  |
                            10453 ; 253  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK)    
                                   
                            10454 ; 254  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK) 
                            10455 ; 255  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK)
                                    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 172

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10456 ; 256  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK)
                                    
                            10457 ; 257  |
                            10458 ; 258  |
                            10459 ; 259  |typedef union               
                            10460 ; 260  |{
                            10461 ; 261  |    struct {
                            10462 ; 262  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH;
                            10463 ; 263  |        unsigned int RSVD0            : HW_DCDC_VDDA_RSVD0_WIDTH;
                            10464 ; 264  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH;
                            10465 ; 265  |        unsigned int RSVD1            : HW_DCDC_VDDA_RSVD1_WIDTH;
                            10466 ; 266  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH;
                            10467 ; 267  |        unsigned int RSVD2            : HW_DCDC_VDDA_RSVD2_WIDTH;
                            10468 ; 268  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH;
                            10469 ; 269  |             unsigned int VDDA_OK          : HW_DCDC_VDDA_OK_WIDTH;
                            10470 ; 270  |        unsigned int RSVD3            : HW_DCDC_VDDA_RSVD3_WIDTH;
                            10471 ; 271  |    } B;
                            10472 ; 272  |    unsigned int I;
                            10473 ; 273  |} dcdc_vdda_type;
                            10474 ; 274  |#define HW_DCDC_VDDA      (*(volatile dcdc_vdda_type _X*) (HW_DCDC_BASEADDR+4))    /* DcDc
                                   VDDA Register */
                            10475 ; 275  |
                            10476 ; 276  |
                            10477 ; 277  |
                            10478 ; 278  |
                            10479 ; 279  |/////////////////////////////////////////////////////////////////////////////////
                            10480 ; 280  |
                            10481 ; 281  |//  DcDc#2 Control Register 0 (HW_DCDC2_CTRL0) Bit Definitions
                            10482 ; 282  |
                            10483 ; 283  |#define HW_DCDC2_CTRL0_PLEVBU_WIDTH (5)
                            10484 ; 284  |#define HW_DCDC2_CTRL0_RSVD0_WIDTH (3)
                            10485 ; 285  |#define HW_DCDC2_CTRL0_PLEVBO_WIDTH (5)
                            10486 ; 286  |#define HW_DCDC2_CTRL0_RSVD1_WIDTH (3)
                            10487 ; 287  |#define HW_DCDC2_CTRL0_NLEV_WIDTH (5)
                            10488 ; 288  |#define HW_DCDC2_CTRL0_RSVD2_WIDTH (3)
                            10489 ; 289  |
                            10490 ; 290  |
                            10491 ; 291  |
                            10492 ; 292  |#define HW_DCDC2_CTRL0_PLEVBU_BITPOS (0)
                            10493 ; 293  |#define HW_DCDC2_CTRL0_PLEVBO_BITPOS (8)
                            10494 ; 294  |#define HW_DCDC2_CTRL0_NLEV_BITPOS (16)
                            10495 ; 295  |
                            10496 ; 296  |#define HW_DCDC2_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBU_BITPOS)        
                            10497 ; 297  |#define HW_DCDC2_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBO_BITPOS) 
                            10498 ; 298  |#define HW_DCDC2_CTRL0_NLEV_SETMASK (((1<<HW_DCDC2_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC2_CTRL0_NL
                                  EV_BITPOS)  
                            10499 ; 299  |
                            10500 ; 300  |#define HW_DCDC2_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBU_SETMASK)     
                            10501 ; 301  |#define HW_DCDC2_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBO_SETMASK) 
                            10502 ; 302  |#define HW_DCDC2_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC2_CTRL0_NLEV_SETMASK)  
                            10503 ; 303  |
                            10504 ; 304  |
                            10505 ; 305  |typedef union               
                            10506 ; 306  |{
                            10507 ; 307  |    struct {
                            10508 ; 308  |        unsigned int PLEVBU           : HW_DCDC2_CTRL0_PLEVBU_WIDTH;
                            10509 ; 309  |        unsigned int RSVD0            : HW_DCDC2_CTRL0_RSVD0_WIDTH;
                            10510 ; 310  |        unsigned int PLEVBO           : HW_DCDC2_CTRL0_PLEVBO_WIDTH;
                            10511 ; 311  |        unsigned int RSVD1            : HW_DCDC2_CTRL0_RSVD1_WIDTH;
                            10512 ; 312  |        unsigned int NLEV             : HW_DCDC2_CTRL0_NLEV_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 173

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10513 ; 313  |        unsigned int RSVD2            : HW_DCDC2_CTRL0_RSVD2_WIDTH;
                            10514 ; 314  |    } B;
                            10515 ; 315  |    unsigned int I;
                            10516 ; 316  |} dcdc2_ctrl0_type; 
                            10517 ; 317  |#define HW_DCDC2_CTRL0      (*(volatile dcdc2_ctrl0_type _X*) (HW_DCDC_BASEADDR+5))    /* 
                                  DcDc#2 Limit Level Register */
                            10518 ; 318  |
                            10519 ; 319  |
                            10520 ; 320  |
                            10521 ; 321  |
                            10522 ; 322  |/////////////////////////////////////////////////////////////////////////////////
                            10523 ; 323  |
                            10524 ; 324  |//  DcDc#2 Control Register #1 (HW_DCDC2_CTRL1) Bit Definitions
                            10525 ; 325  |
                            10526 ; 326  |#define HW_DCDC2_CTRL1_C_WIDTH (4)
                            10527 ; 327  |#define HW_DCDC2_CTRL1_R_WIDTH (4)
                            10528 ; 328  |#define HW_DCDC2_CTRL1_FFOR_WIDTH (3)
                            10529 ; 329  |#define HW_DCDC2_CTRL1_RSVD0_WIDTH (1)
                            10530 ; 330  |#define HW_DCDC2_CTRL1_PFMCTRL_WIDTH (12)
                            10531 ; 331  |
                            10532 ; 332  |
                            10533 ; 333  |#define HW_DCDC2_CTRL1_C_BITPOS (0)
                            10534 ; 334  |#define HW_DCDC2_CTRL1_R_BITPOS (4)
                            10535 ; 335  |#define HW_DCDC2_CTRL1_FFOR_BITPOS (8)
                            10536 ; 336  |#define HW_DCDC2_CTRL1_PFMCTRL_BITPOS (12)
                            10537 ; 337  |
                            10538 ; 338  |
                            10539 ; 339  |
                            10540 ; 340  |#define HW_DCDC2_CTRL1_C_SETMASK (((1<<HW_DCDC2_CTRL1_C_WIDTH)-1)<<HW_DCDC2_CTRL1_C_BITPOS
                                  )        
                            10541 ; 341  |#define HW_DCDC2_CTRL1_R_SETMASK (((1<<HW_DCDC2_CTRL1_R_WIDTH)-1)<<HW_DCDC2_CTRL1_R_BITPOS
                                  ) 
                            10542 ; 342  |#define HW_DCDC2_CTRL1_FFOR_SETMASK (((1<<HW_DCDC2_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC2_CTRL1_FF
                                  OR_BITPOS)  
                            10543 ; 343  |#define HW_DCDC2_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC2_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC2_CT
                                  RL1_PFMCTRL_BITPOS)  
                            10544 ; 344  |
                            10545 ; 345  |
                            10546 ; 346  |
                            10547 ; 347  |#define HW_DCDC2_CTRL1_C_CLRMASK (~(WORD)HW_DCDC2_CTRL1_C_SETMASK)     
                            10548 ; 348  |#define HW_DCDC2_CTRL1_R_CLRMASK (~(WORD)HW_DCDC2_CTRL1_R_SETMASK) 
                            10549 ; 349  |#define HW_DCDC2_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC2_CTRL1_FFOR_SETMASK)  
                            10550 ; 350  |#define HW_DCDC2_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC2_CTRL1_PFMCTRL_SETMASK)  
                            10551 ; 351  |
                            10552 ; 352  |
                            10553 ; 353  |typedef union               
                            10554 ; 354  |{
                            10555 ; 355  |    struct {
                            10556 ; 356  |        unsigned int C                : HW_DCDC2_CTRL1_C_WIDTH;
                            10557 ; 357  |        unsigned int R                : HW_DCDC2_CTRL1_R_WIDTH;
                            10558 ; 358  |        unsigned int FFOR             : HW_DCDC2_CTRL1_FFOR_WIDTH;
                            10559 ; 359  |        unsigned int RSVD0            : HW_DCDC2_CTRL1_RSVD0_WIDTH;
                            10560 ; 360  |        unsigned int PFMCTRL          : HW_DCDC2_CTRL1_FFOR_WIDTH;
                            10561 ; 361  |    } B;
                            10562 ; 362  |    unsigned int I;
                            10563 ; 363  |} dcdc2_ctrl1_type;
                            10564 ; 364  |#define HW_DCDC2_CTRL1      (*(volatile dcdc2_ctrl1_type _X*) (HW_DCDC_BASEADDR+6))    /* 
                                  DcDc#2 Ctrl Register #1 */
                            10565 ; 365  |
                            10566 ; 366  |
                            10567 ; 367  |
                            10568 ; 368  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 174

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10569 ; 369  |/////////////////////////////////////////////////////////////////////////////////
                            10570 ; 370  |
                            10571 ; 371  |//  Speed Monitoring Register (HW_SPEED) Bit Definitions
                            10572 ; 372  |
                            10573 ; 373  |#define HW_SPEED_OSC1_PWRUP_WIDTH (1)
                            10574 ; 374  |#define HW_SPEED_OSC1_START_COUNT_WIDTH (1)
                            10575 ; 375  |#define HW_SPEED_RSVD0_WIDTH (2)
                            10576 ; 376  |#define HW_SPEED_RINGOSC1_WIDTH (7)
                            10577 ; 377  |#define HW_SPEED_RSVD1_WIDTH (1)
                            10578 ; 378  |#define HW_SPEED_OSC2_PWRUP_WIDTH (1)
                            10579 ; 379  |#define HW_SPEED_OSC2_START_COUNT_WIDTH (1)
                            10580 ; 380  |#define HW_SPEED_RSVD2_WIDTH (2)
                            10581 ; 381  |#define HW_SPEED_RINGOSC2_WIDTH (7)
                            10582 ; 382  |#define HW_SPEED_RSVD3_WIDTH (1)
                            10583 ; 383  |
                            10584 ; 384  |
                            10585 ; 385  |
                            10586 ; 386  |#define HW_SPEED_OSC1_PWRUP_BITPOS (0)
                            10587 ; 387  |#define HW_SPEED_OSC1_START_COUNT_BITPOS (1)
                            10588 ; 388  |#define HW_SPEED_RINGOSC1_BITPOS (4)
                            10589 ; 389  |#define HW_SPEED_OSC2_PWRUP_BITPOS (12)
                            10590 ; 390  |#define HW_SPEED_OSC2_START_COUNT_BITPOS (13)
                            10591 ; 391  |#define HW_SPEED_RINGOSC2_BITPOS (16)
                            10592 ; 392  |
                            10593 ; 393  |
                            10594 ; 394  |#define HW_SPEED_OSC1_PWRUP_SETMASK (((1<<HW_SPEED_OSC1_PWRUP_WIDTH)-1)<<HW_SPEED_OSC1_PWR
                                  UP_BITPOS)        
                            10595 ; 395  |#define HW_SPEED_OSC1_START_COUNT_SETMASK (((1<<HW_SPEED_OSC1_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC1_START_COUNT_BITPOS)        
                            10596 ; 396  |#define HW_SPEED_RINGOSC1_SETMASK (((1<<HW_SPEED_RINGOSC1_WIDTH)-1)<<HW_SPEED_RINGOSC1_BIT
                                  POS) 
                            10597 ; 397  |#define HW_SPEED_OSC2_PWRUP_SETMASK (((1<<HW_SPEED_OSC2_PWRUP_WIDTH)-1)<<HW_SPEED_OSC2_PWR
                                  UP_BITPOS)        
                            10598 ; 398  |
                            10599 ; 399  |#define HW_SPEED_OSC2_START_COUNT_SETMASK (((1<<HW_SPEED_OSC2_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC2_START_COUNT_BITPOS)        
                            10600 ; 400  |#define HW_SPEED_RINGOSC2_SETMASK (((1<<HW_SPEED_RINGOSC2_WIDTH)-1)<<HW_SPEED_RINGOSC2_BIT
                                  POS) 
                            10601 ; 401  |
                            10602 ; 402  |
                            10603 ; 403  |
                            10604 ; 404  |#define HW_SPEED_OSC1_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC1_PWRUP_SETMASK)     
                            10605 ; 405  |#define HW_SPEED_OSC1_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC1_START_COUNT_SETMASK)     
                            10606 ; 406  |#define HW_SPEED_RINGOSC1_CLRMASK (~(WORD)HW_SPEED_RINGOSC1_SETMASK) 
                            10607 ; 407  |#define HW_SPEED_OSC2_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC2_PWRUP_SETMASK)   
                            10608 ; 408  |#define HW_SPEED_OSC2_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC2_START_COUNT_SETMASK)     
                            10609 ; 409  |#define HW_SPEED_RINGOSC2_CLRMASK (~(WORD)HW_SPEED_RINGOSC2_SETMASK) 
                            10610 ; 410  |
                            10611 ; 411  |
                            10612 ; 412  |typedef union               
                            10613 ; 413  |{
                            10614 ; 414  |    struct {
                            10615 ; 415  |        unsigned int OSC1_PWRUP          : HW_SPEED_OSC1_PWRUP_WIDTH;
                            10616 ; 416  |        unsigned int OSC1_START_COUNT    : HW_SPEED_OSC1_START_COUNT_WIDTH;
                            10617 ; 417  |        unsigned int RSVD0               : HW_SPEED_RSVD0_WIDTH;
                            10618 ; 418  |        unsigned int RINGOSC1            : HW_SPEED_RINGOSC1_WIDTH;
                            10619 ; 419  |        unsigned int RSVD1               : HW_SPEED_RSVD1_WIDTH;
                            10620 ; 420  |        unsigned int OSC2_PWRUP          : HW_SPEED_OSC2_PWRUP_WIDTH;
                            10621 ; 421  |        unsigned int OSC2_START_COUNT    : HW_SPEED_OSC2_START_COUNT_WIDTH;
                            10622 ; 422  |        unsigned int RSVD2               : HW_SPEED_RSVD2_WIDTH;
                            10623 ; 423  |        unsigned int RINGOSC2            : HW_SPEED_RINGOSC2_WIDTH;
                            10624 ; 424  |        unsigned int RSVD3               : HW_SPEED_RSVD3_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 175

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10625 ; 425  |    } B;
                            10626 ; 426  |    unsigned int I;
                            10627 ; 427  |} speed_type;
                            10628 ; 428  |#define HW_SPEED      (*(volatile speed_type _X*) (HW_DCDC_BASEADDR+7))    /* Speed Measur
                                  ement Register */
                            10629 ; 429  |
                            10630 ; 430  |
                            10631 ; 431  |
                            10632 ; 432  |
                            10633 ; 433  |
                            10634 ; 434  |
                            10635 ; 435  |
                            10636 ; 436  |// DC DC Test Bit Register (HW_DCDCTBR) Definitions
                            10637 ; 437  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH 4
                            10638 ; 438  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH 1
                            10639 ; 439  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH 1
                            10640 ; 440  |#define HW_DCDC_TBR_DCDC1_CLK4X_WIDTH 1
                            10641 ; 441  |#define HW_DCDC_TBR_DCDC1_CLK2X_WIDTH 1
                            10642 ; 442  |#define HW_DCDC_TBR_DCDC1_NOZERO_WIDTH 1
                            10643 ; 443  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH 1
                            10644 ; 444  |#define HW_DCDC_TBR_DCDC1_PFM_WIDTH 1
                            10645 ; 445  |#define HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH 1
                            10646 ; 446  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH 1
                            10647 ; 447  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH 1
                            10648 ; 448  |#define HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH 1
                            10649 ; 449  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH 1
                            10650 ; 450  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH 1
                            10651 ; 451  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH 1
                            10652 ; 452  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH 1
                            10653 ; 453  |#define HW_DCDC_TBR_DCDC2_CLK4X_WIDTH 1
                            10654 ; 454  |#define HW_DCDC_TBR_DCDC2_CLK2X_WIDTH 1
                            10655 ; 455  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH 1
                            10656 ; 456  |#define HW_DCDC_TBR_DCDC2_PFM_WIDTH 1
                            10657 ; 457  |#define HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH 1
                            10658 ; 458  |
                            10659 ; 459  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS (0)
                            10660 ; 460  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_BITPOS (4)
                            10661 ; 461  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS (5)
                            10662 ; 462  |#define HW_DCDC_TBR_DCDC1_CLK4X_BITPOS (6)
                            10663 ; 463  |#define HW_DCDC_TBR_DCDC1_CLK2X_BITPOS (7)
                            10664 ; 464  |#define HW_DCDC_TBR_DCDC1_NOZERO_BITPOS (8)
                            10665 ; 465  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_BITPOS (9)
                            10666 ; 466  |#define HW_DCDC_TBR_DCDC1_PFM_BITPOS (10)
                            10667 ; 467  |#define HW_DCDC_TBR_DCDC1_STOPCLK_BITPOS (11)
                            10668 ; 468  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_BITPOS (12)
                            10669 ; 469  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_BITPOS (13)
                            10670 ; 470  |#define HW_DCDC_TBR_DCDC_MORE_CAP_BITPOS (14)
                            10671 ; 471  |#define HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS (15)
                            10672 ; 472  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_BITPOS (16)
                            10673 ; 473  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_BITPOS (17)
                            10674 ; 474  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_BITPOS (18)
                            10675 ; 475  |#define HW_DCDC_TBR_DCDC2_CLK4X_BITPOS (19)
                            10676 ; 476  |#define HW_DCDC_TBR_DCDC2_CLK2X_BITPOS (20)
                            10677 ; 477  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_BITPOS (21)
                            10678 ; 478  |#define HW_DCDC_TBR_DCDC2_PFM_BITPOS (22)
                            10679 ; 479  |#define HW_DCDC_TBR_DCDC2_STOPCLK_BITPOS (23)
                            10680 ; 480  |
                            10681 ; 481  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK (((1<<HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH)-1)<<HW_DCDC
                                  _TBR_DCDC1_ADJ_TN_BITPOS)
                            10682 ; 482  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK (((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH)-1)<<HW_DC
                                  DC_TBR_DCDC1_BAT_ADJ_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 176

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10683 ; 483  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK (((1<<HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH)-1
                                  )<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)
                            10684 ; 484  |
                            10685 ; 485  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)
                            10686 ; 486  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK)
                            10687 ; 487  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMAS
                                  K)
                            10688 ; 488  |
                            10689 ; 489  |// Defines for What needs to change to be able to use a higher Core voltage and when the c
                                  hange should happen
                            10690 ; 490  |#define HW_DCDC_VDDD_CHANGE_TBR_CUTOFF_VALUE ((18<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)&HW_D
                                  CDC_VDDD_VOLTAGE_LEVEL_SETMASK)
                            10691 ; 491  |#define HW_DCDC_TBR_VDDD_HI_VALUE ((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_
                                  TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                            10692 ; 492  |#define HW_DCDC_TBR_VDDD_LO_VALUE (((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC
                                  _TBR_DCDC_ANA_BGR_BIAS_SETMASK)+((2<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)&HW_DCDC_TBR_DCDC1_ADJ_TN_SET
                                  MASK)+((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS)&HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK))
                            10693 ; 493  |
                            10694 ; 494  |typedef union               
                            10695 ; 495  |{
                            10696 ; 496  |    struct {
                            10697 ; 497  |        unsigned int DCDC1_ADJ_TN               : HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH;
                            10698 ; 498  |        unsigned int DCDC1_DIS_5BIT             : HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH;
                            10699 ; 499  |        unsigned int DCDC1_BAT_ADJ              : HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH;
                            10700 ; 500  |        unsigned int DCDC1_CLK4X                : HW_DCDC_TBR_DCDC1_CLK4X_WIDTH;
                            10701 ; 501  |        unsigned int DCDC1_CLK2X                : HW_DCDC_TBR_DCDC1_CLK2X_WIDTH;
                            10702 ; 502  |        unsigned int DCDC1_NOZERO               : HW_DCDC_TBR_DCDC1_NOZERO_WIDTH;
                            10703 ; 503  |        unsigned int DCDC1_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH;
                            10704 ; 504  |        unsigned int DCDC1_PFM                  : HW_DCDC_TBR_DCDC1_PFM_WIDTH;
                            10705 ; 505  |        unsigned int DCDC1_STOPCLK              : HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH;
                            10706 ; 506  |        unsigned int PWRUP_VDDIO_BRNOUT         : HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH;
                            10707 ; 507  |        unsigned int DCDC_ANA_LESSI             : HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH;
                            10708 ; 508  |        unsigned int DCDC_MORE_CAP              : HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH;
                            10709 ; 509  |        unsigned int DCDC_ANA_BGR_BIAS          : HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH;
                            10710 ; 510  |        unsigned int DCDC1_NEW_SCHEME           : HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH;
                            10711 ; 511  |        unsigned int DCDC1_HALF_FETS            : HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH;
                            10712 ; 512  |        unsigned int DCDC2_DIS_5BIT             : HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH;
                            10713 ; 513  |        unsigned int DCDC2_CLK4X                : HW_DCDC_TBR_DCDC2_CLK4X_WIDTH;
                            10714 ; 514  |        unsigned int DCDC2_CLK2X                : HW_DCDC_TBR_DCDC2_CLK2X_WIDTH;
                            10715 ; 515  |        unsigned int DCDC2_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH;
                            10716 ; 516  |        unsigned int DCDC2_PFM                  : HW_DCDC_TBR_DCDC2_PFM_WIDTH;
                            10717 ; 517  |        unsigned int DCDC2_STOPCLK              : HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH;
                            10718 ; 518  |    } B;
                            10719 ; 519  |    unsigned int I;
                            10720 ; 520  |} usb_dcdctbr_type;
                            10721 ; 521  |#define HW_DCDC_TBR                     (*(volatile usb_dcdctbr_type _X*) (HW_DCDC_BASEADD
                                  R+8))    /* Analog test bit register*/
                            10722 ; 522  |
                            10723 ; 523  |
                            10724 ; 524  |/////////////////////////////////////////////////////////////////////////////////
                            10725 ; 525  |
                            10726 ; 526  |//  Analog Persistent Config (HW_VDD5V_PWR_CHARGE) Bit Definitions
                            10727 ; 527  |
                            10728 ; 528  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH (6)
                            10729 ; 529  |#define HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH (2)
                            10730 ; 530  |#define HW_VDD5V_PWR_CHARGE_PWD_WIDTH (1)
                            10731 ; 531  |#define HW_VDD5V_PWR_CHARGE_RES_WIDTH (1)
                            10732 ; 532  |#define HW_VDD5V_PWR_CHARGE_NIMH_WIDTH (1)
                            10733 ; 533  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH (1)
                            10734 ; 534  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH (1)
                            10735 ; 535  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH (1)
                            10736 ; 536  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 177

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10737 ; 537  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH (1)
                            10738 ; 538  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH (1)
                            10739 ; 539  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH (1)
                            10740 ; 540  |#define HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH (2)
                            10741 ; 541  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH (1)
                            10742 ; 542  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH (2)
                            10743 ; 543  |#define HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH (3)
                            10744 ; 544  |
                            10745 ; 545  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS (0)
                            10746 ; 546  |#define HW_VDD5V_PWR_CHARGE_PWD_BITPOS (8)
                            10747 ; 547  |#define HW_VDD5V_PWR_CHARGE_RES_BITPOS (9)
                            10748 ; 548  |#define HW_VDD5V_PWR_CHARGE_NIMH_BITPOS (10)
                            10749 ; 549  |
                            10750 ; 550  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS (11)
                            10751 ; 551  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS (12)
                            10752 ; 552  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS (13)
                            10753 ; 553  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS (14)
                            10754 ; 554  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS (15)
                            10755 ; 555  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS (16)
                            10756 ; 556  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS (17)
                            10757 ; 557  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS (20)
                            10758 ; 558  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS (21)
                            10759 ; 559  |
                            10760 ; 560  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS)        
                            10761 ; 561  |#define HW_VDD5V_PWR_CHARGE_PWD_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWD_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_PWD_BITPOS)        
                            10762 ; 562  |#define HW_VDD5V_PWR_CHARGE_RES_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_RES_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_RES_BITPOS) 
                            10763 ; 563  |#define HW_VDD5V_PWR_CHARGE_NIMH_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_NIMH_WIDTH)-1)<<HW_VDD5
                                  V_PWR_CHARGE_NIMH_BITPOS) 
                            10764 ; 564  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH)-1)<<H
                                  W_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS) 
                            10765 ; 565  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMI
                                  T_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS)        
                            10766 ; 566  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOB
                                  RNOUT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS)        
                            10767 ; 567  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS) 
                            10768 ; 568  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS) 
                            10769 ; 569  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS) 
                            10770 ; 570  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH)
                                  -1)<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS) 
                            10771 ; 571  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_
                                  WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS) 
                            10772 ; 572  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH)-1
                                  )<<HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS) 
                            10773 ; 573  |
                            10774 ; 574  |
                            10775 ; 575  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_CURRENT_
                                  SETMASK)     
                            10776 ; 576  |#define HW_VDD5V_PWR_CHARGE_PWD_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWD_SETMASK)     
                            10777 ; 577  |#define HW_VDD5V_PWR_CHARGE_RES_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_RES_SETMASK) 
                            10778 ; 578  |#define HW_VDD5V_PWR_CHARGE_NIMH_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_NIMH_SETMASK) 
                            10779 ; 579  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK) 
                            10780 ; 580  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DISABLE_ILI
                                  MIT_SETMASK)     
                            10781 ; 581  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWDN_ON_I
                                  OBRNOUT_SETMASK)     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 178

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10782 ; 582  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK)
                                   
                            10783 ; 583  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_TEST_USBREGS_
                                  SETMASK) 
                            10784 ; 584  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK)
                                   
                            10785 ; 585  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETM
                                  ASK) 
                            10786 ; 586  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_VDD5V_PRESEN
                                  T_SETMASK) 
                            10787 ; 587  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMAS
                                  K) 
                            10788 ; 588  |
                            10789 ; 589  |typedef union               
                            10790 ; 590  |{
                            10791 ; 591  |    struct {
                            10792 ; 592  |        unsigned int BATT_CURRENT               : HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH;
                            10793 ; 593  |        unsigned int RSVD0                      : HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH;
                            10794 ; 594  |        unsigned int PWD                        : HW_VDD5V_PWR_CHARGE_PWD_WIDTH;
                            10795 ; 595  |        unsigned int RES                        : HW_VDD5V_PWR_CHARGE_RES_WIDTH;
                            10796 ; 596  |        unsigned int NIMH                       : HW_VDD5V_PWR_CHARGE_NIMH_WIDTH;
                            10797 ; 597  |        unsigned int LI_TYPE                    : HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH;
                            10798 ; 598  |        unsigned int DISABLE_ILIMIT             : HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH
                                  ;
                            10799 ; 599  |        unsigned int PWDN_ON_IOBRNOUT           : HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WID
                                  TH;
                            10800 ; 600  |        unsigned int DCANA_LP                   : HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH;
                            10801 ; 601  |        unsigned int TEST_USBREGS               : HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH;
                            10802 ; 602  |        unsigned int DRV_BATT                   : HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH;
                            10803 ; 603  |        unsigned int SWCHRG_BAT                 : HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH;
                            10804 ; 604  |        unsigned int RSVD1                      : HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH;
                            10805 ; 605  |        unsigned int VDD5V_PRESENT              : HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH;
                                  
                            10806 ; 606  |        unsigned int RSVD2                      : HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH;
                            10807 ; 607  |    } B;
                            10808 ; 608  |    unsigned int I;
                            10809 ; 609  |} usb_pwr_charge_type;
                            10810 ; 610  |#define HW_VDD5V_PWR_CHARGE      (*(volatile usb_pwr_charge_type _X*) (HW_DCDC_BASEADDR+17
                                  ))    /* Analog Persistent Config Register */
                            10811 ; 611  |
                            10812 ; 612  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH 1
                            10813 ; 613  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH 1
                            10814 ; 614  |#define HW_DCDC_PERSIST_UPDATE_WIDTH 1
                            10815 ; 615  |#define HW_DCDC_PERSIST_AUTO_RESTART_WIDTH 1
                            10816 ; 616  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH 1
                            10817 ; 617  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH 1
                            10818 ; 618  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH 1
                            10819 ; 619  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH 1
                            10820 ; 620  |#define HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH 1
                            10821 ; 621  |#define HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH 1
                            10822 ; 622  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH 1
                            10823 ; 623  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH 1
                            10824 ; 624  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH 1
                            10825 ; 625  |#define HW_DCDC_PERSIST_RSRVD_WIDTH 2
                            10826 ; 626  |
                            10827 ; 627  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_BITPOS 12
                            10828 ; 628  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_BITPOS 11
                            10829 ; 629  |#define HW_DCDC_PERSIST_UPDATE_BITPOS 10
                            10830 ; 630  |#define HW_DCDC_PERSIST_AUTO_RESTART_BITPOS 9
                            10831 ; 631  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_BITPOS 8 
                            10832 ; 632  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_BITPOS 7
                            10833 ; 633  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_BITPOS 6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 179

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10834 ; 634  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_BITPOS 5
                            10835 ; 635  |#define HW_DCDC_PERSIST_XTAL_TRIM1_BITPOS 4
                            10836 ; 636  |#define HW_DCDC_PERSIST_XTAL_TRIM0_BITPOS 3
                            10837 ; 637  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_BITPOS 2
                            10838 ; 638  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_BITPOS 1
                            10839 ; 639  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_BITPOS 0
                            10840 ; 640  |
                            10841 ; 641  |typedef union               
                            10842 ; 642  |{
                            10843 ; 643  |    struct {       
                            10844 ; 644  |       int XTAL_TRM_ENABLE             : HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH;
                            10845 ; 645  |       int XTAL_BIAS_DOWN0             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH;
                            10846 ; 646  |       int XTAL_BIAS_DOWN1             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH;
                            10847 ; 647  |       int XTAL_TRIM0                  : HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH;
                            10848 ; 648  |       int XTAL_TRIM1                  : HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH;
                            10849 ; 649  |       int SLEEP_XTAL_ENABLE           : HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH;
                            10850 ; 650  |       int LOW_BATTERY_ENABLE          : HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH;
                            10851 ; 651  |       int LOW_BATT_TYPE               : HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH;
                            10852 ; 652  |       int DELAY_5V_AUTO_RESTART       : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH;
                            10853 ; 653  |       int AUTO_RESTART                : HW_DCDC_PERSIST_AUTO_RESTART_WIDTH;
                            10854 ; 654  |       int UPDATE                      : HW_DCDC_PERSIST_UPDATE_WIDTH;
                            10855 ; 655  |       int DELAY_5V_AUTO_RESTART_STAT  : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH;
                                  
                            10856 ; 656  |       int AUTO_RESTART_STAT           : HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH;
                            10857 ; 657  |       int RSRVD                       : HW_DCDC_PERSIST_RSRVD_WIDTH;
                            10858 ; 658  |    } B;
                            10859 ; 659  |    int I;
                            10860 ; 660  |} usb_dcdcpersist_type;
                            10861 ; 661  |#define HW_DCDC_PERSIST                (*(volatile usb_dcdcpersist_type _X*) (HW_DCDC_BASE
                                  ADDR+15))    /* Analog test bit register*/
                            10862 ; 662  |
                            10863 ; 663  |
                            10864 ; 664  |
                            10865 ; 665  |#endif
                            10866 ; 666  |
                            10867 ; 667  |
                            10868 ; 668  |
                            10869 
                            10871 
                            10872 ; 21   |#include "regsemc.h"
                            10873 
                            10875 
                            10876 ; 1    |#if !(defined(__REGS_EMC_INC))
                            10877 ; 2    |#define __REGS_EMC_INC 1
                            10878 ; 3    |
                            10879 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            10880 ; 5    |//   Module base addresses
                            10881 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            10882 ; 7    |#define HW_EMC_BASEADDR 0xF000
                            10883 ; 8    |
                            10884 ; 9    |/////////////////////////////////////////////////////////////////////////////////
                            10885 ; 10   |//  EMC Registers
                            10886 ; 11   |/////////////////////////////////////////////////////////////////////////////////
                            10887 ; 12   |
                            10888 ; 13   |
                            10889 ; 14   |/////////////////////////////////////////////////////////////////////////////////
                            10890 ; 15   |//  Flash Control Register (HW_FLCR) Bit Definitions
                            10891 ; 16   |
                            10892 ; 17   |typedef union               /*Flash Control Register*/
                            10893 ; 18   |{
                            10894 ; 19   |    struct
                            10895 ; 20   |    {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 180

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10896 ; 21   |    int KICK        :1;
                            10897 ; 22   |    int RW          :1;
                            10898 ; 23   |    int TCIE        :1;
                            10899 ; 24   |    int IRQP        :1;
                            10900 ; 25   |    unsigned MMD    :2;
                            10901 ; 26   |    unsigned NB     :11;
                            10902 ; 27   |    unsigned RSVD   :4;
                            10903 ; 28   |    int SRST        :1;
                            10904 ; 29   |    } B;
                            10905 ; 30   |    int I;
                            10906 ; 31   |} flcr_type;
                            10907 ; 32   |
                            10908 ; 33   |#define HW_FLCR_KICK_BITPOS 0
                            10909 ; 34   |#define HW_FLCR_RW_BITPOS 1
                            10910 ; 35   |#define HW_FLCR_TCIE_BITPOS 2
                            10911 ; 36   |#define HW_FLCR_IRQP_BITPOS 3
                            10912 ; 37   |#define HW_FLCR_MMD_BITPOS 4
                            10913 ; 38   |#define HW_FLCR_NB_BITPOS 6
                            10914 ; 39   |#define HW_FLCR_SRST_BITPOS 21
                            10915 ; 40   |
                            10916 ; 41   |#define HW_FLCR_KICK_SETMASK 1<<HW_FLCR_KICK_BITPOS
                            10917 ; 42   |#define HW_FLCR_RW_SETMASK 1<<HW_FLCR_RW_BITPOS
                            10918 ; 43   |#define HW_FLCR_READ_KICK_SETMASK HW_FLCR_KICK_SETMASK|HW_FLCR_RW_SETMASK
                            10919 ; 44   |#define HW_FLCR_WRITE_KICK_SETMASK HW_FLCR_KICK_SETMASK
                            10920 ; 45   |#define HW_FLCR_TCIE_SETMASK 1<<HW_FLCR_TCIE_BITPOS
                            10921 ; 46   |#define HW_FLCR_IRQP_SETMASK 1<<HW_FLCR_IRQP_BITPOS
                            10922 ; 47   |#define HW_FLCR_MMD_SETMASK 3<<HW_FLCR_MMD_BITPOS
                            10923 ; 48   |#define HW_FLCR_NB_SETMASK 0x7FF<<HW_FLCR_NB_BITPOS
                            10924 ; 49   |#define HW_FLCR_SRST_SETMASK 1<<HW_FLCR_SRST_BITPOS
                            10925 ; 50   |
                            10926 ; 51   |#define HW_FLCR_KICK_CLRMASK ~(WORD)HW_FLCR_KICK_SETMASK
                            10927 ; 52   |#define HW_FLCR_RW_CLRMASK ~(WORD)HW_FLCR_RW_SETMASK
                            10928 ; 53   |#define HW_FLCR_TCIE_CLRMASK ~(WORD)HW_FLCR_TCIE_SETMASK
                            10929 ; 54   |#define HW_FLCR_IRQP_CLRMASK ~(WORD)HW_FLCR_IRQP_SETMASK
                            10930 ; 55   |#define HW_FLCR_MMD_CLRMASK ~(WORD)HW_FLCR_MMD_SETMASK
                            10931 ; 56   |#define HW_FLCR_NB_CLRMASK ~(WORD)HW_FLCR_NB_SETMASK
                            10932 ; 57   |#define HW_FLCR_SRST_CLRMASK ~(WORD)HW_FLCR_SRST_SETMASK
                            10933 ; 58   |
                            10934 ; 59   |
                            10935 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            10936 ; 61   |//  Flash Start Address Low Register (HW_FLSALR) Bit Definitions
                            10937 ; 62   |
                            10938 ; 63   |typedef union           /* Flash Start Address Low*/
                            10939 ; 64   |{
                            10940 ; 65   |    struct
                            10941 ; 66   |    {
                            10942 ; 67   |    unsigned XA     : 24;
                            10943 ; 68   |    } B;
                            10944 ; 69   |    int I;
                            10945 ; 70   |} flsalr_type;
                            10946 ; 71   |
                            10947 ; 72   |#define HW_FLSALR_XA_BITPOS 0
                            10948 ; 73   |
                            10949 ; 74   |#define HW_FLSALR_XA_SETMASK 0xFFFFFF<<HW_FLSALR_XA_BITPOS
                            10950 ; 75   |
                            10951 ; 76   |#define HW_FLSALR_XA_CLRMASK ~(WORD)HW_FLSALR_XA_SETMASK
                            10952 ; 77   |
                            10953 ; 78   |
                            10954 ; 79   |/////////////////////////////////////////////////////////////////////////////////
                            10955 ; 80   |//  Flash Start Address High Register (HW_FLSAHR) Bit Definitions
                            10956 ; 81   |
                            10957 ; 82   |typedef union           /* Flash Start Address High*/
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 181

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10958 ; 83   |{
                            10959 ; 84   |    struct
                            10960 ; 85   |    {
                            10961 ; 86   |    unsigned XA     :8;
                            10962 ; 87   |    unsigned DA     :16;
                            10963 ; 88   |    } B;
                            10964 ; 89   |    int I;
                            10965 ; 90   |} flsahr_type;
                            10966 ; 91   |
                            10967 ; 92   |#define HW_FLSAHR_XA_BITPOS 0
                            10968 ; 93   |
                            10969 ; 94   |#define HW_FLSAHR_XA_SETMASK 0xFFFFFF<<HW_FLSAHR_XA_BITPOS
                            10970 ; 95   |
                            10971 ; 96   |#define HW_FLSAHR_XA_CLRMASK ~(WORD)HW_FLSAHR_XA_SETMASK
                            10972 ; 97   |
                            10973 ; 98   |
                            10974 ; 99   |/////////////////////////////////////////////////////////////////////////////////
                            10975 ; 100  |//  EMC Flash CompactFlash Control Register (HW_FLCFCR) Bit Definitions
                            10976 ; 101  |
                            10977 ; 102  |typedef union           /* Flash CompactFlash Control Register*/
                            10978 ; 103  |{
                            10979 ; 104  |    struct
                            10980 ; 105  |    {
                            10981 ; 106  |        int WP          :1;
                            10982 ; 107  |        int CDP         :1;
                            10983 ; 108  |        unsigned SM     :2;
                            10984 ; 109  |        int XATTR       :1;
                            10985 ; 110  |        int CRST        :1;
                            10986 ; 111  |        int XWT         :1;
                            10987 ; 112  |        int RI          :1;
                            10988 ; 113  |        int IFCE        :1;
                            10989 ; 114  |        int ISCE        :1;
                            10990 ; 115  |        int INCE        :1;
                            10991 ; 116  |        int IFCS        :1;
                            10992 ; 117  |        int ISCS        :1;
                            10993 ; 118  |        int INCS        :1;
                            10994 ; 119  |        unsigned CFAI   :2;
                            10995 ; 120  |        int XDDI        :1;
                            10996 ; 121  |        unsigned CS     :2;
                            10997 ; 122  |        int CRE         :1;
                            10998 ; 123  |        unsigned VS     :2;
                            10999 ; 124  |        int DASP        :1;
                            11000 ; 125  |        int MODE16      :1; 
                            11001 ; 126  |    } B;
                            11002 ; 127  |    int I;
                            11003 ; 128  |} flcfcr_type;
                            11004 ; 129  |
                            11005 ; 130  |#define HW_FLCFCR_WP_BITPOS 0
                            11006 ; 131  |#define HW_FLCFCR_CDP_BITPOS 1
                            11007 ; 132  |#define HW_FLCFCR_SM_BITPOS 2
                            11008 ; 133  |#define HW_FLCFCR_XATTR_BITPOS 4
                            11009 ; 134  |#define HW_FLCFCR_CRST_BITPOS 5
                            11010 ; 135  |#define HW_FLCFCR_XWT_BITPOS 6
                            11011 ; 136  |#define HW_FLCFCR_RI_BITPOS 7
                            11012 ; 137  |#define HW_FLCFCR_IFCE_BITPOS 8
                            11013 ; 138  |#define HW_FLCFCR_ISCE_BITPOS 9
                            11014 ; 139  |#define HW_FLCFCR_INCE_BITPOS 10
                            11015 ; 140  |#define HW_FLCFCR_IFCS_BITPOS 11
                            11016 ; 141  |#define HW_FLCFCR_ISCS_BITPOS 12
                            11017 ; 142  |#define HW_FLCFCR_INCS_BITPOS 13
                            11018 ; 143  |#define HW_FLCFCR_CFAI_BITPOS 14
                            11019 ; 144  |#define HW_FLCFCR_XDDI_BITPOS 16
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 182

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11020 ; 145  |#define HW_FLCFCR_CS_BITPOS 17
                            11021 ; 146  |#define HW_FLCFCR_CRE_BITPOS 19
                            11022 ; 147  |#define HW_FLCFCR_VS_BITPOS 20
                            11023 ; 148  |#define HW_FLCFCR_DASP_BITPOS 22
                            11024 ; 149  |
                            11025 ; 150  |#define HW_FLCFCR_WP_SETMASK 1<<HW_FLCFCR_WP_BITPOS
                            11026 ; 151  |#define HW_FLCFCR_CDP_SETMASK 1<<HW_FLCFCR_CDP_BITPOS
                            11027 ; 152  |#define HW_FLCFCR_SM_SETMASK 3<<HW_FLCFCR_SM_BITPOS
                            11028 ; 153  |#define HW_FLCFCR_XATTR_SETMASK 1<<HW_FLCFCR_XATTR_BITPOS
                            11029 ; 154  |#define HW_FLCFCR_CRST_SETMASK 1<<HW_FLCFCR_CRST_BITPOS
                            11030 ; 155  |#define HW_FLCFCR_XWT_SETMASK 1<<HW_FLCFCR_XWT_BITPOS
                            11031 ; 156  |#define HW_FLCFCR_RI_SETMASK 1<<HW_FLCFCR_RI_BITPOS
                            11032 ; 157  |#define HW_FLCFCR_IFCE_SETMASK 1<<HW_FLCFCR_IFCE_BITPOS
                            11033 ; 158  |#define HW_FLCFCR_ISCE_SETMASK 1<<HW_FLCFCR_ISCE_BITPOS
                            11034 ; 159  |#define HW_FLCFCR_INCE_SETMASK 1<<HW_FLCFCR_INCE_BITPOS
                            11035 ; 160  |#define HW_FLCFCR_IFCS_SETMASK 1<<HW_FLCFCR_IFCS_BITPOS
                            11036 ; 161  |#define HW_FLCFCR_ISCS_SETMASK 1<<HW_FLCFCR_ISCS_BITPOS
                            11037 ; 162  |#define HW_FLCFCR_INCS_SETMASK 1<<HW_FLCFCR_INCS_BITPOS
                            11038 ; 163  |#define HW_FLCFCR_CFAI_SETMASK 3<<HW_FLCFCR_CFAI_BITPOS
                            11039 ; 164  |#define HW_FLCFCR_XDDI_SETMASK 1<<HW_FLCFCR_XDDI_BITPOS
                            11040 ; 165  |#define HW_FLCFCR_CS_SETMASK 3<<HW_FLCFCR_CS_BITPOS
                            11041 ; 166  |#define HW_FLCFCR_CRE_SETMASK 1<<HW_FLCFCR_CRE_BITPOS
                            11042 ; 167  |#define HW_FLCFCR_VS_SETMASK 3<<HW_FLCFCR_VS_BITPOS
                            11043 ; 168  |#define HW_FLCFCR_DASP_SETMASK 1<<HW_FLCFCR_DASP_BITPOS
                            11044 ; 169  |
                            11045 ; 170  |#define HW_FLCFCR_WP_CLRMASK ~(WORD)HW_FLCFCR_WP_SETMASK
                            11046 ; 171  |#define HW_FLCFCR_CDP_CLRMASK ~(WORD)HW_FLCFCR_CDP_SETMASK
                            11047 ; 172  |#define HW_FLCFCR_SM_CLRMASK ~(WORD)HW_FLCFCR_SM_SETMASK
                            11048 ; 173  |#define HW_FLCFCR_XATTR_CLRMASK ~(WORD)HW_FLCFCR_XATTR_SETMASK
                            11049 ; 174  |#define HW_FLCFCR_CRST_CLRMASK ~(WORD)HW_FLCFCR_CRST_SETMASK
                            11050 ; 175  |#define HW_FLCFCR_XWT_CLRMASK ~(WORD)HW_FLCFCR_XWT_SETMASK
                            11051 ; 176  |#define HW_FLCFCR_RI_CLRMASK ~(WORD)HW_FLCFCR_RI_SETMASK
                            11052 ; 177  |#define HW_FLCFCR_IFCE_CLRMASK ~(WORD)HW_FLCFCR_IFCE_SETMASK
                            11053 ; 178  |#define HW_FLCFCR_ISCE_CLRMASK ~(WORD)HW_FLCFCR_ISCE_SETMASK
                            11054 ; 179  |#define HW_FLCFCR_INCE_CLRMASK ~(WORD)HW_FLCFCR_INCE_SETMASK
                            11055 ; 180  |#define HW_FLCFCR_IFCS_CLRMASK ~(WORD)HW_FLCFCR_IFCS_SETMASK
                            11056 ; 181  |#define HW_FLCFCR_ISCS_CLRMASK ~(WORD)HW_FLCFCR_ISCS_SETMASK
                            11057 ; 182  |#define HW_FLCFCR_INCS_CLRMASK ~(WORD)HW_FLCFCR_INCS_SETMASK
                            11058 ; 183  |#define HW_FLCFCR_CFAI_CLRMASK ~(WORD)HW_FLCFCR_CFAI_SETMASK
                            11059 ; 184  |#define HW_FLCFCR_XDDI_CLRMASK ~(WORD)HW_FLCFCR_XDDI_SETMASK
                            11060 ; 185  |#define HW_FLCFCR_CS_CLRMASK ~(WORD)HW_FLCFCR_CS_SETMASK
                            11061 ; 186  |#define HW_FLCFCR_CRE_CLRMASK ~(WORD)HW_FLCFCR_CRE_SETMASK
                            11062 ; 187  |#define HW_FLCFCR_VS_CLRMASK ~(WORD)HW_FLCFCR_VS_SETMASK
                            11063 ; 188  |#define HW_FLCFCR_DASP_CLRMASK ~(WORD)HW_FLCFCR_DASP_SETMASK
                            11064 ; 189  |
                            11065 ; 190  |
                            11066 ; 191  |/////////////////////////////////////////////////////////////////////////////////
                            11067 ; 192  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR1R) Bit Definitions
                            11068 ; 193  |
                            11069 ; 194  |typedef union           /* Flash CompactFlash Timer1 Register*/
                            11070 ; 195  |{
                            11071 ; 196  |    struct
                            11072 ; 197  |    {
                            11073 ; 198  |        unsigned TRWSU  :5;
                            11074 ; 199  |        unsigned TRPW   :7;
                            11075 ; 200  |        unsigned TWPW   :7;
                            11076 ; 201  |        unsigned TRWH   :5;
                            11077 ; 202  |    } B;
                            11078 ; 203  |    int I;
                            11079 ; 204  |} flcftmr1r_type;
                            11080 ; 205  |
                            11081 ; 206  |#define HW_FLCFTMR1R_TRWSU_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 183

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11082 ; 207  |#define HW_FLCFTMR1R_TRPW_BITPOS 5
                            11083 ; 208  |#define HW_FLCFTMR1R_TWPW_BITPOS 12
                            11084 ; 209  |#define HW_FLCFTMR1R_TRWH_BITPOS 19
                            11085 ; 210  |
                            11086 ; 211  |#define HW_FLCFTMR1R_TRWSU_SETMASK 0x1F<<HW_FLCFTMR1R_TRWSU_BITPOS
                            11087 ; 212  |#define HW_FLCFTMR1R_TRPW_SETMASK 0x7F<<HW_FLCFTMR1R_TRPW_BITPOS
                            11088 ; 213  |#define HW_FLCFTMR1R_TWPW_SETMASK 0x7F<<HW_FLCFTMR1R_TWPW_BITPOS
                            11089 ; 214  |#define HW_FLCFTMR1R_TRWH_SETMASK 0x1F<<HW_FLCFTMR1R_TRWH_BITPOS
                            11090 ; 215  |
                            11091 ; 216  |#define HW_FLCFTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWSU_SETMASK
                            11092 ; 217  |#define HW_FLCFTMR1R_TRPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TRPW_SETMASK
                            11093 ; 218  |#define HW_FLCFTMR1R_TWPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TWPW_SETMASK
                            11094 ; 219  |#define HW_FLCFTMR1R_TRWH_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWH_SETMASK
                            11095 ; 220  |
                            11096 ; 221  |
                            11097 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            11098 ; 223  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR2R) Bit Definitions
                            11099 ; 224  |
                            11100 ; 225  |typedef union           /* Flash CompactFlash Timer2 Register*/
                            11101 ; 226  |{
                            11102 ; 227  |    struct
                            11103 ; 228  |    {
                            11104 ; 229  |        unsigned TWW    :4;
                            11105 ; 230  |        unsigned TWTO   :10;
                            11106 ; 231  |        unsigned THW    :5; 
                            11107 ; 232  |        unsigned TRAQ   :5;
                            11108 ; 233  |    } B;
                            11109 ; 234  |    int I;
                            11110 ; 235  |} flcftmr2r_type;
                            11111 ; 236  |
                            11112 ; 237  |#define HW_FLCFTMR2R_TWW_BITPOS 0
                            11113 ; 238  |#define HW_FLCFTMR2R_TWTO_BITPOS 4
                            11114 ; 239  |#define HW_FLCFTMR2R_THW_BITPOS 14
                            11115 ; 240  |#define HW_FLCFTMR2R_TRAQ_BITPOS 19
                            11116 ; 241  |
                            11117 ; 242  |#define HW_FLCFTMR2R_TWW_SETMASK 0xF<<HW_FLCFTMR2R_TWW_BITPOS
                            11118 ; 243  |#define HW_FLCFTMR2R_TWTO_SETMASK 0x3FF<<HW_FLCFTMR2R_TWTO_BITPOS
                            11119 ; 244  |#define HW_FLCFTMR2R_THW_SETMASK 0x1F<<HW_FLCFTMR2R_THW_BITPOS
                            11120 ; 245  |#define HW_FLCFTMR2R_TRAQ_SETMASK 0x1F<<HW_FLCFTMR2R_TRAQ_BITPOS
                            11121 ; 246  |
                            11122 ; 247  |#define HW_FLCFTMR2R_TWW_CLRMASK ~(WORD)HW_FLCFTMR2R_TWW_SETMASK
                            11123 ; 248  |#define HW_FLCFTMR2R_TWTO_CLRMASK ~(WORD)HW_FLCFTMR2R_TWTO_SETMASK
                            11124 ; 249  |#define HW_FLCFTMR2R_THW_CLRMASK ~(WORD)HW_FLCFTMR2R_THW_SETMASK
                            11125 ; 250  |#define HW_FLCFTMR2R_TRAQ_CLRMASK ~(WORD)HW_FLCFTMR2R_TRAQ_SETMASK
                            11126 ; 251  |
                            11127 ; 252  |
                            11128 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            11129 ; 254  |//  EMC Flash SmartMedia Control Register (HW_FLSMCR) Bit Definitions
                            11130 ; 255  |
                            11131 ; 256  |typedef union           /* Flash SmartMedia Control Register*/
                            11132 ; 257  |{
                            11133 ; 258  |    struct
                            11134 ; 259  |    {
                            11135 ; 260  |        unsigned CS     :2;
                            11136 ; 261  |        int SE          :1;
                            11137 ; 262  |        int WP          :1;
                            11138 ; 263  |        int SIZE        :1;
                            11139 ; 264  |        int ICMD        :8;
                            11140 ; 265  |        int TOIE        :1;
                            11141 ; 266  |        int BPIE        :1;
                            11142 ; 267  |        int TOIRQ       :1;
                            11143 ; 268  |        int BPIRQ       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 184

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11144 ; 269  |    } B;
                            11145 ; 270  |    int I;
                            11146 ; 271  |} flsmcr_type;
                            11147 ; 272  |
                            11148 ; 273  |#define HW_FLSMCR_CS_BITPOS 0
                            11149 ; 274  |#define HW_FLSMCR_SE_BITPOS 2
                            11150 ; 275  |#define HW_FLSMCR_WP_BITPOS 3
                            11151 ; 276  |#define HW_FLSMCR_SIZE_BITPOS 4
                            11152 ; 277  |#define HW_FLSMCR_ICMD_BITPOS 5
                            11153 ; 278  |#define HW_FLSMCR_TOIE_BITPOS 13
                            11154 ; 279  |#define HW_FLSMCR_BPIE_BITPOS 14
                            11155 ; 280  |#define HW_FLSMCR_TOIRQ_BITPOS 15
                            11156 ; 281  |#define HW_FLSMCR_BPIRQ_BITPOS 16
                            11157 ; 282  |
                            11158 ; 283  |#define HW_FLSMCR_CS_SETMASK 1<<HW_FLSMCR_CS_BITPOS
                            11159 ; 284  |#define HW_FLSMCR_SE_SETMASK 1<<HW_FLSMCR_SE_BITPOS
                            11160 ; 285  |#define HW_FLSMCR_WP_SETMASK 1<<HW_FLSMCR_WP_BITPOS
                            11161 ; 286  |#define HW_FLSMCR_SIZE_SETMASK 1<<HW_FLSMCR_SIZE_BITPOS
                            11162 ; 287  |#define HW_FLSMCR_ICMD_SETMASK (0xFF)<<HW_FLSMCR_ICMD_BITPOS
                            11163 ; 288  |#define HW_FLSMCR_TOIE_SETMASK 1<<HW_FLSMCR_TOIE_BITPOS
                            11164 ; 289  |#define HW_FLSMCR_BPIE_SETMASK 1<<HW_FLSMCR_BPIE_BITPOS
                            11165 ; 290  |#define HW_FLSMCR_TOIRQ_SETMASK 1<<HW_FLSMCR_TOIRQ_BITPOS
                            11166 ; 291  |#define HW_FLSMCR_BPIRQ_SETMASK 1<<HW_FLSMCR_BPIRQ_BITPOS
                            11167 ; 292  |
                            11168 ; 293  |#define HW_FLSMCR_SE_ASSERT_SETMASK 0x000000
                            11169 ; 294  |#define HW_FLSMCR_SE_DEASSERT_SETMASK 0x000004
                            11170 ; 295  |#define HW_FLSMCR_WP_ASSERT_SETMASK 0x000000
                            11171 ; 296  |#define HW_FLSMCR_WP_DEASSERT_SETMASK 0x000008
                            11172 ; 297  |#define HW_FLSMCR_SIZE_SMALL_SETMASK 0x000000
                            11173 ; 298  |#define HW_FLSMCR_SIZE_LARGE_SETMASK 0x000010
                            11174 ; 299  |#define HW_FLSMCR_ICMD_RESET_SETMASK 0x001FE0
                            11175 ; 300  |#define HW_FLSMCR_ICMD_READ_STATUS_SETMASK 0x000E00
                            11176 ; 301  |#define HW_FLSMCR_ICMD_BLOCK_ERASE_SETMASK 0x000C00
                            11177 ; 302  |#define HW_FLSMCR_ICMD_ERASE_SETMASK 0x001A00
                            11178 ; 303  |#define HW_FLSMCR_ICMD_RP_FIRST_SETMASK 0x000000
                            11179 ; 304  |#define HW_FLSMCR_ICMD_RP_SECOND_SETMASK 0x000020
                            11180 ; 305  |#define HW_FLSMCR_ICMD_RP_SPARE_SETMASK 0x000A00
                            11181 ; 306  |#define HW_FLSMCR_ICMD_READ_ID_SETMASK 0x001200
                            11182 ; 307  |
                            11183 ; 308  |#define HW_FLSMCR_CS_CLRMASK ~(WORD)HW_FLSMCR_CS_SETMASK
                            11184 ; 309  |#define HW_FLSMCR_SE_CLRMASK ~(WORD)HW_FLSMCR_SE_SETMASK
                            11185 ; 310  |#define HW_FLSMCR_WP_CLRMASK ~(WORD)HW_FLSMCR_WP_SETMASK
                            11186 ; 311  |#define HW_FLSMCR_SIZE_CLRMASK ~(WORD)HW_FLSMCR_SIZE_SETMASK
                            11187 ; 312  |#define HW_FLSMCR_ICMD_CLRMASK ~(WORD)HW_FLSMCR_ICMD_SETMASK
                            11188 ; 313  |#define HW_FLSMCR_TOIE_CLRMASK ~(WORD)HW_FLSMCR_TOIE_SETMASK
                            11189 ; 314  |#define HW_FLSMCR_BPIE_CLRMASK ~(WORD)HW_FLSMCR_BPIE_SETMASK
                            11190 ; 315  |#define HW_FLSMCR_TOIRQ_CLRMASK ~(WORD)HW_FLSMCR_TOIRQ_SETMASK
                            11191 ; 316  |#define HW_FLSMCR_BPIRQ_CLRMASK ~(WORD)HW_FLSMCR_BPIRQ_SETMASK
                            11192 ; 317  |
                            11193 ; 318  |
                            11194 ; 319  |/////////////////////////////////////////////////////////////////////////////////
                            11195 ; 320  |//  EMC Flash SmartMedia Timer1 Register (HW_FLSMTMR1R) Bit Definitions
                            11196 ; 321  |
                            11197 ; 322  |typedef union           /* Flash SmartMedia Timer1 Register*/
                            11198 ; 323  |{
                            11199 ; 324  |    struct
                            11200 ; 325  |    {
                            11201 ; 326  |        unsigned TRWSU  :5;
                            11202 ; 327  |        unsigned TRPW   :6;
                            11203 ; 328  |        unsigned TWPW   :6;
                            11204 ; 329  |        unsigned TRWH   :5;
                            11205 ; 330  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 185

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11206 ; 331  |    int I;
                            11207 ; 332  |} flsmtmr1r_type;
                            11208 ; 333  |
                            11209 ; 334  |#define HW_FLSMTMR1R_TRWSU_BITPOS 0
                            11210 ; 335  |#define HW_FLSMTMR1R_TRPW_BITPOS 5
                            11211 ; 336  |#define HW_FLSMTMR1R_TWPW_BITPOS 11
                            11212 ; 337  |#define HW_FLSMTMR1R_TRWH_BITPOS 17
                            11213 ; 338  |
                            11214 ; 339  |#define HW_FLSMTMR1R_TRWSU_SETMASK 0x1F<<HW_FLSMTMR1R_TRWSU_BITPOS
                            11215 ; 340  |#define HW_FLSMTMR1R_TRPW_SETMASK 0x3F<<HW_FLSMTMR1R_TRPW_BITPOS
                            11216 ; 341  |#define HW_FLSMTMR1R_TWPW_SETMASK 0x3F<<HW_FLSMTMR1R_TWPW_BITPOS
                            11217 ; 342  |#define HW_FLSMTMR1R_TRWH_SETMASK 0x1F<<HW_FLSMTMR1R_TRWH_BITPOS
                            11218 ; 343  |
                            11219 ; 344  |#define HW_FLSMTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWSU_SETMASK
                            11220 ; 345  |#define HW_FLSMTMR1R_TRPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TRPW_SETMASK
                            11221 ; 346  |#define HW_FLSMTMR1R_TWPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TWPW_SETMASK
                            11222 ; 347  |#define HW_FLSMTMR1R_TRWH_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWH_SETMASK
                            11223 ; 348  |
                            11224 ; 349  |
                            11225 ; 350  |/////////////////////////////////////////////////////////////////////////////////
                            11226 ; 351  |//  EMC Flash SmartMedia Timer2 Register (HW_FLSMTMR2R) Bit Definitions
                            11227 ; 352  |
                            11228 ; 353  |typedef union           /* Flash SmartMedia Timer2 Register*/
                            11229 ; 354  |{
                            11230 ; 355  |    struct
                            11231 ; 356  |    {
                            11232 ; 357  |        unsigned TWT    :6;
                            11233 ; 358  |        unsigned TWTO   :18;
                            11234 ; 359  |    } B;
                            11235 ; 360  |    int I;
                            11236 ; 361  |} flsmtmr2r_type;
                            11237 ; 362  |
                            11238 ; 363  |#define HW_FLSMTMR2R_TWT_BITPOS 0
                            11239 ; 364  |#define HW_FLSMTMR2R_TWTO_BITPOS 6
                            11240 ; 365  |
                            11241 ; 366  |#define HW_FLSMTMR2R_TWT_SETMASK 0x3F<<HW_FLSMTMR2R_TWT_BITPOS
                            11242 ; 367  |#define HW_FLSMTMR2R_TWTO_SETMASK 0x3FF<<HW_FLSMTMR2R_TWTO_BITPOS
                            11243 ; 368  |
                            11244 ; 369  |#define HW_FLSMTMR2R_TWT_CLRMASK ~(WORD)HW_FLSMTMR2R_TWT_SETMASK
                            11245 ; 370  |#define HW_FLSMTMR2R_TWTO_CLRMASK ~(WORD)HW_FLSMTMR2R_TWTO_SETMASK
                            11246 ; 371  |
                            11247 ; 372  |/*//////////////////////////////////////////////////////////////////////////////
                            11248 ; 373  |  //  EMC Flash Control Status Register2 (HW_FLCR2) Bit Definitions     */
                            11249 ; 374  |typedef union 
                            11250 ; 375  |{
                            11251 ; 376  |  struct
                            11252 ; 377  |  {
                            11253 ; 378  |    unsigned ASEL     :2;        /* Memory Select */
                            11254 ; 379  |    unsigned RA       :1;        /* Right Align word into 24bit memory for True IDE  xfers
                                   */
                            11255 ; 380  |    unsigned LA       :1;        /* Left  Align word into 24bit memory for True IDE  xfers
                                   */
                            11256 ; 381  |    unsigned NEGDMA   :1;        /* Inverts data from Flash to memory */
                            11257 ; 382  |    unsigned NEGFL    :1;        /* Inverts data from memory to Flash */
                            11258 ; 383  |    unsigned CLKOFF   :1;        /* Power down - turns clk off */
                            11259 ; 384  |    int PAD0          :17;    
                            11260 ; 385  |  } B;
                            11261 ; 386  |  int I;
                            11262 ; 387  |} flcr2_type;
                            11263 ; 388  |
                            11264 ; 389  |/////////////////////////////////////////////////////////////////////////////////
                            11265 ; 390  |//  EMC Flash SmartMedia Status Register (HW_FLSMSR) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 186

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11266 ; 391  |#define HW_FLSMSR_RDY_BITPOS 0
                            11267 ; 392  |#define HW_FLSMSR_BUSY_BITPOS 7
                            11268 ; 393  |
                            11269 ; 394  |#define HW_FLCR      (*(volatile flcr_type      _X*) (HW_EMC_BASEADDR))    /* EMC Flash Co
                                  ntrol Register */
                            11270 ; 395  |#define HW_FLSALR    (*(volatile flsalr_type    _X*) (HW_EMC_BASEADDR+1))  /* EMC Flash St
                                  art Address Low Register */
                            11271 ; 396  |#define HW_FLSAHR    (*(volatile flsahr_type    _X*) (HW_EMC_BASEADDR+2))  /* EMC Flash St
                                  art Address High Register */
                            11272 ; 397  |#define HW_FLSSMPR   (*(volatile flssmpr_type   _X*) (HW_EMC_BASEADDR+3))  /*  */
                            11273 ; 398  |#define HW_FLCR2     (*(volatile flcr2_type     _X*) (HW_EMC_BASEADDR+4))  /* EMC Flash Co
                                  ntrol Register2 */
                            11274 ; 399  |#define HW_FLCFCR    (*(volatile flcfcr_type    _X*) (HW_EMC_BASEADDR+8))  /* EMC Flash Co
                                  mpactFlash Control Register*/
                            11275 ; 400  |#define HW_FLCFTMR1R (*(volatile flcftmr1r_type _X*) (HW_EMC_BASEADDR+9))  /* EMC Flash Co
                                  mpact Flash Timer1 Register*/
                            11276 ; 401  |#define HW_FLCFTMR2R (*(volatile flcftmr2r_type _X*) (HW_EMC_BASEADDR+10)) /* EMC Flash Co
                                  mpact Flash Timer2 Register*/
                            11277 ; 402  |#define HW_FLSMCR    (*(volatile flsmcr_type    _X*) (HW_EMC_BASEADDR+16)) /* EMC Flash Sm
                                  artMedia Control Register*/
                            11278 ; 403  |#define HW_FLSMTMR1R (*(volatile flsmtmr1r_type _X*) (HW_EMC_BASEADDR+17)) /* EMC Flash Sm
                                  artMedia Timer1 Register*/
                            11279 ; 404  |#define HW_FLSMTMR2R (*(volatile flsmtmr2r_type _X*) (HW_EMC_BASEADDR+18)) /* EMC Flash Sm
                                  artMedia Timer2 Register*/
                            11280 ; 405  |#define HW_FLSMSR    (*(volatile flssmsr_type   _X*) (HW_EMC_BASEADDR+19)) /*  */
                            11281 ; 406  |
                            11282 ; 407  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            11283 ; 408  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            11284 ; 409  |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            11285 ; 410  |
                            11286 ; 411  |#define HW_FLC2R HW_EMC_BASEADDR+4
                            11287 ; 412  |
                            11288 ; 413  |#endif
                            11289 ; 414  |
                            11290 
                            11292 
                            11293 ; 22   |#include "regsgpio.h"
                            11294 
                            11296 
                            11297 ; 1    |#if !(defined(__REGS_GPIO_INC))
                            11298 ; 2    |#define __REGS_GPIO_INC 1
                            11299 ; 3    |
                            11300 ; 4    |#include "types.h"
                            11301 
                            11303 
                            11304 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11305 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11306 ; 3    |//
                            11307 ; 4    |// Filename: types.h
                            11308 ; 5    |// Description: Standard data types
                            11309 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11310 ; 7    |
                            11311 ; 8    |#ifndef _TYPES_H
                            11312 ; 9    |#define _TYPES_H
                            11313 ; 10   |
                            11314 ; 11   |// TODO:  move this outta here!
                            11315 ; 12   |#if !defined(NOERROR)
                            11316 ; 13   |#define NOERROR 0
                            11317 ; 14   |#define SUCCESS 0
                            11318 ; 15   |#endif 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 187

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11319 ; 16   |#if !defined(SUCCESS)
                            11320 ; 17   |#define SUCCESS  0
                            11321 ; 18   |#endif
                            11322 ; 19   |#if !defined(ERROR)
                            11323 ; 20   |#define ERROR   -1
                            11324 ; 21   |#endif
                            11325 ; 22   |#if !defined(FALSE)
                            11326 ; 23   |#define FALSE 0
                            11327 ; 24   |#endif
                            11328 ; 25   |#if !defined(TRUE)
                            11329 ; 26   |#define TRUE  1
                            11330 ; 27   |#endif
                            11331 ; 28   |
                            11332 ; 29   |#if !defined(NULL)
                            11333 ; 30   |#define NULL 0
                            11334 ; 31   |#endif
                            11335 ; 32   |
                            11336 ; 33   |#define MAX_INT     0x7FFFFF
                            11337 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11338 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11339 ; 36   |#define MAX_ULONG   (-1) 
                            11340 ; 37   |
                            11341 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11342 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11343 ; 40   |
                            11344 ; 41   |
                            11345 ; 42   |#define BYTE    unsigned char       // btVarName
                            11346 ; 43   |#define CHAR    signed char         // cVarName
                            11347 ; 44   |#define USHORT  unsigned short      // usVarName
                            11348 ; 45   |#define SHORT   unsigned short      // sVarName
                            11349 ; 46   |#define WORD    unsigned int        // wVarName
                            11350 ; 47   |#define INT     signed int          // iVarName
                            11351 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11352 ; 49   |#define LONG    signed long         // lVarName
                            11353 ; 50   |#define BOOL    unsigned int        // bVarName
                            11354 ; 51   |#define FRACT   _fract              // frVarName
                            11355 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11356 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11357 ; 54   |#define FLOAT   float               // fVarName
                            11358 ; 55   |#define DBL     double              // dVarName
                            11359 ; 56   |#define ENUM    enum                // eVarName
                            11360 ; 57   |#define CMX     _complex            // cmxVarName
                            11361 ; 58   |typedef WORD UCS3;                   // 
                            11362 ; 59   |
                            11363 ; 60   |#define UINT16  unsigned short
                            11364 ; 61   |#define UINT8   unsigned char   
                            11365 ; 62   |#define UINT32  unsigned long
                            11366 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11367 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11368 ; 65   |#define WCHAR   UINT16
                            11369 ; 66   |
                            11370 ; 67   |//UINT128 is 16 bytes or 6 words
                            11371 ; 68   |typedef struct UINT128_3500 {   
                            11372 ; 69   |    int val[6];     
                            11373 ; 70   |} UINT128_3500;
                            11374 ; 71   |
                            11375 ; 72   |#define UINT128   UINT128_3500
                            11376 ; 73   |
                            11377 ; 74   |// Little endian word packed byte strings:   
                            11378 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 188

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11379 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11380 ; 77   |// Little endian word packed byte strings:   
                            11381 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11382 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11383 ; 80   |
                            11384 ; 81   |// Declare Memory Spaces To Use When Coding
                            11385 ; 82   |// A. Sector Buffers
                            11386 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11387 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11388 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11389 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11390 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11391 ; 88   |// B. Media DDI Memory
                            11392 ; 89   |#define MEDIA_DDI_MEM _Y
                            11393 ; 90   |
                            11394 ; 91   |
                            11395 ; 92   |
                            11396 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11397 ; 94   |// Examples of circular pointers:
                            11398 ; 95   |//    INT CIRC cpiVarName
                            11399 ; 96   |//    DWORD CIRC cpdwVarName
                            11400 ; 97   |
                            11401 ; 98   |#define RETCODE INT                 // rcVarName
                            11402 ; 99   |
                            11403 ; 100  |// generic bitfield structure
                            11404 ; 101  |struct Bitfield {
                            11405 ; 102  |    unsigned int B0  :1;
                            11406 ; 103  |    unsigned int B1  :1;
                            11407 ; 104  |    unsigned int B2  :1;
                            11408 ; 105  |    unsigned int B3  :1;
                            11409 ; 106  |    unsigned int B4  :1;
                            11410 ; 107  |    unsigned int B5  :1;
                            11411 ; 108  |    unsigned int B6  :1;
                            11412 ; 109  |    unsigned int B7  :1;
                            11413 ; 110  |    unsigned int B8  :1;
                            11414 ; 111  |    unsigned int B9  :1;
                            11415 ; 112  |    unsigned int B10 :1;
                            11416 ; 113  |    unsigned int B11 :1;
                            11417 ; 114  |    unsigned int B12 :1;
                            11418 ; 115  |    unsigned int B13 :1;
                            11419 ; 116  |    unsigned int B14 :1;
                            11420 ; 117  |    unsigned int B15 :1;
                            11421 ; 118  |    unsigned int B16 :1;
                            11422 ; 119  |    unsigned int B17 :1;
                            11423 ; 120  |    unsigned int B18 :1;
                            11424 ; 121  |    unsigned int B19 :1;
                            11425 ; 122  |    unsigned int B20 :1;
                            11426 ; 123  |    unsigned int B21 :1;
                            11427 ; 124  |    unsigned int B22 :1;
                            11428 ; 125  |    unsigned int B23 :1;
                            11429 ; 126  |};
                            11430 ; 127  |
                            11431 ; 128  |union BitInt {
                            11432 ; 129  |        struct Bitfield B;
                            11433 ; 130  |        int        I;
                            11434 ; 131  |};
                            11435 ; 132  |
                            11436 ; 133  |#define MAX_MSG_LENGTH 10
                            11437 ; 134  |struct CMessage
                            11438 ; 135  |{
                            11439 ; 136  |        unsigned int m_uLength;
                            11440 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 189

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11441 ; 138  |};
                            11442 ; 139  |
                            11443 ; 140  |typedef struct {
                            11444 ; 141  |    WORD m_wLength;
                            11445 ; 142  |    WORD m_wMessage;
                            11446 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11447 ; 144  |} Message;
                            11448 ; 145  |
                            11449 ; 146  |struct MessageQueueDescriptor
                            11450 ; 147  |{
                            11451 ; 148  |        int *m_pBase;
                            11452 ; 149  |        int m_iModulo;
                            11453 ; 150  |        int m_iSize;
                            11454 ; 151  |        int *m_pHead;
                            11455 ; 152  |        int *m_pTail;
                            11456 ; 153  |};
                            11457 ; 154  |
                            11458 ; 155  |struct ModuleEntry
                            11459 ; 156  |{
                            11460 ; 157  |    int m_iSignaledEventMask;
                            11461 ; 158  |    int m_iWaitEventMask;
                            11462 ; 159  |    int m_iResourceOfCode;
                            11463 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11464 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11465 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11466 ; 163  |    int m_uTimeOutHigh;
                            11467 ; 164  |    int m_uTimeOutLow;
                            11468 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11469 ; 166  |};
                            11470 ; 167  |
                            11471 ; 168  |union WaitMask{
                            11472 ; 169  |    struct B{
                            11473 ; 170  |        unsigned int m_bNone     :1;
                            11474 ; 171  |        unsigned int m_bMessage  :1;
                            11475 ; 172  |        unsigned int m_bTimer    :1;
                            11476 ; 173  |        unsigned int m_bButton   :1;
                            11477 ; 174  |    } B;
                            11478 ; 175  |    int I;
                            11479 ; 176  |} ;
                            11480 ; 177  |
                            11481 ; 178  |
                            11482 ; 179  |struct Button {
                            11483 ; 180  |        WORD wButtonEvent;
                            11484 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11485 ; 182  |};
                            11486 ; 183  |
                            11487 ; 184  |struct Message {
                            11488 ; 185  |        WORD wMsgLength;
                            11489 ; 186  |        WORD wMsgCommand;
                            11490 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11491 ; 188  |};
                            11492 ; 189  |
                            11493 ; 190  |union EventTypes {
                            11494 ; 191  |        struct CMessage msg;
                            11495 ; 192  |        struct Button Button ;
                            11496 ; 193  |        struct Message Message;
                            11497 ; 194  |};
                            11498 ; 195  |
                            11499 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11500 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11501 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 190

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11502 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11503 ; 200  |
                            11504 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11505 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11506 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11507 ; 204  |
                            11508 ; 205  |#if DEBUG
                            11509 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11510 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11511 ; 208  |#else 
                            11512 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            11513 ; 210  |#define DebugBuildAssert(x)    
                            11514 ; 211  |#endif
                            11515 ; 212  |
                            11516 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11517 ; 214  |//  #pragma asm
                            11518 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11519 ; 216  |//  #pragma endasm
                            11520 ; 217  |
                            11521 ; 218  |
                            11522 ; 219  |#ifdef COLOR_262K
                            11523 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11524 ; 221  |#elif defined(COLOR_65K)
                            11525 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11526 ; 223  |#else
                            11527 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11528 ; 225  |#endif
                            11529 ; 226  |    
                            11530 ; 227  |#endif // #ifndef _TYPES_H
                            11531 
                            11533 
                            11534 ; 5    |
                            11535 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            11536 ; 7    |//  Interrupt Collector Registers
                            11537 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                            11538 ; 9    |
                            11539 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                            11540 ; 11   |
                            11541 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                            11542 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
                            11543 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                            11544 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                            11545 ; 16   |
                            11546 ; 17   |#define HW_GPB0_BLOCKNUM 0
                            11547 ; 18   |#define HW_GPB1_BLOCKNUM 1
                            11548 ; 19   |#define HW_GPB2_BLOCKNUM 2
                            11549 ; 20   |#define HW_GPB3_BLOCKNUM 3
                            11550 ; 21   |
                            11551 ; 22   |#define HW_GPB_GPENR 0
                            11552 ; 23   |#define HW_GPB_GPDOR 1
                            11553 ; 24   |#define HW_GPB_GPDIR 2
                            11554 ; 25   |#define HW_GPB_GPDOER 3
                            11555 ; 26   |#define HW_GPB_GPIPENR 4
                            11556 ; 27   |#define HW_GPB_GPIENR 5
                            11557 ; 28   |#define HW_GPB_GPILVLR 6
                            11558 ; 29   |#define HW_GPB_GPIPOLR 7
                            11559 ; 30   |#define HW_GPB_GPISTATR 8
                            11560 ; 31   |#define HW_GPB_GPPWR 9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 191

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11561 ; 32   |#define HW_GPB_GP8MA 10
                            11562 ; 33   |
                            11563 ; 34   |
                            11564 ; 35   |
                            11565 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            11566 ; 37   |//  GPIO Register Bit Positions
                            11567 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                            11568 ; 39   |{
                            11569 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                            11570 ; 41   |    unsigned int I;
                            11571 ; 42   |    unsigned int U;
                            11572 ; 43   |} gpr_type;
                            11573 ; 44   |
                            11574 ; 45   |#define HW_GP_B0_BITPOS 0
                            11575 ; 46   |#define HW_GP_B1_BITPOS 1
                            11576 ; 47   |#define HW_GP_B2_BITPOS 2
                            11577 ; 48   |#define HW_GP_B3_BITPOS 3
                            11578 ; 49   |#define HW_GP_B4_BITPOS 4
                            11579 ; 50   |#define HW_GP_B5_BITPOS 5
                            11580 ; 51   |#define HW_GP_B6_BITPOS 6
                            11581 ; 52   |#define HW_GP_B7_BITPOS 7
                            11582 ; 53   |#define HW_GP_B8_BITPOS 8
                            11583 ; 54   |#define HW_GP_B9_BITPOS 9
                            11584 ; 55   |#define HW_GP_B10_BITPOS 10
                            11585 ; 56   |#define HW_GP_B11_BITPOS 11
                            11586 ; 57   |#define HW_GP_B12_BITPOS 12
                            11587 ; 58   |#define HW_GP_B13_BITPOS 13
                            11588 ; 59   |#define HW_GP_B14_BITPOS 14
                            11589 ; 60   |#define HW_GP_B15_BITPOS 15
                            11590 ; 61   |#define HW_GP_B16_BITPOS 16
                            11591 ; 62   |#define HW_GP_B17_BITPOS 17
                            11592 ; 63   |#define HW_GP_B18_BITPOS 18
                            11593 ; 64   |#define HW_GP_B19_BITPOS 19
                            11594 ; 65   |#define HW_GP_B20_BITPOS 20
                            11595 ; 66   |#define HW_GP_B21_BITPOS 21
                            11596 ; 67   |#define HW_GP_B22_BITPOS 22
                            11597 ; 68   |#define HW_GP_B23_BITPOS 23
                            11598 ; 69   |
                            11599 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                            11600 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
                            11601 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                            11602 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                            11603 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                            11604 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
                            11605 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                            11606 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                            11607 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
                            11608 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                            11609 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                            11610 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                            11611 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                            11612 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                            11613 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                            11614 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                            11615 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
                            11616 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                            11617 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
                            11618 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                            11619 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                            11620 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
                            11621 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                            11622 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 192

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11623 ; 94   |
                            11624 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                            11625 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
                            11626 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                            11627 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                            11628 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                            11629 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                            11630 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                            11631 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                            11632 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
                            11633 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                            11634 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                            11635 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                            11636 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                            11637 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                            11638 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
                            11639 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                            11640 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
                            11641 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                            11642 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                            11643 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                            11644 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                            11645 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                            11646 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                            11647 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                            11648 ; 119  |
                            11649 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                            11650 ; 121  |//  GPIO 8mA Register Bit Positions
                            11651 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                            11652 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                            11653 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                            11654 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                            11655 ; 126  |
                            11656 ; 127  |
                            11657 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                            11658 ; 129  |//  Logical GPIO numbers
                            11659 ; 130  |#define HW_GPIO_000 0
                            11660 ; 131  |#define HW_GPIO_001 1
                            11661 ; 132  |#define HW_GPIO_002 2
                            11662 ; 133  |#define HW_GPIO_003 3
                            11663 ; 134  |#define HW_GPIO_004 4
                            11664 ; 135  |#define HW_GPIO_005 5
                            11665 ; 136  |#define HW_GPIO_006 6
                            11666 ; 137  |#define HW_GPIO_007 7
                            11667 ; 138  |#define HW_GPIO_008 8
                            11668 ; 139  |#define HW_GPIO_009 9
                            11669 ; 140  |#define HW_GPIO_010 10
                            11670 ; 141  |#define HW_GPIO_011 11
                            11671 ; 142  |#define HW_GPIO_012 12
                            11672 ; 143  |#define HW_GPIO_013 13
                            11673 ; 144  |#define HW_GPIO_014 14
                            11674 ; 145  |#define HW_GPIO_015 15
                            11675 ; 146  |#define HW_GPIO_016 16
                            11676 ; 147  |#define HW_GPIO_017 17
                            11677 ; 148  |#define HW_GPIO_018 18
                            11678 ; 149  |#define HW_GPIO_019 19
                            11679 ; 150  |#define HW_GPIO_020 20
                            11680 ; 151  |#define HW_GPIO_021 21
                            11681 ; 152  |#define HW_GPIO_022 22
                            11682 ; 153  |#define HW_GPIO_023 23
                            11683 ; 154  |#define HW_GPIO_024 24
                            11684 ; 155  |#define HW_GPIO_025 25
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 193

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11685 ; 156  |#define HW_GPIO_026 26
                            11686 ; 157  |#define HW_GPIO_027 27
                            11687 ; 158  |#define HW_GPIO_028 28
                            11688 ; 159  |#define HW_GPIO_029 29
                            11689 ; 160  |#define HW_GPIO_030 30
                            11690 ; 161  |#define HW_GPIO_031 31
                            11691 ; 162  |#define HW_GPIO_032 32
                            11692 ; 163  |#define HW_GPIO_033 33
                            11693 ; 164  |#define HW_GPIO_034 34
                            11694 ; 165  |#define HW_GPIO_035 35
                            11695 ; 166  |#define HW_GPIO_036 36
                            11696 ; 167  |#define HW_GPIO_037 37
                            11697 ; 168  |#define HW_GPIO_038 38
                            11698 ; 169  |#define HW_GPIO_039 39
                            11699 ; 170  |#define HW_GPIO_040 40
                            11700 ; 171  |#define HW_GPIO_041 41
                            11701 ; 172  |#define HW_GPIO_042 42
                            11702 ; 173  |#define HW_GPIO_043 43
                            11703 ; 174  |#define HW_GPIO_044 44
                            11704 ; 175  |#define HW_GPIO_045 45
                            11705 ; 176  |#define HW_GPIO_046 46
                            11706 ; 177  |#define HW_GPIO_047 47
                            11707 ; 178  |#define HW_GPIO_048 48
                            11708 ; 179  |#define HW_GPIO_049 49
                            11709 ; 180  |#define HW_GPIO_050 50
                            11710 ; 181  |#define HW_GPIO_051 51
                            11711 ; 182  |#define HW_GPIO_052 52
                            11712 ; 183  |#define HW_GPIO_053 53
                            11713 ; 184  |#define HW_GPIO_054 54
                            11714 ; 185  |#define HW_GPIO_055 55
                            11715 ; 186  |#define HW_GPIO_056 56
                            11716 ; 187  |#define HW_GPIO_057 57
                            11717 ; 188  |#define HW_GPIO_058 58
                            11718 ; 189  |#define HW_GPIO_059 59
                            11719 ; 190  |#define HW_GPIO_060 60
                            11720 ; 191  |#define HW_GPIO_061 61
                            11721 ; 192  |#define HW_GPIO_062 62
                            11722 ; 193  |#define HW_GPIO_063 63
                            11723 ; 194  |#define HW_GPIO_064 64
                            11724 ; 195  |#define HW_GPIO_065 65
                            11725 ; 196  |#define HW_GPIO_066 66
                            11726 ; 197  |#define HW_GPIO_067 67
                            11727 ; 198  |#define HW_GPIO_068 68
                            11728 ; 199  |#define HW_GPIO_069 69
                            11729 ; 200  |#define HW_GPIO_070 70
                            11730 ; 201  |#define HW_GPIO_071 71
                            11731 ; 202  |#define HW_GPIO_072 72
                            11732 ; 203  |#define HW_GPIO_073 73
                            11733 ; 204  |#define HW_GPIO_074 74
                            11734 ; 205  |#define HW_GPIO_075 75
                            11735 ; 206  |#define HW_GPIO_076 76
                            11736 ; 207  |#define HW_GPIO_077 77
                            11737 ; 208  |#define HW_GPIO_078 78
                            11738 ; 209  |#define HW_GPIO_079 79
                            11739 ; 210  |#define HW_GPIO_080 80
                            11740 ; 211  |#define HW_GPIO_081 81
                            11741 ; 212  |#define HW_GPIO_082 82
                            11742 ; 213  |#define HW_GPIO_083 83
                            11743 ; 214  |#define HW_GPIO_084 84
                            11744 ; 215  |#define HW_GPIO_085 85
                            11745 ; 216  |#define HW_GPIO_086 86
                            11746 ; 217  |#define HW_GPIO_087 87
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 194

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11747 ; 218  |#define HW_GPIO_088 88
                            11748 ; 219  |#define HW_GPIO_089 89
                            11749 ; 220  |#define HW_GPIO_090 90
                            11750 ; 221  |#define HW_GPIO_091 91
                            11751 ; 222  |#define HW_GPIO_092 92
                            11752 ; 223  |#define HW_GPIO_093 93
                            11753 ; 224  |#define HW_GPIO_094 94
                            11754 ; 225  |#define HW_GPIO_095 95
                            11755 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                            11756 ; 227  |
                            11757 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO
                                   0 Enable Register   */
                            11758 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  0 Data Out Register */
                            11759 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  0 Dait In Register  */
                            11760 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   0 Dait Out Enable Register  */
                            11761 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 0 Interrupt Pin Enable Register */
                            11762 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   0 Interrupt Enable Register */
                            11763 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 0 Interrupt Level Register  */
                            11764 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 0 Interrupt Polarity Register   */
                            11765 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 0 Interrupt Status Register */
                            11766 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            11767 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                            11768 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 1 Enable Register   */
                            11769 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  1 Data Out Register */
                            11770 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  1 Dait In Register  */
                            11771 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   1 Dait Out Enable Register  */
                            11772 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 1 Interrupt Pin Enable Register */
                            11773 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   1 Interrupt Enable Register */
                            11774 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 1 Interrupt Level Register  */
                            11775 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 1 Interrupt Polarity Register   */
                            11776 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 1 Interrupt Status Register */
                            11777 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            11778 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                            11779 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                            11780 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                            11781 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                            11782 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                            11783 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 195

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11784 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                            11785 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                            11786 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                            11787 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                            11788 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            11789 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                            11790 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                            11791 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                            11792 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                            11793 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                            11794 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                            11795 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                            11796 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                            11797 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                            11798 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                            11799 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            11800 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                            11801 ; 272  |
                            11802 ; 273  |#endif
                            11803 ; 274  |
                            11804 
                            11806 
                            11807 ; 23   |#include "regsi2c.h"
                            11808 
                            11810 
                            11811 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            11812 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            11813 ; 3    |// Filename: regsI2C.inc
                            11814 ; 4    |// Description: Register definitions for GPFLASH interface
                            11815 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            11816 ; 6    |// The following naming conventions are followed in this file.
                            11817 ; 7    |// All registers are named using the format...
                            11818 ; 8    |//     HW_<module>_<regname>
                            11819 ; 9    |// where <module> is the module name which can be any of the following...
                            11820 ; 10   |//     USB20
                            11821 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            11822 ; 12   |// module name includes a number starting from 0 for the first instance of
                            11823 ; 13   |// that module)
                            11824 ; 14   |// <regname> is the specific register within that module
                            11825 ; 15   |// We also define the following...
                            11826 ; 16   |//     HW_<module>_<regname>_BITPOS
                            11827 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11828 ; 18   |//     HW_<module>_<regname>_SETMASK
                            11829 ; 19   |// which does something else, and
                            11830 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            11831 ; 21   |// which does something else.
                            11832 ; 22   |// Other rules
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 196

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11833 ; 23   |//     All caps
                            11834 ; 24   |//     Numeric identifiers start at 0
                            11835 ; 25   |#if !(defined(regsi2cinc))
                            11836 ; 26   |#define regsi2cinc 1
                            11837 ; 27   |
                            11838 ; 28   |#include "types.h"
                            11839 
                            11841 
                            11842 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11843 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11844 ; 3    |//
                            11845 ; 4    |// Filename: types.h
                            11846 ; 5    |// Description: Standard data types
                            11847 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11848 ; 7    |
                            11849 ; 8    |#ifndef _TYPES_H
                            11850 ; 9    |#define _TYPES_H
                            11851 ; 10   |
                            11852 ; 11   |// TODO:  move this outta here!
                            11853 ; 12   |#if !defined(NOERROR)
                            11854 ; 13   |#define NOERROR 0
                            11855 ; 14   |#define SUCCESS 0
                            11856 ; 15   |#endif 
                            11857 ; 16   |#if !defined(SUCCESS)
                            11858 ; 17   |#define SUCCESS  0
                            11859 ; 18   |#endif
                            11860 ; 19   |#if !defined(ERROR)
                            11861 ; 20   |#define ERROR   -1
                            11862 ; 21   |#endif
                            11863 ; 22   |#if !defined(FALSE)
                            11864 ; 23   |#define FALSE 0
                            11865 ; 24   |#endif
                            11866 ; 25   |#if !defined(TRUE)
                            11867 ; 26   |#define TRUE  1
                            11868 ; 27   |#endif
                            11869 ; 28   |
                            11870 ; 29   |#if !defined(NULL)
                            11871 ; 30   |#define NULL 0
                            11872 ; 31   |#endif
                            11873 ; 32   |
                            11874 ; 33   |#define MAX_INT     0x7FFFFF
                            11875 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11876 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11877 ; 36   |#define MAX_ULONG   (-1) 
                            11878 ; 37   |
                            11879 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11880 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11881 ; 40   |
                            11882 ; 41   |
                            11883 ; 42   |#define BYTE    unsigned char       // btVarName
                            11884 ; 43   |#define CHAR    signed char         // cVarName
                            11885 ; 44   |#define USHORT  unsigned short      // usVarName
                            11886 ; 45   |#define SHORT   unsigned short      // sVarName
                            11887 ; 46   |#define WORD    unsigned int        // wVarName
                            11888 ; 47   |#define INT     signed int          // iVarName
                            11889 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11890 ; 49   |#define LONG    signed long         // lVarName
                            11891 ; 50   |#define BOOL    unsigned int        // bVarName
                            11892 ; 51   |#define FRACT   _fract              // frVarName
                            11893 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11894 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11895 ; 54   |#define FLOAT   float               // fVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 197

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11896 ; 55   |#define DBL     double              // dVarName
                            11897 ; 56   |#define ENUM    enum                // eVarName
                            11898 ; 57   |#define CMX     _complex            // cmxVarName
                            11899 ; 58   |typedef WORD UCS3;                   // 
                            11900 ; 59   |
                            11901 ; 60   |#define UINT16  unsigned short
                            11902 ; 61   |#define UINT8   unsigned char   
                            11903 ; 62   |#define UINT32  unsigned long
                            11904 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11905 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11906 ; 65   |#define WCHAR   UINT16
                            11907 ; 66   |
                            11908 ; 67   |//UINT128 is 16 bytes or 6 words
                            11909 ; 68   |typedef struct UINT128_3500 {   
                            11910 ; 69   |    int val[6];     
                            11911 ; 70   |} UINT128_3500;
                            11912 ; 71   |
                            11913 ; 72   |#define UINT128   UINT128_3500
                            11914 ; 73   |
                            11915 ; 74   |// Little endian word packed byte strings:   
                            11916 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11917 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11918 ; 77   |// Little endian word packed byte strings:   
                            11919 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11920 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11921 ; 80   |
                            11922 ; 81   |// Declare Memory Spaces To Use When Coding
                            11923 ; 82   |// A. Sector Buffers
                            11924 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11925 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11926 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11927 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11928 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11929 ; 88   |// B. Media DDI Memory
                            11930 ; 89   |#define MEDIA_DDI_MEM _Y
                            11931 ; 90   |
                            11932 ; 91   |
                            11933 ; 92   |
                            11934 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11935 ; 94   |// Examples of circular pointers:
                            11936 ; 95   |//    INT CIRC cpiVarName
                            11937 ; 96   |//    DWORD CIRC cpdwVarName
                            11938 ; 97   |
                            11939 ; 98   |#define RETCODE INT                 // rcVarName
                            11940 ; 99   |
                            11941 ; 100  |// generic bitfield structure
                            11942 ; 101  |struct Bitfield {
                            11943 ; 102  |    unsigned int B0  :1;
                            11944 ; 103  |    unsigned int B1  :1;
                            11945 ; 104  |    unsigned int B2  :1;
                            11946 ; 105  |    unsigned int B3  :1;
                            11947 ; 106  |    unsigned int B4  :1;
                            11948 ; 107  |    unsigned int B5  :1;
                            11949 ; 108  |    unsigned int B6  :1;
                            11950 ; 109  |    unsigned int B7  :1;
                            11951 ; 110  |    unsigned int B8  :1;
                            11952 ; 111  |    unsigned int B9  :1;
                            11953 ; 112  |    unsigned int B10 :1;
                            11954 ; 113  |    unsigned int B11 :1;
                            11955 ; 114  |    unsigned int B12 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 198

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11956 ; 115  |    unsigned int B13 :1;
                            11957 ; 116  |    unsigned int B14 :1;
                            11958 ; 117  |    unsigned int B15 :1;
                            11959 ; 118  |    unsigned int B16 :1;
                            11960 ; 119  |    unsigned int B17 :1;
                            11961 ; 120  |    unsigned int B18 :1;
                            11962 ; 121  |    unsigned int B19 :1;
                            11963 ; 122  |    unsigned int B20 :1;
                            11964 ; 123  |    unsigned int B21 :1;
                            11965 ; 124  |    unsigned int B22 :1;
                            11966 ; 125  |    unsigned int B23 :1;
                            11967 ; 126  |};
                            11968 ; 127  |
                            11969 ; 128  |union BitInt {
                            11970 ; 129  |        struct Bitfield B;
                            11971 ; 130  |        int        I;
                            11972 ; 131  |};
                            11973 ; 132  |
                            11974 ; 133  |#define MAX_MSG_LENGTH 10
                            11975 ; 134  |struct CMessage
                            11976 ; 135  |{
                            11977 ; 136  |        unsigned int m_uLength;
                            11978 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11979 ; 138  |};
                            11980 ; 139  |
                            11981 ; 140  |typedef struct {
                            11982 ; 141  |    WORD m_wLength;
                            11983 ; 142  |    WORD m_wMessage;
                            11984 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11985 ; 144  |} Message;
                            11986 ; 145  |
                            11987 ; 146  |struct MessageQueueDescriptor
                            11988 ; 147  |{
                            11989 ; 148  |        int *m_pBase;
                            11990 ; 149  |        int m_iModulo;
                            11991 ; 150  |        int m_iSize;
                            11992 ; 151  |        int *m_pHead;
                            11993 ; 152  |        int *m_pTail;
                            11994 ; 153  |};
                            11995 ; 154  |
                            11996 ; 155  |struct ModuleEntry
                            11997 ; 156  |{
                            11998 ; 157  |    int m_iSignaledEventMask;
                            11999 ; 158  |    int m_iWaitEventMask;
                            12000 ; 159  |    int m_iResourceOfCode;
                            12001 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12002 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            12003 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12004 ; 163  |    int m_uTimeOutHigh;
                            12005 ; 164  |    int m_uTimeOutLow;
                            12006 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12007 ; 166  |};
                            12008 ; 167  |
                            12009 ; 168  |union WaitMask{
                            12010 ; 169  |    struct B{
                            12011 ; 170  |        unsigned int m_bNone     :1;
                            12012 ; 171  |        unsigned int m_bMessage  :1;
                            12013 ; 172  |        unsigned int m_bTimer    :1;
                            12014 ; 173  |        unsigned int m_bButton   :1;
                            12015 ; 174  |    } B;
                            12016 ; 175  |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 199

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12017 ; 176  |} ;
                            12018 ; 177  |
                            12019 ; 178  |
                            12020 ; 179  |struct Button {
                            12021 ; 180  |        WORD wButtonEvent;
                            12022 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12023 ; 182  |};
                            12024 ; 183  |
                            12025 ; 184  |struct Message {
                            12026 ; 185  |        WORD wMsgLength;
                            12027 ; 186  |        WORD wMsgCommand;
                            12028 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12029 ; 188  |};
                            12030 ; 189  |
                            12031 ; 190  |union EventTypes {
                            12032 ; 191  |        struct CMessage msg;
                            12033 ; 192  |        struct Button Button ;
                            12034 ; 193  |        struct Message Message;
                            12035 ; 194  |};
                            12036 ; 195  |
                            12037 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12038 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12039 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12040 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12041 ; 200  |
                            12042 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12043 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12044 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12045 ; 204  |
                            12046 ; 205  |#if DEBUG
                            12047 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12048 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12049 ; 208  |#else 
                            12050 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            12051 ; 210  |#define DebugBuildAssert(x)    
                            12052 ; 211  |#endif
                            12053 ; 212  |
                            12054 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12055 ; 214  |//  #pragma asm
                            12056 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12057 ; 216  |//  #pragma endasm
                            12058 ; 217  |
                            12059 ; 218  |
                            12060 ; 219  |#ifdef COLOR_262K
                            12061 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            12062 ; 221  |#elif defined(COLOR_65K)
                            12063 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            12064 ; 223  |#else
                            12065 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            12066 ; 225  |#endif
                            12067 ; 226  |    
                            12068 ; 227  |#endif // #ifndef _TYPES_H
                            12069 
                            12071 
                            12072 ; 29   |
                            12073 ; 30   |/////////////////////////////////////////////////////////////////////////////////
                            12074 ; 31   |////   I2C STMP Registers
                            12075 ; 32   |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 200

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12076 ; 33   |
                            12077 ; 34   |#define HW_I2C_BASEADDR (0xFFE5)
                            12078 ; 35   |
                            12079 ; 36   |
                            12080 ; 37   |/////////////////////////////////////////////////////////////////////////////////
                            12081 ; 38   |////  I2C Clock Divider Register (HW_I2CDIV) Bit Definitions
                            12082 ; 39   |
                            12083 ; 40   |#define HW_I2CDIV_FACT_BITPOS (1)
                            12084 ; 41   |
                            12085 ; 42   |#define HW_I2CDIV_FACT_SETMASK (0xFF<<HW_I2CDIV_FACT_BITPOS)
                            12086 ; 43   |
                            12087 ; 44   |#define HW_I2CDIV_FACT_CLRMASK (~(WORD)HW_I2CDIV_FACT_SETMASK)
                            12088 ; 45   |
                            12089 ; 46   |typedef union               /* I2C Clock Divider Register */
                            12090 ; 47   |{
                            12091 ; 48   |    struct {
                            12092 ; 49   |        int                :1; 
                            12093 ; 50   |        unsigned FACT      :8;
                            12094 ; 51   |    } B;
                            12095 ; 52   |    int I;
                            12096 ; 53   |    unsigned U;
                            12097 ; 54   |} i2cdivr_type;
                            12098 ; 55   |#define HW_I2CDIV (*(volatile i2cdivr_type _X*) (HW_I2C_BASEADDR))       /* I2C Divfact Re
                                  gisters        */
                            12099 ; 56   |
                            12100 ; 57   |
                            12101 ; 58   |/////////////////////////////////////////////////////////////////////////////////
                            12102 ; 59   |////  I2C Data Register (HW_I2CDAT) Bit Definitions
                            12103 ; 60   |
                            12104 ; 61   |#define HW_I2CDAT_DATA_BITPOS (0)
                            12105 ; 62   |
                            12106 ; 63   |#define HW_I2CDAT_DATA_SETMASK (0xFFFFFF)
                            12107 ; 64   |
                            12108 ; 65   |#define HW_I2CDAT_DATA_CLRMASK (~(WORD)HW_I2CDAT_DATA_SETMASK)
                            12109 ; 66   |
                            12110 ; 67   |typedef union               /* I2C Data Register */
                            12111 ; 68   |{
                            12112 ; 69   |    struct {
                            12113 ; 70   |         unsigned DATA :24; 
                            12114 ; 71   |    } B;
                            12115 ; 72   |    int I;
                            12116 ; 73   |    unsigned U;
                            12117 ; 74   |} i2cdatr_type;
                            12118 ; 75   |#define HW_I2CDAT (*(volatile i2cdatr_type _X*) (HW_I2C_BASEADDR+1)) /* I2C Data Registers
                                   (I2CDAT)      */
                            12119 ; 76   |
                            12120 ; 77   |
                            12121 ; 78   |/////////////////////////////////////////////////////////////////////////////////
                            12122 ; 79   |////  I2C Control Status Register (HW_I2CCSR) Bit Definitions
                            12123 ; 80   |#define HW_I2CCSR_I2C_EN_BITPOS (0)
                            12124 ; 81   |#define HW_I2CCSR_RIE_BITPOS (1)
                            12125 ; 82   |#define HW_I2CCSR_BUSY_BITPOS (2)
                            12126 ; 83   |#define HW_I2CCSR_ARB_LOST_BITPOS (3)
                            12127 ; 84   |#define HW_I2CCSR_TIE_BITPOS (4)
                            12128 ; 85   |#define HW_I2CCSR_MODE_BITPOS (5)
                            12129 ; 86   |#define HW_I2CCSR_RDR_BITPOS (6)
                            12130 ; 87   |#define HW_I2CCSR_TDE_BITPOS (7)
                            12131 ; 88   |#define HW_I2CCSR_RWN_BITPOS (8)
                            12132 ; 89   |#define HW_I2CCSR_WL_BITPOS (9)
                            12133 ; 90   |#define HW_I2CCSR_WL0_BITPOS (9)
                            12134 ; 91   |#define HW_I2CCSR_WL1_BITPOS (10)
                            12135 ; 92   |#define HW_I2CCSR_TREQ_BITPOS (11)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 201

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12136 ; 93   |#define HW_I2CCSR_ROFL_BITPOS (12)
                            12137 ; 94   |#define HW_I2CCSR_TUFL_BITPOS (13)
                            12138 ; 95   |#define HW_I2CCSR_ACKF_BITPOS (14)
                            12139 ; 96   |#define HW_I2CCSR_B_CNT_BITPOS (15)
                            12140 ; 97   |#define HW_I2CCSR_B_CNT0_BITPOS (15)
                            12141 ; 98   |#define HW_I2CCSR_B_CNT1_BITPOS (16)
                            12142 ; 99   |#define HW_I2CCSR_L_WORD_BITPOS (17)
                            12143 ; 100  |#define HW_I2CCSR_SUBA_BITPOS (18)
                            12144 ; 101  |#define HW_I2CCSR_ROFLCL_BITPOS (19)
                            12145 ; 102  |#define HW_I2CCSR_TUFLCL_BITPOS (20)
                            12146 ; 103  |#define HW_I2CCSR_ONEBYTE_BITPOS (21)
                            12147 ; 104  |
                            12148 ; 105  |#define HW_I2CCSR_I2C_EN_SETMASK (1<<HW_I2CCSR_I2C_EN_BITPOS)
                            12149 ; 106  |#define HW_I2CCSR_RIE_SETMASK (1<<HW_I2CCSR_RIE_BITPOS)
                            12150 ; 107  |#define HW_I2CCSR_BUSY_SETMASK (1<<HW_I2CCSR_BUSY_BITPOS)
                            12151 ; 108  |#define HW_I2CCSR_ARB_LOST_SETMASK (1<<HW_I2CCSR_ARB_LOST_BITPOS)
                            12152 ; 109  |#define HW_I2CCSR_TIE_SETMASK (1<<HW_I2CCSR_TIE_BITPOS)
                            12153 ; 110  |#define HW_I2CCSR_MODE_SETMASK (1<<HW_I2CCSR_MODE_BITPOS)
                            12154 ; 111  |#define HW_I2CCSR_RDR_SETMASK (1<<HW_I2CCSR_RDR_BITPOS)
                            12155 ; 112  |#define HW_I2CCSR_TDE_SETMASK (1<<HW_I2CCSR_TDE_BITPOS)
                            12156 ; 113  |#define HW_I2CCSR_RWN_SETMASK (1<<HW_I2CCSR_RWN_BITPOS)
                            12157 ; 114  |#define HW_I2CCSR_WL_SETMASK (3<<HW_I2CCSR_WL_BITPOS)
                            12158 ; 115  |#define HW_I2CCSR_WL0_SETMASK (1<<HW_I2CCSR_WL0_BITPOS)
                            12159 ; 116  |#define HW_I2CCSR_WL1_SETMASK (1<<HW_I2CCSR_WL1_BITPOS)
                            12160 ; 117  |#define HW_I2CCSR_TREQ_SETMASK (1<<HW_I2CCSR_TREQ_BITPOS)
                            12161 ; 118  |#define HW_I2CCSR_ROFL_SETMASK (1<<HW_I2CCSR_ROFL_BITPOS)
                            12162 ; 119  |#define HW_I2CCSR_TUFL_SETMASK (1<<HW_I2CCSR_TUFL_BITPOS)
                            12163 ; 120  |#define HW_I2CCSR_ACKF_SETMASK (1<<HW_I2CCSR_ACKF_BITPOS)
                            12164 ; 121  |#define HW_I2CCSR_B_CNT_SETMASK (3<<HW_I2CCSR_B_CNT_BITPOS)
                            12165 ; 122  |#define HW_I2CCSR_B_CNT0_SETMASK (1<<HW_I2CCSR_B_CNT0_BITPOS)
                            12166 ; 123  |#define HW_I2CCSR_B_CNT1_SETMASK (1<<HW_I2CCSR_B_CNT1_BITPOS)
                            12167 ; 124  |#define HW_I2CCSR_L_WORD_SETMASK (1<<HW_I2CCSR_L_WORD_BITPOS)
                            12168 ; 125  |#define HW_I2CCSR_SUBA_SETMASK (1<<HW_I2CCSR_SUBA_BITPOS)
                            12169 ; 126  |#define HW_I2CCSR_ROFLCL_SETMASK (1<<HW_I2CCSR_ROFLCL_BITPOS)
                            12170 ; 127  |#define HW_I2CCSR_TUFLCL_SETMASK (1<<HW_I2CCSR_TUFLCL_BITPOS)
                            12171 ; 128  |#define HW_I2CCSR_ONEBYTE_SETMASK (1<<HW_I2CCSR_ONEBYTE_BITPOS)
                            12172 ; 129  |
                            12173 ; 130  |#define HW_I2CCSR_I2C_EN_CLRMASK (~(WORD)HW_I2CCSR_I2C_EN_SETMASK)
                            12174 ; 131  |#define HW_I2CCSR_RIE_CLRMASK (~(WORD)HW_I2CCSR_RIE_SETMASK)
                            12175 ; 132  |#define HW_I2CCSR_BUSY_CLRMASK (~(WORD)HW_I2CCSR_BUSY_SETMASK)
                            12176 ; 133  |#define HW_I2CCSR_ARB_LOST_CLRMASK (~(WORD)HW_I2CCSR_ARB_LOST_SETMASK)
                            12177 ; 134  |#define HW_I2CCSR_TIE_CLRMASK (~(WORD)HW_I2CCSR_TIE_SETMASK)
                            12178 ; 135  |#define HW_I2CCSR_MODE_CLRMASK (~(WORD)HW_I2CCSR_MODE_SETMASK)
                            12179 ; 136  |#define HW_I2CCSR_RDR_CLRMASK (~(WORD)HW_I2CCSR_RDR_SETMASK)
                            12180 ; 137  |#define HW_I2CCSR_TDE_CLRMASK (~(WORD)HW_I2CCSR_TDE_SETMASK)
                            12181 ; 138  |#define HW_I2CCSR_RWN_CLRMASK (~(WORD)HW_I2CCSR_RWN_SETMASK)
                            12182 ; 139  |#define HW_I2CCSR_WL_CLRMASK (~(WORD)HW_I2CCSR_WL_SETMASK)
                            12183 ; 140  |#define HW_I2CCSR_WL0_CLRMASK (~(WORD)HW_I2CCSR_WL0_SETMASK)
                            12184 ; 141  |#define HW_I2CCSR_WL1_CLRMASK (~(WORD)HW_I2CCSR_WL1_SETMASK)
                            12185 ; 142  |#define HW_I2CCSR_TREQ_CLRMASK (~(WORD)HW_I2CCSR_TREQ_SETMASK)
                            12186 ; 143  |#define HW_I2CCSR_ROFL_CLRMASK (~(WORD)HW_I2CCSR_ROFL_SETMASK)
                            12187 ; 144  |#define HW_I2CCSR_TUFL_CLRMASK (~(WORD)HW_I2CCSR_TUFL_SETMASK)
                            12188 ; 145  |#define HW_I2CCSR_ACKF_CLRMASK (~(WORD)HW_I2CCSR_ACKF_SETMASK)
                            12189 ; 146  |#define HW_I2CCSR_B_CNT_CLRMASK (~(WORD)HW_I2CCSR_B_CNT_SETMASK)
                            12190 ; 147  |#define HW_I2CCSR_B_CNT0_CLRMASK (~(WORD)HW_I2CCSR_B_CNT0_SETMASK)
                            12191 ; 148  |#define HW_I2CCSR_B_CNT1_CLRMASK (~(WORD)HW_I2CCSR_B_CNT1_SETMASK)
                            12192 ; 149  |#define HW_I2CCSR_L_WORD_CLRMASK (~(WORD)HW_I2CCSR_L_WORD_SETMASK)
                            12193 ; 150  |#define HW_I2CCSR_SUBA_CLRMASK (~(WORD)HW_I2CCSR_SUBA_SETMASK)
                            12194 ; 151  |#define HW_I2CCSR_ROFLCL_CLRMASK (~(WORD)HW_I2CCSR_ROFLCL_SETMASK)
                            12195 ; 152  |#define HW_I2CCSR_TUFLCL_CLRMASK (~(WORD)HW_I2CCSR_TUFLCL_SETMASK)
                            12196 ; 153  |#define HW_I2CCSR_ONEBYTE_CLRMASK (~(WORD)HW_I2CCSR_ONEBYTE_SETMASK)
                            12197 ; 154  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 202

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12198 ; 155  |typedef union               /* I2C Control Register         */
                            12199 ; 156  |{
                            12200 ; 157  |    struct {
                            12201 ; 158  |        int I2C_EN      :1; /* Peripheral Enable            */
                            12202 ; 159  |        int RIE         :1; /* Receiver Interrupt Enable        */
                            12203 ; 160  |        int BUSY        :1; /* I2C Bus Busy             */
                            12204 ; 161  |        int ARBLOST     :1; /* Aritration lost          */
                            12205 ; 162  |        int TIE         :1; /* Transmitter Interrupt Enable     */
                            12206 ; 163  |        int MODE        :1; /* Operating Mode Bit           */
                            12207 ; 164  |        int RDR         :1; /* Receiver Data Ready          */
                            12208 ; 165  |       int TDE         :1; /* Transmitter Data Empty       */
                            12209 ; 166  |       int RWN         :1; /* Read/Not Write           */
                            12210 ; 167  |       unsigned WL     :2; /* Word Length              */
                            12211 ; 168  |        int TREQ        :1; /* DSP Transmit Request         */
                            12212 ; 169  |        int ROFL        :1; /* Receiver Overflow            */
                            12213 ; 170  |        int TUFL        :1; /* Transmitter Underflow        */
                            12214 ; 171  |        int ACKF        :1; /* Acknowledge Failure          */
                            12215 ; 172  |        unsigned BCNT   :2; /* Byte Count               */
                            12216 ; 173  |        int LWORD       :1; /* Last Word                */
                            12217 ; 174  |        int SUBA        :1; /* Sub Address              */
                            12218 ; 175  |        int ROFLCL      :1; /* Receiver Overflow Clear      */
                            12219 ; 176  |        int TUFLCL      :1; /* Transmitter Underflow Clear      */
                            12220 ; 177  |        int ONEBYTE     :1; /* Special One Data Byte Transmission Mode */
                            12221 ; 178  |    } B;
                            12222 ; 179  |    int I;
                            12223 ; 180  |    unsigned U;
                            12224 ; 181  |} i2ccsr_type;
                            12225 ; 182  |#define HW_I2CCSR (*(volatile i2ccsr_type _X*) (HW_I2C_BASEADDR+2)) /* I2C Control/Status 
                                  Register (I2CCSR) */
                            12226 ; 183  |
                            12227 ; 184  |#endif
                            12228 
                            12230 
                            12231 ; 24   |#include "regsi2s.h"
                            12232 
                            12234 
                            12235 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            12236 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            12237 ; 3    |// Filename: regsi2s.inc
                            12238 ; 4    |// Description: Register definitions for I2S interface
                            12239 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            12240 ; 6    |// The following naming conventions are followed in this file.
                            12241 ; 7    |// All registers are named using the format...
                            12242 ; 8    |//     HW_<module>_<regname>
                            12243 ; 9    |// where <module> is the module name which can be any of the following...
                            12244 ; 10   |//     USB20
                            12245 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            12246 ; 12   |// module name includes a number starting from 0 for the first instance of
                            12247 ; 13   |// that module)
                            12248 ; 14   |// <regname> is the specific register within that module
                            12249 ; 15   |// We also define the following...
                            12250 ; 16   |//     HW_<module>_<regname>_BITPOS
                            12251 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            12252 ; 18   |//     HW_<module>_<regname>_SETMASK
                            12253 ; 19   |// which does something else, and
                            12254 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            12255 ; 21   |// which does something else.
                            12256 ; 22   |// Other rules
                            12257 ; 23   |//     All caps
                            12258 ; 24   |//     Numeric identifiers start at 0
                            12259 ; 25   |#if !(defined(regsi2sinc))
                            12260 ; 26   |#define regsi2sinc 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 203

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12261 ; 27   |
                            12262 ; 28   |#include "types.h"
                            12263 
                            12265 
                            12266 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            12267 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            12268 ; 3    |//
                            12269 ; 4    |// Filename: types.h
                            12270 ; 5    |// Description: Standard data types
                            12271 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            12272 ; 7    |
                            12273 ; 8    |#ifndef _TYPES_H
                            12274 ; 9    |#define _TYPES_H
                            12275 ; 10   |
                            12276 ; 11   |// TODO:  move this outta here!
                            12277 ; 12   |#if !defined(NOERROR)
                            12278 ; 13   |#define NOERROR 0
                            12279 ; 14   |#define SUCCESS 0
                            12280 ; 15   |#endif 
                            12281 ; 16   |#if !defined(SUCCESS)
                            12282 ; 17   |#define SUCCESS  0
                            12283 ; 18   |#endif
                            12284 ; 19   |#if !defined(ERROR)
                            12285 ; 20   |#define ERROR   -1
                            12286 ; 21   |#endif
                            12287 ; 22   |#if !defined(FALSE)
                            12288 ; 23   |#define FALSE 0
                            12289 ; 24   |#endif
                            12290 ; 25   |#if !defined(TRUE)
                            12291 ; 26   |#define TRUE  1
                            12292 ; 27   |#endif
                            12293 ; 28   |
                            12294 ; 29   |#if !defined(NULL)
                            12295 ; 30   |#define NULL 0
                            12296 ; 31   |#endif
                            12297 ; 32   |
                            12298 ; 33   |#define MAX_INT     0x7FFFFF
                            12299 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            12300 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            12301 ; 36   |#define MAX_ULONG   (-1) 
                            12302 ; 37   |
                            12303 ; 38   |#define WORD_SIZE   24              // word size in bits
                            12304 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            12305 ; 40   |
                            12306 ; 41   |
                            12307 ; 42   |#define BYTE    unsigned char       // btVarName
                            12308 ; 43   |#define CHAR    signed char         // cVarName
                            12309 ; 44   |#define USHORT  unsigned short      // usVarName
                            12310 ; 45   |#define SHORT   unsigned short      // sVarName
                            12311 ; 46   |#define WORD    unsigned int        // wVarName
                            12312 ; 47   |#define INT     signed int          // iVarName
                            12313 ; 48   |#define DWORD   unsigned long       // dwVarName
                            12314 ; 49   |#define LONG    signed long         // lVarName
                            12315 ; 50   |#define BOOL    unsigned int        // bVarName
                            12316 ; 51   |#define FRACT   _fract              // frVarName
                            12317 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            12318 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            12319 ; 54   |#define FLOAT   float               // fVarName
                            12320 ; 55   |#define DBL     double              // dVarName
                            12321 ; 56   |#define ENUM    enum                // eVarName
                            12322 ; 57   |#define CMX     _complex            // cmxVarName
                            12323 ; 58   |typedef WORD UCS3;                   // 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 204

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12324 ; 59   |
                            12325 ; 60   |#define UINT16  unsigned short
                            12326 ; 61   |#define UINT8   unsigned char   
                            12327 ; 62   |#define UINT32  unsigned long
                            12328 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12329 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12330 ; 65   |#define WCHAR   UINT16
                            12331 ; 66   |
                            12332 ; 67   |//UINT128 is 16 bytes or 6 words
                            12333 ; 68   |typedef struct UINT128_3500 {   
                            12334 ; 69   |    int val[6];     
                            12335 ; 70   |} UINT128_3500;
                            12336 ; 71   |
                            12337 ; 72   |#define UINT128   UINT128_3500
                            12338 ; 73   |
                            12339 ; 74   |// Little endian word packed byte strings:   
                            12340 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12341 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12342 ; 77   |// Little endian word packed byte strings:   
                            12343 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12344 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12345 ; 80   |
                            12346 ; 81   |// Declare Memory Spaces To Use When Coding
                            12347 ; 82   |// A. Sector Buffers
                            12348 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12349 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12350 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12351 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12352 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            12353 ; 88   |// B. Media DDI Memory
                            12354 ; 89   |#define MEDIA_DDI_MEM _Y
                            12355 ; 90   |
                            12356 ; 91   |
                            12357 ; 92   |
                            12358 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12359 ; 94   |// Examples of circular pointers:
                            12360 ; 95   |//    INT CIRC cpiVarName
                            12361 ; 96   |//    DWORD CIRC cpdwVarName
                            12362 ; 97   |
                            12363 ; 98   |#define RETCODE INT                 // rcVarName
                            12364 ; 99   |
                            12365 ; 100  |// generic bitfield structure
                            12366 ; 101  |struct Bitfield {
                            12367 ; 102  |    unsigned int B0  :1;
                            12368 ; 103  |    unsigned int B1  :1;
                            12369 ; 104  |    unsigned int B2  :1;
                            12370 ; 105  |    unsigned int B3  :1;
                            12371 ; 106  |    unsigned int B4  :1;
                            12372 ; 107  |    unsigned int B5  :1;
                            12373 ; 108  |    unsigned int B6  :1;
                            12374 ; 109  |    unsigned int B7  :1;
                            12375 ; 110  |    unsigned int B8  :1;
                            12376 ; 111  |    unsigned int B9  :1;
                            12377 ; 112  |    unsigned int B10 :1;
                            12378 ; 113  |    unsigned int B11 :1;
                            12379 ; 114  |    unsigned int B12 :1;
                            12380 ; 115  |    unsigned int B13 :1;
                            12381 ; 116  |    unsigned int B14 :1;
                            12382 ; 117  |    unsigned int B15 :1;
                            12383 ; 118  |    unsigned int B16 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 205

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12384 ; 119  |    unsigned int B17 :1;
                            12385 ; 120  |    unsigned int B18 :1;
                            12386 ; 121  |    unsigned int B19 :1;
                            12387 ; 122  |    unsigned int B20 :1;
                            12388 ; 123  |    unsigned int B21 :1;
                            12389 ; 124  |    unsigned int B22 :1;
                            12390 ; 125  |    unsigned int B23 :1;
                            12391 ; 126  |};
                            12392 ; 127  |
                            12393 ; 128  |union BitInt {
                            12394 ; 129  |        struct Bitfield B;
                            12395 ; 130  |        int        I;
                            12396 ; 131  |};
                            12397 ; 132  |
                            12398 ; 133  |#define MAX_MSG_LENGTH 10
                            12399 ; 134  |struct CMessage
                            12400 ; 135  |{
                            12401 ; 136  |        unsigned int m_uLength;
                            12402 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            12403 ; 138  |};
                            12404 ; 139  |
                            12405 ; 140  |typedef struct {
                            12406 ; 141  |    WORD m_wLength;
                            12407 ; 142  |    WORD m_wMessage;
                            12408 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            12409 ; 144  |} Message;
                            12410 ; 145  |
                            12411 ; 146  |struct MessageQueueDescriptor
                            12412 ; 147  |{
                            12413 ; 148  |        int *m_pBase;
                            12414 ; 149  |        int m_iModulo;
                            12415 ; 150  |        int m_iSize;
                            12416 ; 151  |        int *m_pHead;
                            12417 ; 152  |        int *m_pTail;
                            12418 ; 153  |};
                            12419 ; 154  |
                            12420 ; 155  |struct ModuleEntry
                            12421 ; 156  |{
                            12422 ; 157  |    int m_iSignaledEventMask;
                            12423 ; 158  |    int m_iWaitEventMask;
                            12424 ; 159  |    int m_iResourceOfCode;
                            12425 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12426 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            12427 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12428 ; 163  |    int m_uTimeOutHigh;
                            12429 ; 164  |    int m_uTimeOutLow;
                            12430 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12431 ; 166  |};
                            12432 ; 167  |
                            12433 ; 168  |union WaitMask{
                            12434 ; 169  |    struct B{
                            12435 ; 170  |        unsigned int m_bNone     :1;
                            12436 ; 171  |        unsigned int m_bMessage  :1;
                            12437 ; 172  |        unsigned int m_bTimer    :1;
                            12438 ; 173  |        unsigned int m_bButton   :1;
                            12439 ; 174  |    } B;
                            12440 ; 175  |    int I;
                            12441 ; 176  |} ;
                            12442 ; 177  |
                            12443 ; 178  |
                            12444 ; 179  |struct Button {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 206

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12445 ; 180  |        WORD wButtonEvent;
                            12446 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12447 ; 182  |};
                            12448 ; 183  |
                            12449 ; 184  |struct Message {
                            12450 ; 185  |        WORD wMsgLength;
                            12451 ; 186  |        WORD wMsgCommand;
                            12452 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12453 ; 188  |};
                            12454 ; 189  |
                            12455 ; 190  |union EventTypes {
                            12456 ; 191  |        struct CMessage msg;
                            12457 ; 192  |        struct Button Button ;
                            12458 ; 193  |        struct Message Message;
                            12459 ; 194  |};
                            12460 ; 195  |
                            12461 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12462 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12463 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12464 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12465 ; 200  |
                            12466 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12467 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12468 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12469 ; 204  |
                            12470 ; 205  |#if DEBUG
                            12471 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12472 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12473 ; 208  |#else 
                            12474 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            12475 ; 210  |#define DebugBuildAssert(x)    
                            12476 ; 211  |#endif
                            12477 ; 212  |
                            12478 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12479 ; 214  |//  #pragma asm
                            12480 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12481 ; 216  |//  #pragma endasm
                            12482 ; 217  |
                            12483 ; 218  |
                            12484 ; 219  |#ifdef COLOR_262K
                            12485 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            12486 ; 221  |#elif defined(COLOR_65K)
                            12487 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            12488 ; 223  |#else
                            12489 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            12490 ; 225  |#endif
                            12491 ; 226  |    
                            12492 ; 227  |#endif // #ifndef _TYPES_H
                            12493 
                            12495 
                            12496 ; 29   |
                            12497 ; 30   |///////////////////////////////////////////////////////////////////////////////////
                            12498 ; 31   |////  I2S Registers (SAI)
                            12499 ; 32   |///////////////////////////////////////////////////////////////////////////////////
                            12500 ; 33   |
                            12501 ; 34   |
                            12502 ; 35   |#define HW_SAI_BASEADDR (0xFFF0)
                            12503 ; 36   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 207

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12504 ; 37   |
                            12505 ; 38   |
                            12506 ; 39   |
                            12507 ; 40   |#define HW_SAIRCSR_REN0_BITPOS (0)
                            12508 ; 41   |#define HW_SAIRCSR_REN1_BITPOS (1)
                            12509 ; 42   |#define HW_SAIRCSR_REN2_BITPOS (2)
                            12510 ; 43   |#define HW_SAIRCSR_RMME_BITPOS (3)
                            12511 ; 44   |#define HW_SAIRCSR_RSVD0_BITPOS (4)
                            12512 ; 45   |#define HW_SAIRCSR_RWL_BITPOS (5)
                            12513 ; 46   |#define HW_SAIRCSR_RDIR_BITPOS (7)
                            12514 ; 47   |#define HW_SAIRCSR_RLRS_BITPOS (8)
                            12515 ; 48   |#define HW_SAIRCSR_RCKP_BITPOS (9)
                            12516 ; 49   |#define HW_SAIRCSR_RREL_BITPOS (10)
                            12517 ; 50   |#define HW_SAIRCSR_RDWJ_BITPOS (11)
                            12518 ; 51   |#define HW_SAIRCSR_RXIE_BITPOS (12)
                            12519 ; 52   |#define HW_SAIRCSR_RSVD1_BITPOS (13)
                            12520 ; 53   |#define HW_SAIRCSR_ROFL_BITPOS (14)
                            12521 ; 54   |#define HW_SAIRCSR_RDR_BITPOS (15)
                            12522 ; 55   |#define HW_SAIRCSR_ROFCL_BITPOS (16)
                            12523 ; 56   |#define HW_SAIRCSR_RSVD2_BITPOS (17)
                            12524 ; 57   |
                            12525 ; 58   |
                            12526 ; 59   |#define HW_SAIRCSR_REN0_WIDTH (1)
                            12527 ; 60   |#define HW_SAIRCSR_REN1_WIDTH (1)
                            12528 ; 61   |#define HW_SAIRCSR_REN2_WIDTH (1)
                            12529 ; 62   |#define HW_SAIRCSR_RMME_WIDTH (1)
                            12530 ; 63   |#define HW_SAIRCSR_RSVD0_WIDTH (1)
                            12531 ; 64   |#define HW_SAIRCSR_RWL_WIDTH (2)
                            12532 ; 65   |#define HW_SAIRCSR_RDIR_WIDTH (1)
                            12533 ; 66   |#define HW_SAIRCSR_RLRS_WIDTH (1)
                            12534 ; 67   |#define HW_SAIRCSR_RCKP_WIDTH (1)
                            12535 ; 68   |#define HW_SAIRCSR_RREL_WIDTH (1)
                            12536 ; 69   |#define HW_SAIRCSR_RDWJ_WIDTH (1)
                            12537 ; 70   |#define HW_SAIRCSR_RXIE_WIDTH (1)
                            12538 ; 71   |#define HW_SAIRCSR_RSVD1_WIDTH (1)
                            12539 ; 72   |#define HW_SAIRCSR_ROFL_WIDTH (1)
                            12540 ; 73   |#define HW_SAIRCSR_RDR_WIDTH (1)
                            12541 ; 74   |#define HW_SAIRCSR_ROFCL_WIDTH (1)
                            12542 ; 75   |#define HW_SAIRCSR_RSVD2_WIDTH (7)
                            12543 ; 76   |
                            12544 ; 77   |
                            12545 ; 78   |#define HW_SAIRCSR_REN0_SETMASK (((1<HW_SAIRCSR_REN0_WIDTH)-1)<<HW_SAIRCSR_REN0_BITPOS)
                            12546 ; 79   |#define HW_SAIRCSR_REN1_SETMASK (((1<HW_SAIRCSR_REN1_WIDTH)-1)<<HW_SAIRCSR_REN1_BITPOS)
                            12547 ; 80   |#define HW_SAIRCSR_REN2_SETMASK (((1<HW_SAIRCSR_REN2_WIDTH)-1)<<HW_SAIRCSR_REN2_BITPOS)
                            12548 ; 81   |#define HW_SAIRCSR_RMME_SETMASK (((1<HW_SAIRCSR_RMME_WIDTH)-1)<<HW_SAIRCSR_RMME_BITPOS)
                            12549 ; 82   |#define HW_SAIRCSR_RSVD0_SETMASK (((1<HW_SAIRCSR_RSVD0_WIDTH)-1)<<HW_SAIRCSR_RSVD0_BITPOS)
                                  
                            12550 ; 83   |#define HW_SAIRCSR_RWL_SETMASK (((1<HW_SAIRCSR_RWL_WIDTH)-1)<<HW_SAIRCSR_RWL_BITPOS)
                            12551 ; 84   |#define HW_SAIRCSR_RDIR_SETMASK (((1<HW_SAIRCSR_RDIR_WIDTH)-1)<<HW_SAIRCSR_RDIR_BITPOS)
                            12552 ; 85   |#define HW_SAIRCSR_RLRS_SETMASK (((1<HW_SAIRCSR_RLRS_WIDTH)-1)<<HW_SAIRCSR_RLRS_BITPOS)
                            12553 ; 86   |#define HW_SAIRCSR_RCKP_SETMASK (((1<HW_SAIRCSR_RCKP_WIDTH)-1)<<HW_SAIRCSR_RCKP_BITPOS)
                            12554 ; 87   |#define HW_SAIRCSR_RREL_SETMASK (((1<HW_SAIRCSR_RREL_WIDTH)-1)<<HW_SAIRCSR_RREL_BITPOS)
                            12555 ; 88   |#define HW_SAIRCSR_RDWJ_SETMASK (((1<HW_SAIRCSR_RDWJ_WIDTH)-1)<<HW_SAIRCSR_RDWJ_BITPOS)
                            12556 ; 89   |#define HW_SAIRCSR_RXIE_SETMASK (((1<HW_SAIRCSR_RXIE_WIDTH)-1)<<HW_SAIRCSR_RXIE_BITPOS)
                            12557 ; 90   |#define HW_SAIRCSR_RSVD1_SETMASK (((1<HW_SAIRCSR_RSVD1_WIDTH)-1)<<HW_SAIRCSR_RSVD1_BITPOS)
                                  
                            12558 ; 91   |#define HW_SAIRCSR_ROFL_SETMASK (((1<HW_SAIRCSR_ROFL_WIDTH)-1)<<HW_SAIRCSR_ROFL_BITPOS)
                            12559 ; 92   |#define HW_SAIRCSR_RDR_SETMASK (((1<HW_SAIRCSR_RDR_WIDTH)-1)<<HW_SAIRCSR_RDR_BITPOS)
                            12560 ; 93   |#define HW_SAIRCSR_ROFCL_SETMASK (((1<HW_SAIRCSR_ROFCL_WIDTH)-1)<<HW_SAIRCSR_ROFCL_BITPOS)
                                  
                            12561 ; 94   |#define HW_SAIRCSR_RSVD2_SETMASK (((1<HW_SAIRCSR_RSVD2_WIDTH)-1)<<HW_SAIRCSR_RSVD2_BITPOS)
                                  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 208

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12562 ; 95   |
                            12563 ; 96   |
                            12564 ; 97   |#define HW_SAIRCSR_REN0_CLRMASK (~(WORD)HW_SAIRCSR_REN0_SETMASK)
                            12565 ; 98   |#define HW_SAIRCSR_REN1_CLRMASK (~(WORD)HW_SAIRCSR_REN1_SETMASK)
                            12566 ; 99   |#define HW_SAIRCSR_REN2_CLRMASK (~(WORD)HW_SAIRCSR_REN2_SETMASK)
                            12567 ; 100  |#define HW_SAIRCSR_RMME_CLRMASK (~(WORD)HW_SAIRCSR_RMME_SETMASK)
                            12568 ; 101  |#define HW_SAIRCSR_RSVD0_CLRMASK (~(WORD)HW_SAIRCSR_RSVD0_SETMASK)
                            12569 ; 102  |#define HW_SAIRCSR_RWL_CLRMASK (~(WORD)HW_SAIRCSR_RWL_SETMASK)
                            12570 ; 103  |#define HW_SAIRCSR_RDIR_CLRMASK (~(WORD)HW_SAIRCSR_RDIR_SETMASK)
                            12571 ; 104  |#define HW_SAIRCSR_RLRS_CLRMASK (~(WORD)HW_SAIRCSR_RLRS_SETMASK)
                            12572 ; 105  |#define HW_SAIRCSR_RCKP_CLRMASK (~(WORD)HW_SAIRCSR_RCKP_SETMASK)
                            12573 ; 106  |#define HW_SAIRCSR_RREL_CLRMASK (~(WORD)HW_SAIRCSR_RREL_SETMASK)
                            12574 ; 107  |#define HW_SAIRCSR_RDWJ_CLRMASK (~(WORD)HW_SAIRCSR_RDWJ_SETMASK)
                            12575 ; 108  |#define HW_SAIRCSR_RXIE_CLRMASK (~(WORD)HW_SAIRCSR_RXIE_SETMASK)
                            12576 ; 109  |#define HW_SAIRCSR_RSVD1_CLRMASK (~(WORD)HW_SAIRCSR_RSVD1_SETMASK)
                            12577 ; 110  |#define HW_SAIRCSR_ROFL_CLRMASK (~(WORD)HW_SAIRCSR_ROFL_SETMASK)
                            12578 ; 111  |#define HW_SAIRCSR_RDR_CLRMASK (~(WORD)HW_SAIRCSR_RDR_SETMASK)
                            12579 ; 112  |#define HW_SAIRCSR_ROFCL_CLRMASK (~(WORD)HW_SAIRCSR_ROFCL_SETMASK)
                            12580 ; 113  |#define HW_SAIRCSR_RSVD2_CLRMASK (~(WORD)HW_SAIRCSR_RSVD2_SETMASK)
                            12581 ; 114  |
                            12582 ; 115  |typedef union
                            12583 ; 116  |{
                            12584 ; 117  |    struct {
                            12585 ; 118  |        int REN0        :HW_SAIRCSR_REN0_WIDTH;        // Receiver 0 enable
                            12586 ; 119  |        int REN1        :HW_SAIRCSR_REN1_WIDTH;        // Receiver 1 enable
                            12587 ; 120  |        int REN2        :HW_SAIRCSR_REN2_WIDTH;        // Receiver 2 enable
                            12588 ; 121  |        int RMME        :HW_SAIRCSR_RMME_WIDTH;        // Receiver master mode enable
                            12589 ; 122  |        int RSVD0       :HW_SAIRCSR_RSVD0_WIDTH;       // Reserved
                            12590 ; 123  |        unsigned RWL    :HW_SAIRCSR_RWL_WIDTH;         // Receiver word length control
                            12591 ; 124  |        int RDIR        :HW_SAIRCSR_RDIR_WIDTH;        // Receiver data shift direction 
                            12592 ; 125  |        int RLRS        :HW_SAIRCSR_RLRS_WIDTH;        // Receiver left right select
                            12593 ; 126  |        int RCKP        :HW_SAIRCSR_RCKP_WIDTH;        // Receiver clock polarity
                            12594 ; 127  |        int RREL        :HW_SAIRCSR_RREL_WIDTH;        // Receiver relative timing
                            12595 ; 128  |        int RDWJ        :HW_SAIRCSR_RDWJ_WIDTH;        // Receiver data word justification
                                  
                            12596 ; 129  |        int RXIE        :HW_SAIRCSR_RXIE_WIDTH;        // Receiver interrupt enable
                            12597 ; 130  |        int RSVD1       :HW_SAIRCSR_RSVD1_WIDTH;       // Reserved
                            12598 ; 131  |        int ROFL        :HW_SAIRCSR_ROFL_WIDTH;        // Receiver data overflow
                            12599 ; 132  |        int RDR         :HW_SAIRCSR_RDR_WIDTH;         // Receiver data ready flag
                            12600 ; 133  |        int ROFCL       :HW_SAIRCSR_ROFCL_WIDTH;       // Receiver data overflow clear
                            12601 ; 134  |        unsigned RSVD2  :HW_SAIRCSR_RSVD2_WIDTH;       // Reserved
                            12602 ; 135  |    } B;
                            12603 ; 136  |    int I;
                            12604 ; 137  |    unsigned U;
                            12605 ; 138  |} saircsr_type;
                            12606 ; 139  |
                            12607 ; 140  |#define HW_SAIRCSR (*(volatile saircsr_type _X*) (HW_SAI_BASEADDR))       /* I2S Receive C
                                  SR         */
                            12608 ; 141  |
                            12609 ; 142  |typedef union
                            12610 ; 143  |{
                            12611 ; 144  |    struct {
                            12612 ; 145  |        unsigned SAI :24;
                            12613 ; 146  |    } B;
                            12614 ; 147  |    int I;
                            12615 ; 148  |    unsigned U;
                            12616 ; 149  |} saixr_type;
                            12617 ; 150  |
                            12618 ; 151  |#define HW_SAIRX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+1))       /* I2S Received
                                   data reg 0 */
                            12619 ; 152  |#define HW_SAIRX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+2))       /* I2S Received
                                   data reg 1 */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 209

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12620 ; 153  |#define HW_SAIRX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+3))       /* I2S Received
                                   data reg 2 */
                            12621 ; 154  |
                            12622 ; 155  |
                            12623 ; 156  |#define HW_SAITCSR_TEN0_BITPOS (0)
                            12624 ; 157  |#define HW_SAITCSR_TEN1_BITPOS (1)
                            12625 ; 158  |#define HW_SAITCSR_TEN2_BITPOS (2)
                            12626 ; 159  |#define HW_SAITCSR_TMME_BITPOS (3)
                            12627 ; 160  |#define HW_SAITCSR_RSVD0_BITPOS (4)
                            12628 ; 161  |#define HW_SAITCSR_TWL_BITPOS (5)
                            12629 ; 162  |#define HW_SAITCSR_TDIR_BITPOS (7)
                            12630 ; 163  |#define HW_SAITCSR_TLRS_BITPOS (8)
                            12631 ; 164  |#define HW_SAITCSR_TCKP_BITPOS (9)
                            12632 ; 165  |#define HW_SAITCSR_TREL_BITPOS (10)
                            12633 ; 166  |#define HW_SAITCSR_TDWE_BITPOS (11)
                            12634 ; 167  |#define HW_SAITCSR_TXIE_BITPOS (12)
                            12635 ; 168  |#define HW_SAITCSR_RSVD1_BITPOS (13)
                            12636 ; 169  |#define HW_SAITCSR_TUFL_BITPOS (14)
                            12637 ; 170  |#define HW_SAITCSR_TDE_BITPOS (15)
                            12638 ; 171  |#define HW_SAITCSR_TUFCL_BITPOS (16)
                            12639 ; 172  |#define HW_SAITCSR_RSVD2_BITPOS (17)
                            12640 ; 173  |
                            12641 ; 174  |
                            12642 ; 175  |#define HW_SAITCSR_TEN0_WIDTH (1)
                            12643 ; 176  |#define HW_SAITCSR_TEN1_WIDTH (1)
                            12644 ; 177  |#define HW_SAITCSR_TEN2_WIDTH (1)
                            12645 ; 178  |#define HW_SAITCSR_TMME_WIDTH (1)
                            12646 ; 179  |#define HW_SAITCSR_RSVD0_WIDTH (1)
                            12647 ; 180  |#define HW_SAITCSR_TWL_WIDTH (2)
                            12648 ; 181  |#define HW_SAITCSR_TDIR_WIDTH (1)
                            12649 ; 182  |#define HW_SAITCSR_TLRS_WIDTH (1)
                            12650 ; 183  |#define HW_SAITCSR_TCKP_WIDTH (1)
                            12651 ; 184  |#define HW_SAITCSR_TREL_WIDTH (1)
                            12652 ; 185  |#define HW_SAITCSR_TDWE_WIDTH (1)
                            12653 ; 186  |#define HW_SAITCSR_TXIE_WIDTH (1)
                            12654 ; 187  |#define HW_SAITCSR_RSVD1_WIDTH (1)
                            12655 ; 188  |#define HW_SAITCSR_TUFL_WIDTH (1)
                            12656 ; 189  |#define HW_SAITCSR_TDE_WIDTH (1)
                            12657 ; 190  |#define HW_SAITCSR_TUFCL_WIDTH (1)
                            12658 ; 191  |#define HW_SAITCSR_RSVD2_WIDTH (7)
                            12659 ; 192  |
                            12660 ; 193  |
                            12661 ; 194  |#define HW_SAITCSR_TEN0_SETMASK (((1<HW_SAITCSR_TEN0_WIDTH)-1)<<HW_SAITCSR_TEN0_BITPOS)
                            12662 ; 195  |#define HW_SAITCSR_TEN1_SETMASK (((1<HW_SAITCSR_TEN1_WIDTH)-1)<<HW_SAITCSR_TEN1_BITPOS)
                            12663 ; 196  |#define HW_SAITCSR_TEN2_SETMASK (((1<HW_SAITCSR_TEN2_WIDTH)-1)<<HW_SAITCSR_TEN2_BITPOS)
                            12664 ; 197  |#define HW_SAITCSR_TMME_SETMASK (((1<HW_SAITCSR_TMME_WIDTH)-1)<<HW_SAITCSR_TMME_BITPOS)
                            12665 ; 198  |#define HW_SAITCSR_RSVD0_SETMASK (((1<HW_SAITCSR_RSVD0_WIDTH)-1)<<HW_SAITCSR_RSVD0_BITPOS)
                                  
                            12666 ; 199  |#define HW_SAITCSR_TWL_SETMASK (((1<HW_SAITCSR_TWL_WIDTH)-1)<<HW_SAITCSR_TWL_BITPOS)
                            12667 ; 200  |#define HW_SAITCSR_TDIR_SETMASK (((1<HW_SAITCSR_TDIR_WIDTH)-1)<<HW_SAITCSR_TDIR_BITPOS)
                            12668 ; 201  |#define HW_SAITCSR_TLRS_SETMASK (((1<HW_SAITCSR_TLRS_WIDTH)-1)<<HW_SAITCSR_TLRS_BITPOS)
                            12669 ; 202  |#define HW_SAITCSR_TCKP_SETMASK (((1<HW_SAITCSR_TCKP_WIDTH)-1)<<HW_SAITCSR_TCKP_BITPOS)
                            12670 ; 203  |#define HW_SAITCSR_TREL_SETMASK (((1<HW_SAITCSR_TREL_WIDTH)-1)<<HW_SAITCSR_TREL_BITPOS)
                            12671 ; 204  |#define HW_SAITCSR_TDWE_SETMASK (((1<HW_SAITCSR_TDWE_WIDTH)-1)<<HW_SAITCSR_TDWE_BITPOS)
                            12672 ; 205  |#define HW_SAITCSR_TXIE_SETMASK (((1<HW_SAITCSR_TXIE_WIDTH)-1)<<HW_SAITCSR_TXIE_BITPOS)
                            12673 ; 206  |#define HW_SAITCSR_RSVD1_SETMASK (((1<HW_SAITCSR_RSVD1_WIDTH)-1)<<HW_SAITCSR_RSVD1_BITPOS)
                                  
                            12674 ; 207  |#define HW_SAITCSR_TUFL_SETMASK (((1<HW_SAITCSR_TUFL_WIDTH)-1)<<HW_SAITCSR_TUFL_BITPOS)
                            12675 ; 208  |#define HW_SAITCSR_TDE_SETMASK (((1<HW_SAITCSR_TDE_WIDTH)-1)<<HW_SAITCSR_TDE_BITPOS)
                            12676 ; 209  |#define HW_SAITCSR_TUFCL_SETMASK (((1<HW_SAITCSR_TUFCL_WIDTH)-1)<<HW_SAITCSR_TUFCL_BITPOS)
                                  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 210

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12677 ; 210  |#define HW_SAITCSR_RSVD2_SETMASK (((1<HW_SAITCSR_RSVD2_WIDTH)-1)<<HW_SAITCSR_RSVD2_BITPOS)
                                  
                            12678 ; 211  |
                            12679 ; 212  |
                            12680 ; 213  |#define HW_SAITCSR_TEN0_CLRMASK (~(WORD)HW_SAITCSR_TEN0_SETMASK)
                            12681 ; 214  |#define HW_SAITCSR_TEN1_CLRMASK (~(WORD)HW_SAITCSR_TEN1_SETMASK)
                            12682 ; 215  |#define HW_SAITCSR_TEN2_CLRMASK (~(WORD)HW_SAITCSR_TEN2_SETMASK)
                            12683 ; 216  |#define HW_SAITCSR_TMME_CLRMASK (~(WORD)HW_SAITCSR_TMME_SETMASK)
                            12684 ; 217  |#define HW_SAITCSR_RSVD0_CLRMASK (~(WORD)HW_SAITCSR_RSVD0_SETMASK)
                            12685 ; 218  |#define HW_SAITCSR_TWL_CLRMASK (~(WORD)HW_SAITCSR_TWL_SETMASK)
                            12686 ; 219  |#define HW_SAITCSR_TDIR_CLRMASK (~(WORD)HW_SAITCSR_TDIR_SETMASK)
                            12687 ; 220  |#define HW_SAITCSR_TLRS_CLRMASK (~(WORD)HW_SAITCSR_TLRS_SETMASK)
                            12688 ; 221  |#define HW_SAITCSR_TCKP_CLRMASK (~(WORD)HW_SAITCSR_TCKP_SETMASK)
                            12689 ; 222  |#define HW_SAITCSR_TREL_CLRMASK (~(WORD)HW_SAITCSR_TREL_SETMASK)
                            12690 ; 223  |#define HW_SAITCSR_TDWE_CLRMASK (~(WORD)HW_SAITCSR_TDWE_SETMASK)
                            12691 ; 224  |#define HW_SAITCSR_TXIE_CLRMASK (~(WORD)HW_SAITCSR_TXIE_SETMASK)
                            12692 ; 225  |#define HW_SAITCSR_RSVD1_CLRMASK (~(WORD)HW_SAITCSR_RSVD1_SETMASK)
                            12693 ; 226  |#define HW_SAITCSR_TUFL_CLRMASK (~(WORD)HW_SAITCSR_TUFL_SETMASK)
                            12694 ; 227  |#define HW_SAITCSR_TDE_CLRMASK (~(WORD)HW_SAITCSR_TDE_SETMASK)
                            12695 ; 228  |#define HW_SAITCSR_TUFCL_CLRMASK (~(WORD)HW_SAITCSR_TUFCL_SETMASK)
                            12696 ; 229  |#define HW_SAITCSR_RSVD2_CLRMASK (~(WORD)HW_SAITCSR_RSVD2_SETMASK)
                            12697 ; 230  |
                            12698 ; 231  |
                            12699 ; 232  |typedef union
                            12700 ; 233  |{
                            12701 ; 234  |    struct {
                            12702 ; 235  |        int TEN0       :HW_SAITCSR_TEN0_WIDTH;         // Transmitter 0 enable
                            12703 ; 236  |        int TEN1       :HW_SAITCSR_TEN1_WIDTH;         // Transmitter 1 enable
                            12704 ; 237  |        int TEN2       :HW_SAITCSR_TEN2_WIDTH;         // Transmitter 2 enable
                            12705 ; 238  |        int TMME       :HW_SAITCSR_TMME_WIDTH;         // Transmitter master mode enable
                            12706 ; 239  |        int RSVD0      :HW_SAITCSR_RSVD0_WIDTH;        // Reserved
                            12707 ; 240  |        unsigned TWL   :HW_SAITCSR_TWL_WIDTH;          // Transmitter word length control
                            12708 ; 241  |        int TDIR       :HW_SAITCSR_TDIR_WIDTH;         // Transmitter data shift direction
                                   
                            12709 ; 242  |        int TLRS       :HW_SAITCSR_TLRS_WIDTH;         // Transmitter left right select
                            12710 ; 243  |        int TCKP       :HW_SAITCSR_TCKP_WIDTH;         // Transmitter clock polarity
                            12711 ; 244  |        int TREL       :HW_SAITCSR_TREL_WIDTH;         // Transmitter relative timing
                            12712 ; 245  |        int TDWE       :HW_SAITCSR_TDWE_WIDTH;         // Transmitter data word justificat
                                  ion
                            12713 ; 246  |        int TXIE       :HW_SAITCSR_TXIE_WIDTH;         // Transmitter interrupt enable
                            12714 ; 247  |        int RSVD1      :HW_SAITCSR_RSVD1_WIDTH;        // Reserved
                            12715 ; 248  |        int TUFL       :HW_SAITCSR_TUFL_WIDTH;         // Transmitter data overflow
                            12716 ; 249  |        int TDE        :HW_SAITCSR_TDE_WIDTH;          // Transmitter data ready flag
                            12717 ; 250  |        int TUFCL      :HW_SAITCSR_TUFCL_WIDTH;        // Transmitter data overflow clear
                            12718 ; 251  |        unsigned RSVD2 :HW_SAITCSR_RSVD2_WIDTH;        // Reserved
                            12719 ; 252  |    } B;
                            12720 ; 253  |    int I;
                            12721 ; 254  |    unsigned U;
                            12722 ; 255  |} saitcsr_type;
                            12723 ; 256  |
                            12724 ; 257  |#define HW_SAITCSR (*(volatile saitcsr_type _X*) (HW_SAI_BASEADDR+5)) /* I2S Transmit CSR 
                                       */
                            12725 ; 258  |
                            12726 ; 259  |#define HW_SAITX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+6))       /* I2S Transmit
                                   data reg 0 */
                            12727 ; 260  |#define HW_SAITX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+7))       /* I2S Transmit
                                   data reg 1 */
                            12728 ; 261  |#define HW_SAITX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+8))       /* I2S Transmit
                                   data reg 2 */
                            12729 ; 262  |
                            12730 ; 263  |#endif
                            12731 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 211

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12733 
                            12734 ; 25   |#include "regsicoll.h"
                            12735 
                            12737 
                            12738 ; 1    |#if !defined(__REGS_ICOLL_INC)
                            12739 ; 2    |#define __REGS_ICOLL_INC 1
                            12740 ; 3    |
                            12741 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            12742 ; 5    |//  Interrupt Collector Registers
                            12743 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            12744 ; 7    |
                            12745 ; 8    |#define HW_ICOLL_BASEADDR 0xF300
                            12746 ; 9    |
                            12747 ; 10   |
                            12748 ; 11   |
                            12749 ; 12   |/////////////////////////////////////////////////////////////////////////////////
                            12750 ; 13   |//  Interrupt Collector 0 Enable Register (HW_ICLENABLE0R) Bit Positions
                            12751 ; 14   |
                            12752 ; 15   |typedef union
                            12753 ; 16   |{
                            12754 ; 17   |    struct {
                            12755 ; 18   |        int SEN0        :1;
                            12756 ; 19   |        int SEN1        :1;
                            12757 ; 20   |        int SEN2        :1;
                            12758 ; 21   |        int SEN3        :1;
                            12759 ; 22   |        int SEN4        :1;
                            12760 ; 23   |        int SEN5        :1;
                            12761 ; 24   |        int SEN6        :1;
                            12762 ; 25   |        int SEN7        :1;
                            12763 ; 26   |        int SEN8        :1;
                            12764 ; 27   |        int SEN9        :1;
                            12765 ; 28   |        int SEN10       :1;
                            12766 ; 29   |        int SEN11       :1;
                            12767 ; 30   |        int SEN12       :1;
                            12768 ; 31   |        int SEN13       :1;
                            12769 ; 32   |        int SEN14       :1;
                            12770 ; 33   |        int SEN15       :1;
                            12771 ; 34   |        int SEN16       :1;
                            12772 ; 35   |        int SEN17       :1;
                            12773 ; 36   |        int SEN18       :1;
                            12774 ; 37   |        int SEN19       :1;
                            12775 ; 38   |        int SEN20       :1;
                            12776 ; 39   |        int SEN21       :1;
                            12777 ; 40   |        int SEN22       :1;
                            12778 ; 41   |        int SEN23       :1;
                            12779 ; 42   |    } B;
                            12780 ; 43   |    int I;
                            12781 ; 44   |} iclenable0_type;
                            12782 ; 45   |#define HW_ICLENABLE0R  (*(volatile iclenable0_type _X*) (HW_ICOLL_BASEADDR)) /* Interrupt
                                   Priority Register Core   */
                            12783 ; 46   |
                            12784 ; 47   |
                            12785 ; 48   |#define HW_ICLENABLE0R_SEN0_BITPOS 0
                            12786 ; 49   |#define HW_ICLENABLE0R_SEN1_BITPOS 1
                            12787 ; 50   |#define HW_ICLENABLE0R_SEN2_BITPOS 2
                            12788 ; 51   |#define HW_ICLENABLE0R_SEN3_BITPOS 3
                            12789 ; 52   |#define HW_ICLENABLE0R_SEN4_BITPOS 4
                            12790 ; 53   |#define HW_ICLENABLE0R_SEN5_BITPOS 5
                            12791 ; 54   |#define HW_ICLENABLE0R_SEN6_BITPOS 6
                            12792 ; 55   |#define HW_ICLENABLE0R_SEN7_BITPOS 7
                            12793 ; 56   |#define HW_ICLENABLE0R_SEN8_BITPOS 8
                            12794 ; 57   |#define HW_ICLENABLE0R_SEN9_BITPOS 9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 212

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12795 ; 58   |#define HW_ICLENABLE0R_SEN10_BITPOS 10
                            12796 ; 59   |#define HW_ICLENABLE0R_SEN11_BITPOS 11
                            12797 ; 60   |#define HW_ICLENABLE0R_SEN12_BITPOS 12
                            12798 ; 61   |#define HW_ICLENABLE0R_SEN13_BITPOS 13
                            12799 ; 62   |#define HW_ICLENABLE0R_SEN14_BITPOS 14
                            12800 ; 63   |#define HW_ICLENABLE0R_SEN15_BITPOS 15
                            12801 ; 64   |#define HW_ICLENABLE0R_SEN16_BITPOS 16
                            12802 ; 65   |#define HW_ICLENABLE0R_SEN17_BITPOS 17
                            12803 ; 66   |#define HW_ICLENABLE0R_SEN18_BITPOS 18
                            12804 ; 67   |#define HW_ICLENABLE0R_SEN19_BITPOS 19
                            12805 ; 68   |#define HW_ICLENABLE0R_SEN20_BITPOS 20
                            12806 ; 69   |#define HW_ICLENABLE0R_SEN21_BITPOS 21
                            12807 ; 70   |#define HW_ICLENABLE0R_SEN22_BITPOS 22
                            12808 ; 71   |#define HW_ICLENABLE0R_SEN23_BITPOS 23
                            12809 ; 72   |
                            12810 ; 73   |#define HW_ICLENABLE0R_SEN0_SETMASK 1<<HW_ICLENABLE0R_SEN0_BITPOS
                            12811 ; 74   |#define HW_ICLENABLE0R_SEN1_SETMASK 1<<HW_ICLENABLE0R_SEN1_BITPOS
                            12812 ; 75   |#define HW_ICLENABLE0R_SEN2_SETMASK 1<<HW_ICLENABLE0R_SEN2_BITPOS
                            12813 ; 76   |#define HW_ICLENABLE0R_SEN3_SETMASK 1<<HW_ICLENABLE0R_SEN3_BITPOS
                            12814 ; 77   |#define HW_ICLENABLE0R_SEN4_SETMASK 1<<HW_ICLENABLE0R_SEN4_BITPOS
                            12815 ; 78   |#define HW_ICLENABLE0R_SEN5_SETMASK 1<<HW_ICLENABLE0R_SEN5_BITPOS
                            12816 ; 79   |#define HW_ICLENABLE0R_SEN6_SETMASK 1<<HW_ICLENABLE0R_SEN6_BITPOS
                            12817 ; 80   |#define HW_ICLENABLE0R_SEN7_SETMASK 1<<HW_ICLENABLE0R_SEN7_BITPOS
                            12818 ; 81   |#define HW_ICLENABLE0R_SEN8_SETMASK 1<<HW_ICLENABLE0R_SEN8_BITPOS
                            12819 ; 82   |#define HW_ICLENABLE0R_SEN9_SETMASK 1<<HW_ICLENABLE0R_SEN9_BITPOS
                            12820 ; 83   |#define HW_ICLENABLE0R_SEN10_SETMASK 1<<HW_ICLENABLE0R_SEN10_BITPOS
                            12821 ; 84   |#define HW_ICLENABLE0R_SEN11_SETMASK 1<<HW_ICLENABLE0R_SEN11_BITPOS
                            12822 ; 85   |#define HW_ICLENABLE0R_SEN12_SETMASK 1<<HW_ICLENABLE0R_SEN12_BITPOS
                            12823 ; 86   |#define HW_ICLENABLE0R_SEN13_SETMASK 1<<HW_ICLENABLE0R_SEN13_BITPOS
                            12824 ; 87   |#define HW_ICLENABLE0R_SEN14_SETMASK 1<<HW_ICLENABLE0R_SEN14_BITPOS
                            12825 ; 88   |#define HW_ICLENABLE0R_SEN15_SETMASK 1<<HW_ICLENABLE0R_SEN15_BITPOS
                            12826 ; 89   |#define HW_ICLENABLE0R_SEN16_SETMASK 1<<HW_ICLENABLE0R_SEN16_BITPOS
                            12827 ; 90   |#define HW_ICLENABLE0R_SEN17_SETMASK 1<<HW_ICLENABLE0R_SEN17_BITPOS
                            12828 ; 91   |#define HW_ICLENABLE0R_SEN18_SETMASK 1<<HW_ICLENABLE0R_SEN18_BITPOS
                            12829 ; 92   |#define HW_ICLENABLE0R_SEN19_SETMASK 1<<HW_ICLENABLE0R_SEN19_BITPOS
                            12830 ; 93   |#define HW_ICLENABLE0R_SEN20_SETMASK 1<<HW_ICLENABLE0R_SEN20_BITPOS
                            12831 ; 94   |#define HW_ICLENABLE0R_SEN21_SETMASK 1<<HW_ICLENABLE0R_SEN21_BITPOS
                            12832 ; 95   |#define HW_ICLENABLE0R_SEN22_SETMASK 1<<HW_ICLENABLE0R_SEN22_BITPOS
                            12833 ; 96   |#define HW_ICLENABLE0R_SEN23_SETMASK 1<<HW_ICLENABLE0R_SEN23_BITPOS
                            12834 ; 97   |
                            12835 ; 98   |#define HW_ICLENABLE0R_SEN0_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN0_SETMASK
                            12836 ; 99   |#define HW_ICLENABLE0R_SEN1_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN1_SETMASK
                            12837 ; 100  |#define HW_ICLENABLE0R_SEN2_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN2_SETMASK
                            12838 ; 101  |#define HW_ICLENABLE0R_SEN3_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN3_SETMASK
                            12839 ; 102  |#define HW_ICLENABLE0R_SEN4_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN4_SETMASK
                            12840 ; 103  |#define HW_ICLENABLE0R_SEN5_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN5_SETMASK
                            12841 ; 104  |#define HW_ICLENABLE0R_SEN6_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN6_SETMASK
                            12842 ; 105  |#define HW_ICLENABLE0R_SEN7_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN7_SETMASK
                            12843 ; 106  |#define HW_ICLENABLE0R_SEN8_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN8_SETMASK
                            12844 ; 107  |#define HW_ICLENABLE0R_SEN9_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN9_SETMASK
                            12845 ; 108  |#define HW_ICLENABLE0R_SEN10_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN10_SETMASK
                            12846 ; 109  |#define HW_ICLENABLE0R_SEN11_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN11_SETMASK
                            12847 ; 110  |#define HW_ICLENABLE0R_SEN12_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN12_SETMASK
                            12848 ; 111  |#define HW_ICLENABLE0R_SEN13_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN13_SETMASK
                            12849 ; 112  |#define HW_ICLENABLE0R_SEN14_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN14_SETMASK
                            12850 ; 113  |#define HW_ICLENABLE0R_SEN15_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN15_SETMASK
                            12851 ; 114  |#define HW_ICLENABLE0R_SEN16_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN16_SETMASK
                            12852 ; 115  |#define HW_ICLENABLE0R_SEN17_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN17_SETMASK
                            12853 ; 116  |#define HW_ICLENABLE0R_SEN18_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN18_SETMASK
                            12854 ; 117  |#define HW_ICLENABLE0R_SEN19_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN19_SETMASK
                            12855 ; 118  |#define HW_ICLENABLE0R_SEN20_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN20_SETMASK
                            12856 ; 119  |#define HW_ICLENABLE0R_SEN21_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN21_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 213

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12857 ; 120  |#define HW_ICLENABLE0R_SEN22_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN22_SETMASK
                            12858 ; 121  |#define HW_ICLENABLE0R_SEN23_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN23_SETMASK
                            12859 ; 122  |
                            12860 ; 123  |
                            12861 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            12862 ; 125  |//  Interrupt Collector 1 Enable Register (HW_ICLENABLE1R) Bit Positions
                            12863 ; 126  |typedef union
                            12864 ; 127  |{
                            12865 ; 128  |    struct {
                            12866 ; 129  |        
                            12867 ; 130  |        int SEN24       :1;
                            12868 ; 131  |        int SEN25       :1;
                            12869 ; 132  |        int SEN26       :1;
                            12870 ; 133  |        int SEN27       :1;
                            12871 ; 134  |        int SEN28       :1;
                            12872 ; 135  |        int SEN29       :1;
                            12873 ; 136  |        int SEN30       :1;
                            12874 ; 137  |        int SEN31       :1;
                            12875 ; 138  |        int SEN32       :1;
                            12876 ; 139  |        int SEN33       :1;
                            12877 ; 140  |    } B;
                            12878 ; 141  |    int I;
                            12879 ; 142  |} iclenable1_type;
                            12880 ; 143  |
                            12881 ; 144  |#define HW_ICLENABLE1R  (*(volatile iclenable1_type _X*) (HW_ICOLL_BASEADDR+1)) /* Interru
                                  pt Priority Register Core    */
                            12882 ; 145  |
                            12883 ; 146  |#define HW_ICLENABLE1R_SEN24_BITPOS 0
                            12884 ; 147  |#define HW_ICLENABLE1R_SEN25_BITPOS 1
                            12885 ; 148  |#define HW_ICLENABLE1R_SEN26_BITPOS 2
                            12886 ; 149  |#define HW_ICLENABLE1R_SEN27_BITPOS 3
                            12887 ; 150  |#define HW_ICLENABLE1R_SEN28_BITPOS 4
                            12888 ; 151  |#define HW_ICLENABLE1R_SEN29_BITPOS 5
                            12889 ; 152  |#define HW_ICLENABLE1R_SEN30_BITPOS 6
                            12890 ; 153  |#define HW_ICLENABLE1R_SEN31_BITPOS 7
                            12891 ; 154  |#define HW_ICLENABLE1R_SEN32_BITPOS 8
                            12892 ; 155  |#define HW_ICLENABLE1R_SEN33_BITPOS 9
                            12893 ; 156  |
                            12894 ; 157  |#define HW_ICLENABLE1R_SEN24_SETMASK 1<<HW_ICLENABLE1R_SEN24_BITPOS
                            12895 ; 158  |#define HW_ICLENABLE1R_SEN25_SETMASK 1<<HW_ICLENABLE1R_SEN25_BITPOS
                            12896 ; 159  |#define HW_ICLENABLE1R_SEN26_SETMASK 1<<HW_ICLENABLE1R_SEN26_BITPOS
                            12897 ; 160  |#define HW_ICLENABLE1R_SEN27_SETMASK 1<<HW_ICLENABLE1R_SEN27_BITPOS
                            12898 ; 161  |#define HW_ICLENABLE1R_SEN28_SETMASK 1<<HW_ICLENABLE1R_SEN28_BITPOS
                            12899 ; 162  |#define HW_ICLENABLE1R_SEN29_SETMASK 1<<HW_ICLENABLE1R_SEN29_BITPOS
                            12900 ; 163  |#define HW_ICLENABLE1R_SEN30_SETMASK 1<<HW_ICLENABLE1R_SEN30_BITPOS
                            12901 ; 164  |#define HW_ICLENABLE1R_SEN31_SETMASK 1<<HW_ICLENABLE1R_SEN31_BITPOS
                            12902 ; 165  |#define HW_ICLENABLE1R_SEN32_SETMASK 1<<HW_ICLENABLE1R_SEN32_BITPOS
                            12903 ; 166  |#define HW_ICLENABLE1R_SEN33_SETMASK 1<<HW_ICLENABLE1R_SEN33_BITPOS
                            12904 ; 167  |
                            12905 ; 168  |#define HW_ICLENABLE1R_SEN24_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN24_SETMASK
                            12906 ; 169  |#define HW_ICLENABLE1R_SEN25_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN25_SETMASK
                            12907 ; 170  |#define HW_ICLENABLE1R_SEN26_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN26_SETMASK
                            12908 ; 171  |#define HW_ICLENABLE1R_SEN27_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN27_SETMASK
                            12909 ; 172  |#define HW_ICLENABLE1R_SEN28_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN28_SETMASK
                            12910 ; 173  |#define HW_ICLENABLE1R_SEN29_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN29_SETMASK
                            12911 ; 174  |#define HW_ICLENABLE1R_SEN30_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN30_SETMASK
                            12912 ; 175  |#define HW_ICLENABLE1R_SEN31_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN31_SETMASK
                            12913 ; 176  |#define HW_ICLENABLE1R_SEN32_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN32_SETMASK
                            12914 ; 177  |#define HW_ICLENABLE1R_SEN33_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN33_SETMASK
                            12915 ; 178  |
                            12916 ; 179  |
                            12917 ; 180  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 214

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12918 ; 181  |//  Interrupt Collector Status 0 Register (HW_ICLSTATUS0R) Bit Positions
                            12919 ; 182  |typedef union
                            12920 ; 183  |{
                            12921 ; 184  |    struct {
                            12922 ; 185  |        int SST0        :1;
                            12923 ; 186  |        int SST1        :1;
                            12924 ; 187  |        int SST2        :1;
                            12925 ; 188  |        int SST3        :1;
                            12926 ; 189  |        int SST4        :1;
                            12927 ; 190  |        int SST5        :1;
                            12928 ; 191  |        int SST6        :1;
                            12929 ; 192  |        int SST7        :1;
                            12930 ; 193  |        int SST8        :1;
                            12931 ; 194  |        int SST9        :1;
                            12932 ; 195  |        int SST10       :1;
                            12933 ; 196  |        int SST11       :1;
                            12934 ; 197  |        int SST12       :1;
                            12935 ; 198  |        int SST13       :1;
                            12936 ; 199  |        int SST14       :1;
                            12937 ; 200  |        int SST15       :1;
                            12938 ; 201  |        int SST16       :1;
                            12939 ; 202  |        int SST17       :1;
                            12940 ; 203  |        int SST18       :1;
                            12941 ; 204  |        int SST19       :1;
                            12942 ; 205  |        int SST20       :1;
                            12943 ; 206  |        int SST21       :1;
                            12944 ; 207  |        int SST22       :1;
                            12945 ; 208  |        int SST23       :1;
                            12946 ; 209  |    } B;
                            12947 ; 210  |    int I;
                            12948 ; 211  |} iclstatus0_type;
                            12949 ; 212  |#define HW_ICLSTATUS0R  (*(volatile iclstatus0_type _X*) (HW_ICOLL_BASEADDR+2)) /* Interru
                                  pt Priority Register Core */
                            12950 ; 213  |#define HW_ICLSTATUS0R_SST0_BITPOS 0
                            12951 ; 214  |#define HW_ICLSTATUS0R_SST1_BITPOS 1
                            12952 ; 215  |#define HW_ICLSTATUS0R_SST2_BITPOS 2
                            12953 ; 216  |#define HW_ICLSTATUS0R_SST3_BITPOS 3
                            12954 ; 217  |#define HW_ICLSTATUS0R_SST4_BITPOS 4
                            12955 ; 218  |#define HW_ICLSTATUS0R_SST5_BITPOS 5
                            12956 ; 219  |#define HW_ICLSTATUS0R_SST6_BITPOS 6
                            12957 ; 220  |#define HW_ICLSTATUS0R_SST7_BITPOS 7
                            12958 ; 221  |#define HW_ICLSTATUS0R_SST8_BITPOS 8
                            12959 ; 222  |#define HW_ICLSTATUS0R_SST9_BITPOS 9
                            12960 ; 223  |#define HW_ICLSTATUS0R_SST10_BITPOS 10
                            12961 ; 224  |#define HW_ICLSTATUS0R_SST11_BITPOS 11
                            12962 ; 225  |#define HW_ICLSTATUS0R_SST12_BITPOS 12
                            12963 ; 226  |#define HW_ICLSTATUS0R_SST13_BITPOS 13
                            12964 ; 227  |#define HW_ICLSTATUS0R_SST14_BITPOS 14
                            12965 ; 228  |#define HW_ICLSTATUS0R_SST15_BITPOS 15
                            12966 ; 229  |#define HW_ICLSTATUS0R_SST16_BITPOS 16
                            12967 ; 230  |#define HW_ICLSTATUS0R_SST17_BITPOS 17
                            12968 ; 231  |#define HW_ICLSTATUS0R_SST18_BITPOS 18
                            12969 ; 232  |#define HW_ICLSTATUS0R_SST19_BITPOS 19
                            12970 ; 233  |#define HW_ICLSTATUS0R_SST20_BITPOS 20
                            12971 ; 234  |#define HW_ICLSTATUS0R_SST21_BITPOS 21
                            12972 ; 235  |#define HW_ICLSTATUS0R_SST22_BITPOS 22
                            12973 ; 236  |#define HW_ICLSTATUS0R_SST23_BITPOS 23
                            12974 ; 237  |
                            12975 ; 238  |#define HW_ICLSTATUS0R_SST0_SETMASK 1<<HW_ICLSTATUS0R_SST0_BITPOS
                            12976 ; 239  |#define HW_ICLSTATUS0R_SST1_SETMASK 1<<HW_ICLSTATUS0R_SST1_BITPOS
                            12977 ; 240  |#define HW_ICLSTATUS0R_SST2_SETMASK 1<<HW_ICLSTATUS0R_SST2_BITPOS
                            12978 ; 241  |#define HW_ICLSTATUS0R_SST3_SETMASK 1<<HW_ICLSTATUS0R_SST3_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 215

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12979 ; 242  |#define HW_ICLSTATUS0R_SST4_SETMASK 1<<HW_ICLSTATUS0R_SST4_BITPOS
                            12980 ; 243  |#define HW_ICLSTATUS0R_SST5_SETMASK 1<<HW_ICLSTATUS0R_SST5_BITPOS
                            12981 ; 244  |#define HW_ICLSTATUS0R_SST6_SETMASK 1<<HW_ICLSTATUS0R_SST6_BITPOS
                            12982 ; 245  |#define HW_ICLSTATUS0R_SST7_SETMASK 1<<HW_ICLSTATUS0R_SST7_BITPOS
                            12983 ; 246  |#define HW_ICLSTATUS0R_SST8_SETMASK 1<<HW_ICLSTATUS0R_SST8_BITPOS
                            12984 ; 247  |#define HW_ICLSTATUS0R_SST9_SETMASK 1<<HW_ICLSTATUS0R_SST9_BITPOS
                            12985 ; 248  |#define HW_ICLSTATUS0R_SST10_SETMASK 1<<HW_ICLSTATUS0R_SST10_BITPOS
                            12986 ; 249  |#define HW_ICLSTATUS0R_SST11_SETMASK 1<<HW_ICLSTATUS0R_SST11_BITPOS
                            12987 ; 250  |#define HW_ICLSTATUS0R_SST12_SETMASK 1<<HW_ICLSTATUS0R_SST12_BITPOS
                            12988 ; 251  |#define HW_ICLSTATUS0R_SST13_SETMASK 1<<HW_ICLSTATUS0R_SST13_BITPOS
                            12989 ; 252  |#define HW_ICLSTATUS0R_SST14_SETMASK 1<<HW_ICLSTATUS0R_SST14_BITPOS
                            12990 ; 253  |#define HW_ICLSTATUS0R_SST15_SETMASK 1<<HW_ICLSTATUS0R_SST15_BITPOS
                            12991 ; 254  |#define HW_ICLSTATUS0R_SST16_SETMASK 1<<HW_ICLSTATUS0R_SST16_BITPOS
                            12992 ; 255  |#define HW_ICLSTATUS0R_SST17_SETMASK 1<<HW_ICLSTATUS0R_SST17_BITPOS
                            12993 ; 256  |#define HW_ICLSTATUS0R_SST18_SETMASK 1<<HW_ICLSTATUS0R_SST18_BITPOS
                            12994 ; 257  |#define HW_ICLSTATUS0R_SST19_SETMASK 1<<HW_ICLSTATUS0R_SST19_BITPOS
                            12995 ; 258  |#define HW_ICLSTATUS0R_SST20_SETMASK 1<<HW_ICLSTATUS0R_SST20_BITPOS
                            12996 ; 259  |#define HW_ICLSTATUS0R_SST21_SETMASK 1<<HW_ICLSTATUS0R_SST21_BITPOS
                            12997 ; 260  |#define HW_ICLSTATUS0R_SST22_SETMASK 1<<HW_ICLSTATUS0R_SST22_BITPOS
                            12998 ; 261  |#define HW_ICLSTATUS0R_SST23_SETMASK 1<<HW_ICLSTATUS0R_SST23_BITPOS
                            12999 ; 262  |
                            13000 ; 263  |#define HW_ICLSTATUS0R_SST0_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST0_SETMASK
                            13001 ; 264  |#define HW_ICLSTATUS0R_SST1_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST1_SETMASK
                            13002 ; 265  |#define HW_ICLSTATUS0R_SST2_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST2_SETMASK
                            13003 ; 266  |#define HW_ICLSTATUS0R_SST3_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST3_SETMASK
                            13004 ; 267  |#define HW_ICLSTATUS0R_SST4_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST4_SETMASK
                            13005 ; 268  |#define HW_ICLSTATUS0R_SST5_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST5_SETMASK
                            13006 ; 269  |#define HW_ICLSTATUS0R_SST6_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST6_SETMASK
                            13007 ; 270  |#define HW_ICLSTATUS0R_SST7_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST7_SETMASK
                            13008 ; 271  |#define HW_ICLSTATUS0R_SST8_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST8_SETMASK
                            13009 ; 272  |#define HW_ICLSTATUS0R_SST9_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST9_SETMASK
                            13010 ; 273  |#define HW_ICLSTATUS0R_SST10_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST10_SETMASK
                            13011 ; 274  |#define HW_ICLSTATUS0R_SST11_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST11_SETMASK
                            13012 ; 275  |#define HW_ICLSTATUS0R_SST12_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST12_SETMASK
                            13013 ; 276  |#define HW_ICLSTATUS0R_SST13_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST13_SETMASK
                            13014 ; 277  |#define HW_ICLSTATUS0R_SST14_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST14_SETMASK
                            13015 ; 278  |#define HW_ICLSTATUS0R_SST15_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST15_SETMASK
                            13016 ; 279  |#define HW_ICLSTATUS0R_SST16_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST16_SETMASK
                            13017 ; 280  |#define HW_ICLSTATUS0R_SST17_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST17_SETMASK
                            13018 ; 281  |#define HW_ICLSTATUS0R_SST18_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST18_SETMASK
                            13019 ; 282  |#define HW_ICLSTATUS0R_SST19_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST19_SETMASK
                            13020 ; 283  |#define HW_ICLSTATUS0R_SST20_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST20_SETMASK
                            13021 ; 284  |#define HW_ICLSTATUS0R_SST21_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST21_SETMASK
                            13022 ; 285  |#define HW_ICLSTATUS0R_SST22_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST22_SETMASK
                            13023 ; 286  |#define HW_ICLSTATUS0R_SST23_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST23_SETMASK
                            13024 ; 287  |
                            13025 ; 288  |
                            13026 ; 289  |/////////////////////////////////////////////////////////////////////////////////
                            13027 ; 290  |//  Interrupt Collector Status 1 Register (HW_ICLSTATUS1R) Bit Positions
                            13028 ; 291  |typedef union
                            13029 ; 292  |{
                            13030 ; 293  |    struct {
                            13031 ; 294  |        int SST24       :1;
                            13032 ; 295  |        int SST25       :1;
                            13033 ; 296  |        int SST26       :1;
                            13034 ; 297  |        int SST27       :1;
                            13035 ; 298  |        int SST28       :1;
                            13036 ; 299  |        int SST29       :1;
                            13037 ; 300  |        int SST30       :1;
                            13038 ; 301  |        int SST31       :1;
                            13039 ; 302  |        int SST32       :1;
                            13040 ; 303  |        int SST33       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 216

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13041 ; 304  |    } B;
                            13042 ; 305  |    int I;
                            13043 ; 306  |} iclstatus1_type;
                            13044 ; 307  |#define HW_ICLSTATUS1R  (*(volatile iclstatus1_type _X*) (HW_ICOLL_BASEADDR+3)) /* Interru
                                  pt Priority Register Core */
                            13045 ; 308  |#define HW_ICLSTATUS1R_SST24_BITPOS 0
                            13046 ; 309  |#define HW_ICLSTATUS1R_SST25_BITPOS 1
                            13047 ; 310  |#define HW_ICLSTATUS1R_SST26_BITPOS 2
                            13048 ; 311  |#define HW_ICLSTATUS1R_SST27_BITPOS 3
                            13049 ; 312  |#define HW_ICLSTATUS1R_SST28_BITPOS 4
                            13050 ; 313  |#define HW_ICLSTATUS1R_SST29_BITPOS 5
                            13051 ; 314  |#define HW_ICLSTATUS1R_SST30_BITPOS 6
                            13052 ; 315  |#define HW_ICLSTATUS1R_SST31_BITPOS 7
                            13053 ; 316  |#define HW_ICLSTATUS1R_SST32_BITPOS 8
                            13054 ; 317  |#define HW_ICLSTATUS1R_SST33_BITPOS 9
                            13055 ; 318  |
                            13056 ; 319  |#define HW_ICLSTATUS1R_SST24_SETMASK 1<<HW_ICLSTATUS1R_SST24_BITPOS
                            13057 ; 320  |#define HW_ICLSTATUS1R_SST25_SETMASK 1<<HW_ICLSTATUS1R_SST25_BITPOS
                            13058 ; 321  |#define HW_ICLSTATUS1R_SST26_SETMASK 1<<HW_ICLSTATUS1R_SST26_BITPOS
                            13059 ; 322  |#define HW_ICLSTATUS1R_SST27_SETMASK 1<<HW_ICLSTATUS1R_SST27_BITPOS
                            13060 ; 323  |#define HW_ICLSTATUS1R_SST28_SETMASK 1<<HW_ICLSTATUS1R_SST28_BITPOS
                            13061 ; 324  |#define HW_ICLSTATUS1R_SST29_SETMASK 1<<HW_ICLSTATUS1R_SST29_BITPOS
                            13062 ; 325  |#define HW_ICLSTATUS1R_SST30_SETMASK 1<<HW_ICLSTATUS1R_SST30_BITPOS
                            13063 ; 326  |#define HW_ICLSTATUS1R_SST31_SETMASK 1<<HW_ICLSTATUS1R_SST31_BITPOS
                            13064 ; 327  |#define HW_ICLSTATUS1R_SST32_SETMASK 1<<HW_ICLSTATUS1R_SST32_BITPOS
                            13065 ; 328  |#define HW_ICLSTATUS1R_SST33_SETMASK 1<<HW_ICLSTATUS1R_SST33_BITPOS
                            13066 ; 329  |
                            13067 ; 330  |#define HW_ICLSTATUS1R_SST24_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST24_SETMASK
                            13068 ; 331  |#define HW_ICLSTATUS1R_SST25_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST25_SETMASK
                            13069 ; 332  |#define HW_ICLSTATUS1R_SST26_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST26_SETMASK
                            13070 ; 333  |#define HW_ICLSTATUS1R_SST27_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST27_SETMASK
                            13071 ; 334  |#define HW_ICLSTATUS1R_SST28_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST28_SETMASK
                            13072 ; 335  |#define HW_ICLSTATUS1R_SST29_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST29_SETMASK
                            13073 ; 336  |#define HW_ICLSTATUS1R_SST30_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST30_SETMASK
                            13074 ; 337  |#define HW_ICLSTATUS1R_SST31_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST31_SETMASK
                            13075 ; 338  |#define HW_ICLSTATUS1R_SST32_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST32_SETMASK
                            13076 ; 339  |#define HW_ICLSTATUS1R_SST33_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST33_SETMASK
                            13077 ; 340  |
                            13078 ; 341  |
                            13079 ; 342  |/////////////////////////////////////////////////////////////////////////////////
                            13080 ; 343  |//  Interrupt Collector Priority Defs
                            13081 ; 344  |typedef union
                            13082 ; 345  |{
                            13083 ; 346  |    struct {
                            13084 ; 347  |        unsigned S0P    :3;
                            13085 ; 348  |        unsigned S1P    :3;
                            13086 ; 349  |        unsigned S2P    :3;
                            13087 ; 350  |        unsigned S3P    :3;
                            13088 ; 351  |        unsigned S4P    :3;
                            13089 ; 352  |        unsigned S5P    :3;
                            13090 ; 353  |        unsigned S6P    :3;
                            13091 ; 354  |        unsigned S7P    :3;
                            13092 ; 355  |    } B;
                            13093 ; 356  |    int I;
                            13094 ; 357  |
                            13095 ; 358  |} iclprior0_type;
                            13096 ; 359  |
                            13097 ; 360  |#define HW_ICLPRIOR0R   (*(volatile iclprior0_type _X*) (HW_ICOLL_BASEADDR+4)) /* Interrup
                                  t Collector Register 0 Priority   */
                            13098 ; 361  |
                            13099 ; 362  |#define HW_ICLPRIORR_SP_0 0
                            13100 ; 363  |#define HW_ICLPRIORR_SP_1 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 217

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13101 ; 364  |#define HW_ICLPRIORR_SP_2 2
                            13102 ; 365  |#define HW_ICLPRIORR_SP_3 3
                            13103 ; 366  |#define HW_ICLPRIORR_SP_4 4
                            13104 ; 367  |#define HW_ICLPRIORR_SP_5 5
                            13105 ; 368  |#define HW_ICLPRIORR_SP_6 6
                            13106 ; 369  |#define HW_ICLPRIORR_SP_7 7
                            13107 ; 370  |
                            13108 ; 371  |
                            13109 ; 372  |/////////////////////////////////////////////////////////////////////////////////
                            13110 ; 373  |//  Interrupt Collector Priority 0 Register (HW_ICLPRIOR0R) Bit Positions
                            13111 ; 374  |#define HW_ICLPRIOR0R_S0P_BITPOS 0
                            13112 ; 375  |#define HW_ICLPRIOR0R_S1P_BITPOS 3
                            13113 ; 376  |#define HW_ICLPRIOR0R_S2P_BITPOS 6
                            13114 ; 377  |#define HW_ICLPRIOR0R_S3P_BITPOS 9
                            13115 ; 378  |#define HW_ICLPRIOR0R_S4P_BITPOS 12
                            13116 ; 379  |#define HW_ICLPRIOR0R_S5P_BITPOS 15
                            13117 ; 380  |#define HW_ICLPRIOR0R_S6P_BITPOS 18
                            13118 ; 381  |#define HW_ICLPRIOR0R_S7P_BITPOS 21
                            13119 ; 382  |
                            13120 ; 383  |#define HW_ICLPRIOR0R_S0P_SETMASK 7<<HW_ICLPRIOR0R_S0P_BITPOS
                            13121 ; 384  |#define HW_ICLPRIOR0R_S1P_SETMASK 7<<HW_ICLPRIOR0R_S1P_BITPOS
                            13122 ; 385  |#define HW_ICLPRIOR0R_S2P_SETMASK 7<<HW_ICLPRIOR0R_S2P_BITPOS
                            13123 ; 386  |#define HW_ICLPRIOR0R_S3P_SETMASK 7<<HW_ICLPRIOR0R_S3P_BITPOS
                            13124 ; 387  |#define HW_ICLPRIOR0R_S4P_SETMASK 7<<HW_ICLPRIOR0R_S4P_BITPOS
                            13125 ; 388  |#define HW_ICLPRIOR0R_S5P_SETMASK 7<<HW_ICLPRIOR0R_S5P_BITPOS
                            13126 ; 389  |#define HW_ICLPRIOR0R_S6P_SETMASK 7<<HW_ICLPRIOR0R_S6P_BITPOS
                            13127 ; 390  |#define HW_ICLPRIOR0R_S7P_SETMASK 7<<HW_ICLPRIOR0R_S7P_BITPOS
                            13128 ; 391  |
                            13129 ; 392  |#define HW_ICLPRIOR0R_S0P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S0P_SETMASK
                            13130 ; 393  |#define HW_ICLPRIOR0R_S1P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S1P_SETMASK
                            13131 ; 394  |#define HW_ICLPRIOR0R_S2P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S2P_SETMASK
                            13132 ; 395  |#define HW_ICLPRIOR0R_S3P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S3P_SETMASK
                            13133 ; 396  |#define HW_ICLPRIOR0R_S4P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S4P_SETMASK
                            13134 ; 397  |#define HW_ICLPRIOR0R_S5P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S5P_SETMASK
                            13135 ; 398  |#define HW_ICLPRIOR0R_S6P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S6P_SETMASK
                            13136 ; 399  |#define HW_ICLPRIOR0R_S7P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S7P_SETMASK
                            13137 ; 400  |
                            13138 ; 401  |
                            13139 ; 402  |/////////////////////////////////////////////////////////////////////////////////
                            13140 ; 403  |//  Interrupt Collector Priority 1 Register (HW_ICLPRIOR1R) Bit Positions
                            13141 ; 404  |typedef union
                            13142 ; 405  |{
                            13143 ; 406  |    struct {
                            13144 ; 407  |        unsigned S8P    :3;
                            13145 ; 408  |        unsigned S9P    :3;
                            13146 ; 409  |        unsigned S10P   :3;
                            13147 ; 410  |        unsigned S11P   :3;
                            13148 ; 411  |        unsigned S12P   :3;
                            13149 ; 412  |        unsigned S13P   :3;
                            13150 ; 413  |        unsigned S14P   :3;
                            13151 ; 414  |        unsigned S15P   :3;
                            13152 ; 415  |    } B;
                            13153 ; 416  |    int I;
                            13154 ; 417  |} iclprior1_type;
                            13155 ; 418  |
                            13156 ; 419  |#define HW_ICLPRIOR1R   (*(volatile iclprior1_type _X*) (HW_ICOLL_BASEADDR+5)) /* Interrup
                                  t Collector Register 1 Priority   */
                            13157 ; 420  |
                            13158 ; 421  |#define HW_ICLPRIOR1R_S8P_BITPOS 0
                            13159 ; 422  |#define HW_ICLPRIOR1R_S9P_BITPOS 3
                            13160 ; 423  |#define HW_ICLPRIOR1R_S10P_BITPOS 6
                            13161 ; 424  |#define HW_ICLPRIOR1R_S11P_BITPOS 9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 218

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13162 ; 425  |#define HW_ICLPRIOR1R_S12P_BITPOS 12
                            13163 ; 426  |#define HW_ICLPRIOR1R_S13P_BITPOS 15
                            13164 ; 427  |#define HW_ICLPRIOR1R_S14P_BITPOS 18
                            13165 ; 428  |#define HW_ICLPRIOR1R_S15P_BITPOS 21
                            13166 ; 429  |
                            13167 ; 430  |#define HW_ICLPRIOR1R_S8P_SETMASK 7<<HW_ICLPRIOR1R_S8P_BITPOS
                            13168 ; 431  |#define HW_ICLPRIOR1R_S9P_SETMASK 7<<HW_ICLPRIOR1R_S9P_BITPOS
                            13169 ; 432  |#define HW_ICLPRIOR1R_S10P_SETMASK 7<<HW_ICLPRIOR1R_S10P_BITPOS
                            13170 ; 433  |#define HW_ICLPRIOR1R_S11P_SETMASK 7<<HW_ICLPRIOR1R_S11P_BITPOS
                            13171 ; 434  |#define HW_ICLPRIOR1R_S12P_SETMASK 7<<HW_ICLPRIOR1R_S12P_BITPOS
                            13172 ; 435  |#define HW_ICLPRIOR1R_S13P_SETMASK 7<<HW_ICLPRIOR1R_S13P_BITPOS
                            13173 ; 436  |#define HW_ICLPRIOR1R_S14P_SETMASK 7<<HW_ICLPRIOR1R_S14P_BITPOS
                            13174 ; 437  |#define HW_ICLPRIOR1R_S15P_SETMASK 7<<HW_ICLPRIOR1R_S15P_BITPOS
                            13175 ; 438  |
                            13176 ; 439  |#define HW_ICLPRIOR1R_S8P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S8P_SETMASK
                            13177 ; 440  |#define HW_ICLPRIOR1R_S9P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S9P_SETMASK
                            13178 ; 441  |#define HW_ICLPRIOR1R_S10P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S10P_SETMASK
                            13179 ; 442  |#define HW_ICLPRIOR1R_S11P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S11P_SETMASK
                            13180 ; 443  |#define HW_ICLPRIOR1R_S12P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S12P_SETMASK
                            13181 ; 444  |#define HW_ICLPRIOR1R_S13P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S13P_SETMASK
                            13182 ; 445  |#define HW_ICLPRIOR1R_S14P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S14P_SETMASK
                            13183 ; 446  |#define HW_ICLPRIOR1R_S15P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S15P_SETMASK
                            13184 ; 447  |
                            13185 ; 448  |
                            13186 ; 449  |/////////////////////////////////////////////////////////////////////////////////
                            13187 ; 450  |//  Interrupt Collector Priority 2 Register (HW_ICLPRI2R) Bit Positions
                            13188 ; 451  |typedef union               /* Interrupt Collector Priority 2 Register      */
                            13189 ; 452  |{
                            13190 ; 453  |    struct {
                            13191 ; 454  |        unsigned S16P   :3;
                            13192 ; 455  |        unsigned S17P   :3;
                            13193 ; 456  |        unsigned S18P   :3;
                            13194 ; 457  |        unsigned S19P   :3;
                            13195 ; 458  |        unsigned S20P   :3;
                            13196 ; 459  |        unsigned S21P   :3;
                            13197 ; 460  |        unsigned S22P   :3;
                            13198 ; 461  |        unsigned S23P   :3;
                            13199 ; 462  |    } B;
                            13200 ; 463  |    int I;
                            13201 ; 464  |} iclprior2_type;
                            13202 ; 465  |#define HW_ICLPRIOR2R   (*(volatile iclprior2_type _X*) (HW_ICOLL_BASEADDR+6)) /* Interrup
                                  t Collector Register 2 Priority   */
                            13203 ; 466  |#define HW_ICLPRIOR2R_S16P_BITPOS 0
                            13204 ; 467  |#define HW_ICLPRIOR2R_S17P_BITPOS 3
                            13205 ; 468  |#define HW_ICLPRIOR2R_S18P_BITPOS 6
                            13206 ; 469  |#define HW_ICLPRIOR2R_S19P_BITPOS 9
                            13207 ; 470  |#define HW_ICLPRIOR2R_S20P_BITPOS 12
                            13208 ; 471  |#define HW_ICLPRIOR2R_S21P_BITPOS 15
                            13209 ; 472  |#define HW_ICLPRIOR2R_S22P_BITPOS 18
                            13210 ; 473  |#define HW_ICLPRIOR2R_S23P_BITPOS 21
                            13211 ; 474  |
                            13212 ; 475  |#define HW_ICLPRIOR2R_S16P_SETMASK 7<<HW_ICLPRIOR2R_S16P_BITPOS
                            13213 ; 476  |#define HW_ICLPRIOR2R_S17P_SETMASK 7<<HW_ICLPRIOR2R_S17P_BITPOS
                            13214 ; 477  |#define HW_ICLPRIOR2R_S18P_SETMASK 7<<HW_ICLPRIOR2R_S18P_BITPOS
                            13215 ; 478  |#define HW_ICLPRIOR2R_S19P_SETMASK 7<<HW_ICLPRIOR2R_S19P_BITPOS
                            13216 ; 479  |#define HW_ICLPRIOR2R_S20P_SETMASK 7<<HW_ICLPRIOR2R_S20P_BITPOS
                            13217 ; 480  |#define HW_ICLPRIOR2R_S21P_SETMASK 7<<HW_ICLPRIOR2R_S21P_BITPOS
                            13218 ; 481  |#define HW_ICLPRIOR2R_S22P_SETMASK 7<<HW_ICLPRIOR2R_S22P_BITPOS
                            13219 ; 482  |#define HW_ICLPRIOR2R_S23P_SETMASK 7<<HW_ICLPRIOR2R_S23P_BITPOS
                            13220 ; 483  |
                            13221 ; 484  |#define HW_ICLPRIOR2R_S16P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S16P_SETMASK
                            13222 ; 485  |#define HW_ICLPRIOR2R_S17P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S17P_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 219

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13223 ; 486  |#define HW_ICLPRIOR2R_S18P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S18P_SETMASK
                            13224 ; 487  |#define HW_ICLPRIOR2R_S19P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S19P_SETMASK
                            13225 ; 488  |#define HW_ICLPRIOR2R_S20P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S20P_SETMASK
                            13226 ; 489  |#define HW_ICLPRIOR2R_S21P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S21P_SETMASK
                            13227 ; 490  |#define HW_ICLPRIOR2R_S22P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S22P_SETMASK
                            13228 ; 491  |#define HW_ICLPRIOR2R_S23P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S23P_SETMASK
                            13229 ; 492  |
                            13230 ; 493  |
                            13231 ; 494  |/////////////////////////////////////////////////////////////////////////////////
                            13232 ; 495  |//  Interrupt Collector Priority 3 Register (HW_ICLPRI3R) Bit Positions
                            13233 ; 496  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            13234 ; 497  |{
                            13235 ; 498  |    struct {
                            13236 ; 499  |        unsigned S24P   :3;
                            13237 ; 500  |        unsigned S25P   :3;
                            13238 ; 501  |        unsigned S26P   :3;
                            13239 ; 502  |        unsigned S27P   :3;
                            13240 ; 503  |        unsigned S28P   :3;
                            13241 ; 504  |        unsigned S29P   :3;
                            13242 ; 505  |        unsigned S30P   :3;
                            13243 ; 506  |        unsigned S31P   :3;
                            13244 ; 507  |    } B;
                            13245 ; 508  |    int I;
                            13246 ; 509  |} iclprior3_type;
                            13247 ; 510  |#define HW_ICLPRIOR3R   (*(volatile iclprior3_type _X*) (HW_ICOLL_BASEADDR+7)) /* Interrup
                                  t Collector Register 3 Priority   */
                            13248 ; 511  |
                            13249 ; 512  |#define HW_ICLPRIOR3R_S24P_BITPOS 0
                            13250 ; 513  |#define HW_ICLPRIOR3R_S25P_BITPOS 3
                            13251 ; 514  |#define HW_ICLPRIOR3R_S26P_BITPOS 6
                            13252 ; 515  |#define HW_ICLPRIOR3R_S27P_BITPOS 9
                            13253 ; 516  |#define HW_ICLPRIOR3R_S28P_BITPOS 12
                            13254 ; 517  |#define HW_ICLPRIOR3R_S29P_BITPOS 15
                            13255 ; 518  |#define HW_ICLPRIOR3R_S30P_BITPOS 18
                            13256 ; 519  |#define HW_ICLPRIOR3R_S31P_BITPOS 21
                            13257 ; 520  |
                            13258 ; 521  |#define HW_ICLPRIOR3R_S24P_SETMASK 7<<HW_ICLPRIOR3R_S24P_BITPOS
                            13259 ; 522  |#define HW_ICLPRIOR3R_S25P_SETMASK 7<<HW_ICLPRIOR3R_S25P_BITPOS
                            13260 ; 523  |#define HW_ICLPRIOR3R_S26P_SETMASK 7<<HW_ICLPRIOR3R_S26P_BITPOS
                            13261 ; 524  |#define HW_ICLPRIOR3R_S27P_SETMASK 7<<HW_ICLPRIOR3R_S27P_BITPOS
                            13262 ; 525  |#define HW_ICLPRIOR3R_S28P_SETMASK 7<<HW_ICLPRIOR3R_S28P_BITPOS
                            13263 ; 526  |#define HW_ICLPRIOR3R_S29P_SETMASK 7<<HW_ICLPRIOR3R_S29P_BITPOS
                            13264 ; 527  |#define HW_ICLPRIOR3R_S30P_SETMASK 7<<HW_ICLPRIOR3R_S30P_BITPOS
                            13265 ; 528  |#define HW_ICLPRIOR3R_S31P_SETMASK 7<<HW_ICLPRIOR3R_S31P_BITPOS
                            13266 ; 529  |
                            13267 ; 530  |#define HW_ICLPRIOR3R_S24P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S24P_SETMASK
                            13268 ; 531  |#define HW_ICLPRIOR3R_S25P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S25P_SETMASK
                            13269 ; 532  |#define HW_ICLPRIOR3R_S26P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S26P_SETMASK
                            13270 ; 533  |#define HW_ICLPRIOR3R_S27P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S27P_SETMASK
                            13271 ; 534  |#define HW_ICLPRIOR3R_S28P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S28P_SETMASK
                            13272 ; 535  |#define HW_ICLPRIOR3R_S29P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S29P_SETMASK
                            13273 ; 536  |#define HW_ICLPRIOR3R_S30P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S30P_SETMASK
                            13274 ; 537  |#define HW_ICLPRIOR3R_S31P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S31P_SETMASK
                            13275 ; 538  |
                            13276 ; 539  |
                            13277 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                            13278 ; 541  |//  Interrupt Collector Priority 4 Register (HW_ICLPRI4R) Bit Positions
                            13279 ; 542  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            13280 ; 543  |{
                            13281 ; 544  |    struct {
                            13282 ; 545  |        unsigned S32P   :3;
                            13283 ; 546  |        unsigned S33P   :3;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 220

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13284 ; 547  |    } B;
                            13285 ; 548  |    int I;
                            13286 ; 549  |} iclprior4_type;
                            13287 ; 550  |#define HW_ICLPRIOR4R (*(volatile iclprior4_type _X*) (HW_ICOLL_BASEADDR+17)) /* Interrupt
                                   Collector Register 4 Priority   */
                            13288 ; 551  |
                            13289 ; 552  |#define HW_ICLPRIOR4R_S32P_BITPOS 0
                            13290 ; 553  |#define HW_ICLPRIOR4R_S33P_BITPOS 3
                            13291 ; 554  |
                            13292 ; 555  |#define HW_ICLPRIOR4R_S32P_SETMASK 7<<HW_ICLPRIOR4R_S32P_BITPOS
                            13293 ; 556  |#define HW_ICLPRIOR4R_S33P_SETMASK 7<<HW_ICLPRIOR4R_S33P_BITPOS
                            13294 ; 557  |
                            13295 ; 558  |#define HW_ICLPRIOR4R_S32P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S32P_SETMASK
                            13296 ; 559  |#define HW_ICLPRIOR4R_S33P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S33P_SETMASK
                            13297 ; 560  |
                            13298 ; 561  |
                            13299 ; 562  |/////////////////////////////////////////////////////////////////////////////////
                            13300 ; 563  |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            13301 ; 564  |typedef union               /* Interrupt Collector Steering 0 Register      */
                            13302 ; 565  |{
                            13303 ; 566  |    struct {
                            13304 ; 567  |        unsigned S0S    :2;
                            13305 ; 568  |        unsigned S1S    :2;
                            13306 ; 569  |        unsigned S2S    :2;
                            13307 ; 570  |        unsigned S3S    :2;
                            13308 ; 571  |        unsigned S4S    :2;
                            13309 ; 572  |        unsigned S5S    :2;
                            13310 ; 573  |        unsigned S6S    :2;
                            13311 ; 574  |        unsigned S7S    :2;
                            13312 ; 575  |        unsigned S8S    :2;
                            13313 ; 576  |        unsigned S9S    :2;
                            13314 ; 577  |        unsigned S10S   :2;
                            13315 ; 578  |        unsigned S11S   :2;
                            13316 ; 579  |    } B;
                            13317 ; 580  |    int I;
                            13318 ; 581  |} iclsteer0_type;
                            13319 ; 582  |#define HW_ICLSTEER0R   (*(volatile iclsteer0_type _X*) (HW_ICOLL_BASEADDR+8)) /* Interrup
                                  t Collector Steering Register 0   */
                            13320 ; 583  |
                            13321 ; 584  |#define HW_ICLSTEER0R_S0P_BITPOS 0
                            13322 ; 585  |#define HW_ICLSTEER0R_S1P_BITPOS 2
                            13323 ; 586  |#define HW_ICLSTEER0R_S2P_BITPOS 4
                            13324 ; 587  |#define HW_ICLSTEER0R_S3P_BITPOS 6
                            13325 ; 588  |#define HW_ICLSTEER0R_S4P_BITPOS 8
                            13326 ; 589  |#define HW_ICLSTEER0R_S5P_BITPOS 10
                            13327 ; 590  |#define HW_ICLSTEER0R_S6P_BITPOS 12
                            13328 ; 591  |#define HW_ICLSTEER0R_S7P_BITPOS 14
                            13329 ; 592  |#define HW_ICLSTEER0R_S8P_BITPOS 16
                            13330 ; 593  |#define HW_ICLSTEER0R_S9P_BITPOS 18
                            13331 ; 594  |#define HW_ICLSTEER0R_S10P_BITPOS 20
                            13332 ; 595  |#define HW_ICLSTEER0R_S11P_BITPOS 22
                            13333 ; 596  |
                            13334 ; 597  |#define HW_ICLSTEER0R_S0P_SETMASK 3<<HW_ICLSTEER0R_S0P_BITPOS
                            13335 ; 598  |#define HW_ICLSTEER0R_S1P_SETMASK 3<<HW_ICLSTEER0R_S1P_BITPOS
                            13336 ; 599  |#define HW_ICLSTEER0R_S2P_SETMASK 3<<HW_ICLSTEER0R_S2P_BITPOS
                            13337 ; 600  |#define HW_ICLSTEER0R_S3P_SETMASK 3<<HW_ICLSTEER0R_S3P_BITPOS
                            13338 ; 601  |#define HW_ICLSTEER0R_S4P_SETMASK 3<<HW_ICLSTEER0R_S4P_BITPOS
                            13339 ; 602  |#define HW_ICLSTEER0R_S5P_SETMASK 3<<HW_ICLSTEER0R_S5P_BITPOS
                            13340 ; 603  |#define HW_ICLSTEER0R_S6P_SETMASK 3<<HW_ICLSTEER0R_S6P_BITPOS
                            13341 ; 604  |#define HW_ICLSTEER0R_S7P_SETMASK 3<<HW_ICLSTEER0R_S7P_BITPOS
                            13342 ; 605  |#define HW_ICLSTEER0R_S8P_SETMASK 3<<HW_ICLSTEER0R_S8P_BITPOS
                            13343 ; 606  |#define HW_ICLSTEER0R_S9P_SETMASK 3<<HW_ICLSTEER0R_S9P_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 221

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13344 ; 607  |#define HW_ICLSTEER0R_S10P_SETMASK 3<<HW_ICLSTEER0R_S10P_BITPOS
                            13345 ; 608  |#define HW_ICLSTEER0R_S11P_SETMASK 3<<HW_ICLSTEER0R_S11P_BITPOS
                            13346 ; 609  |
                            13347 ; 610  |#define HW_ICLSTEER0R_S0P_CLRMASK ~(WORD)HW_ICLSTEER0R_S0P_SETMASK
                            13348 ; 611  |#define HW_ICLSTEER0R_S1P_CLRMASK ~(WORD)HW_ICLSTEER0R_S1P_SETMASK
                            13349 ; 612  |#define HW_ICLSTEER0R_S2P_CLRMASK ~(WORD)HW_ICLSTEER0R_S2P_SETMASK
                            13350 ; 613  |#define HW_ICLSTEER0R_S3P_CLRMASK ~(WORD)HW_ICLSTEER0R_S3P_SETMASK
                            13351 ; 614  |#define HW_ICLSTEER0R_S4P_CLRMASK ~(WORD)HW_ICLSTEER0R_S4P_SETMASK
                            13352 ; 615  |#define HW_ICLSTEER0R_S5P_CLRMASK ~(WORD)HW_ICLSTEER0R_S5P_SETMASK
                            13353 ; 616  |#define HW_ICLSTEER0R_S6P_CLRMASK ~(WORD)HW_ICLSTEER0R_S6P_SETMASK
                            13354 ; 617  |#define HW_ICLSTEER0R_S7P_CLRMASK ~(WORD)HW_ICLSTEER0R_S7P_SETMASK
                            13355 ; 618  |#define HW_ICLSTEER0R_S8P_CLRMASK ~(WORD)HW_ICLSTEER0R_S8P_SETMASK
                            13356 ; 619  |#define HW_ICLSTEER0R_S9P_CLRMASK ~(WORD)HW_ICLSTEER0R_S9P_SETMASK
                            13357 ; 620  |#define HW_ICLSTEER0R_S10P_CLRMASK ~(WORD)HW_ICLSTEER0R_S10P_SETMASK
                            13358 ; 621  |#define HW_ICLSTEER0R_S11P_CLRMASK ~(WORD)HW_ICLSTEER0R_S11P_SETMASK
                            13359 ; 622  |
                            13360 ; 623  |
                            13361 ; 624  |/////////////////////////////////////////////////////////////////////////////////
                            13362 ; 625  |//  Interrupt Collector Steering 1 Register (HW_ICLSTEER1R) Bit Positions
                            13363 ; 626  |typedef union               /* Interrupt Collector Steering 1 Register      */
                            13364 ; 627  |{
                            13365 ; 628  |    struct {
                            13366 ; 629  |        unsigned S12S   :2;
                            13367 ; 630  |        unsigned S13S   :2;
                            13368 ; 631  |        unsigned S14S   :2;
                            13369 ; 632  |        unsigned S15S   :2;
                            13370 ; 633  |        unsigned S16S   :2;
                            13371 ; 634  |        unsigned S17S   :2;
                            13372 ; 635  |        unsigned S18S   :2;
                            13373 ; 636  |        unsigned S19S   :2;
                            13374 ; 637  |        unsigned S20S   :2;
                            13375 ; 638  |        unsigned S21S   :2;
                            13376 ; 639  |        unsigned S22S   :2;
                            13377 ; 640  |        unsigned S23S   :2;
                            13378 ; 641  |    } B;
                            13379 ; 642  |    int I;
                            13380 ; 643  |} iclsteer1_type;
                            13381 ; 644  |#define HW_ICLSTEER1R   (*(volatile iclsteer1_type _X*) (HW_ICOLL_BASEADDR+9)) /* Interrup
                                  t Collector Steering Register 1   */
                            13382 ; 645  |#define HW_ICLSTEER1R_S12P_BITPOS 0
                            13383 ; 646  |#define HW_ICLSTEER1R_S13P_BITPOS 2
                            13384 ; 647  |#define HW_ICLSTEER1R_S14P_BITPOS 4
                            13385 ; 648  |#define HW_ICLSTEER1R_S15P_BITPOS 6
                            13386 ; 649  |#define HW_ICLSTEER1R_S16P_BITPOS 8
                            13387 ; 650  |#define HW_ICLSTEER1R_S17P_BITPOS 10
                            13388 ; 651  |#define HW_ICLSTEER1R_S18P_BITPOS 12
                            13389 ; 652  |#define HW_ICLSTEER1R_S19P_BITPOS 14
                            13390 ; 653  |#define HW_ICLSTEER1R_S20P_BITPOS 16
                            13391 ; 654  |#define HW_ICLSTEER1R_S21P_BITPOS 18
                            13392 ; 655  |#define HW_ICLSTEER1R_S22P_BITPOS 20
                            13393 ; 656  |#define HW_ICLSTEER1R_S23P_BITPOS 22
                            13394 ; 657  |
                            13395 ; 658  |#define HW_ICLSTEER1R_S12P_SETMASK 3<<HW_ICLSTEER1R_S12P_BITPOS
                            13396 ; 659  |#define HW_ICLSTEER1R_S13P_SETMASK 3<<HW_ICLSTEER1R_S13P_BITPOS
                            13397 ; 660  |#define HW_ICLSTEER1R_S14P_SETMASK 3<<HW_ICLSTEER1R_S14P_BITPOS
                            13398 ; 661  |#define HW_ICLSTEER1R_S15P_SETMASK 3<<HW_ICLSTEER1R_S15P_BITPOS
                            13399 ; 662  |#define HW_ICLSTEER1R_S16P_SETMASK 3<<HW_ICLSTEER1R_S16P_BITPOS
                            13400 ; 663  |#define HW_ICLSTEER1R_S17P_SETMASK 3<<HW_ICLSTEER1R_S17P_BITPOS
                            13401 ; 664  |#define HW_ICLSTEER1R_S18P_SETMASK 3<<HW_ICLSTEER1R_S18P_BITPOS
                            13402 ; 665  |#define HW_ICLSTEER1R_S19P_SETMASK 3<<HW_ICLSTEER1R_S19P_BITPOS
                            13403 ; 666  |#define HW_ICLSTEER1R_S20P_SETMASK 3<<HW_ICLSTEER1R_S20P_BITPOS
                            13404 ; 667  |#define HW_ICLSTEER1R_S21P_SETMASK 3<<HW_ICLSTEER1R_S21P_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 222

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13405 ; 668  |#define HW_ICLSTEER1R_S22P_SETMASK 3<<HW_ICLSTEER1R_S22P_BITPOS
                            13406 ; 669  |#define HW_ICLSTEER1R_S23P_SETMASK 3<<HW_ICLSTEER1R_S23P_BITPOS
                            13407 ; 670  |
                            13408 ; 671  |#define HW_ICLSTEER1R_S12P_CLRMASK ~(WORD)HW_ICLSTEER1R_S12P_SETMASK
                            13409 ; 672  |#define HW_ICLSTEER1R_S13P_CLRMASK ~(WORD)HW_ICLSTEER1R_S13P_SETMASK
                            13410 ; 673  |#define HW_ICLSTEER1R_S14P_CLRMASK ~(WORD)HW_ICLSTEER1R_S14P_SETMASK
                            13411 ; 674  |#define HW_ICLSTEER1R_S15P_CLRMASK ~(WORD)HW_ICLSTEER1R_S15P_SETMASK
                            13412 ; 675  |#define HW_ICLSTEER1R_S16P_CLRMASK ~(WORD)HW_ICLSTEER1R_S16P_SETMASK
                            13413 ; 676  |#define HW_ICLSTEER1R_S17P_CLRMASK ~(WORD)HW_ICLSTEER1R_S17P_SETMASK
                            13414 ; 677  |#define HW_ICLSTEER1R_S18P_CLRMASK ~(WORD)HW_ICLSTEER1R_S18P_SETMASK
                            13415 ; 678  |#define HW_ICLSTEER1R_S19P_CLRMASK ~(WORD)HW_ICLSTEER1R_S19P_SETMASK
                            13416 ; 679  |#define HW_ICLSTEER1R_S20P_CLRMASK ~(WORD)HW_ICLSTEER1R_S20P_SETMASK
                            13417 ; 680  |#define HW_ICLSTEER1R_S21P_CLRMASK ~(WORD)HW_ICLSTEER1R_S21P_SETMASK
                            13418 ; 681  |#define HW_ICLSTEER1R_S22P_CLRMASK ~(WORD)HW_ICLSTEER1R_S22P_SETMASK
                            13419 ; 682  |#define HW_ICLSTEER1R_S23P_CLRMASK ~(WORD)HW_ICLSTEER1R_S23P_SETMASK
                            13420 ; 683  |
                            13421 ; 684  |
                            13422 ; 685  |/////////////////////////////////////////////////////////////////////////////////
                            13423 ; 686  |//  Interrupt Collector Steering 2 Register (HW_ICLSTEER2R) Bit Positions
                            13424 ; 687  |typedef union               /* Interrupt Collector Steering 2 Register      */
                            13425 ; 688  |{
                            13426 ; 689  |    struct {
                            13427 ; 690  |        unsigned S24S   :2;
                            13428 ; 691  |        unsigned S25S   :2;
                            13429 ; 692  |        unsigned S26S   :2;
                            13430 ; 693  |        unsigned S27S   :2;
                            13431 ; 694  |        unsigned S28S   :2;
                            13432 ; 695  |        unsigned S29S   :2;
                            13433 ; 696  |        unsigned S30S   :2;
                            13434 ; 697  |        unsigned S31S   :2;
                            13435 ; 698  |        unsigned S32S   :2;
                            13436 ; 699  |        unsigned S33S   :2;
                            13437 ; 700  |    } B;
                            13438 ; 701  |    int I;
                            13439 ; 702  |} iclsteer2_type;
                            13440 ; 703  |#define HW_ICLSTEER2R   (*(volatile iclsteer2_type _X*) (HW_ICOLL_BASEADDR+10)) /* Interru
                                  pt Collector Steering Register 2  */
                            13441 ; 704  |
                            13442 ; 705  |#define HW_ICLSTEER2R_S24P_BITPOS 0
                            13443 ; 706  |#define HW_ICLSTEER2R_S25P_BITPOS 2
                            13444 ; 707  |#define HW_ICLSTEER2R_S26P_BITPOS 4
                            13445 ; 708  |#define HW_ICLSTEER2R_S27P_BITPOS 6
                            13446 ; 709  |#define HW_ICLSTEER2R_S28P_BITPOS 8
                            13447 ; 710  |#define HW_ICLSTEER2R_S29P_BITPOS 10
                            13448 ; 711  |#define HW_ICLSTEER2R_S30P_BITPOS 12
                            13449 ; 712  |#define HW_ICLSTEER2R_S31P_BITPOS 14
                            13450 ; 713  |#define HW_ICLSTEER2R_S32P_BITPOS 16
                            13451 ; 714  |#define HW_ICLSTEER2R_S33P_BITPOS 18
                            13452 ; 715  |
                            13453 ; 716  |#define HW_ICLSTEER2R_S24P_SETMASK 3<<HW_ICLSTEER2R_S24P_BITPOS
                            13454 ; 717  |#define HW_ICLSTEER2R_S25P_SETMASK 3<<HW_ICLSTEER2R_S25P_BITPOS
                            13455 ; 718  |#define HW_ICLSTEER2R_S26P_SETMASK 3<<HW_ICLSTEER2R_S26P_BITPOS
                            13456 ; 719  |#define HW_ICLSTEER2R_S27P_SETMASK 3<<HW_ICLSTEER2R_S27P_BITPOS
                            13457 ; 720  |#define HW_ICLSTEER2R_S28P_SETMASK 3<<HW_ICLSTEER2R_S28P_BITPOS
                            13458 ; 721  |#define HW_ICLSTEER2R_S29P_SETMASK 3<<HW_ICLSTEER2R_S29P_BITPOS
                            13459 ; 722  |#define HW_ICLSTEER2R_S30P_SETMASK 3<<HW_ICLSTEER2R_S30P_BITPOS
                            13460 ; 723  |#define HW_ICLSTEER2R_S31P_SETMASK 3<<HW_ICLSTEER2R_S31P_BITPOS
                            13461 ; 724  |#define HW_ICLSTEER2R_S32P_SETMASK 3<<HW_ICLSTEER2R_S32P_BITPOS
                            13462 ; 725  |#define HW_ICLSTEER2R_S33P_SETMASK 3<<HW_ICLSTEER2R_S33P_BITPOS
                            13463 ; 726  |
                            13464 ; 727  |#define HW_ICLSTEER2R_S24P_CLRMASK ~(WORD)HW_ICLSTEER2R_S24P_SETMASK
                            13465 ; 728  |#define HW_ICLSTEER2R_S25P_CLRMASK ~(WORD)HW_ICLSTEER2R_S25P_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 223

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13466 ; 729  |#define HW_ICLSTEER2R_S26P_CLRMASK ~(WORD)HW_ICLSTEER2R_S26P_SETMASK
                            13467 ; 730  |#define HW_ICLSTEER2R_S27P_CLRMASK ~(WORD)HW_ICLSTEER2R_S27P_SETMASK
                            13468 ; 731  |#define HW_ICLSTEER2R_S28P_CLRMASK ~(WORD)HW_ICLSTEER2R_S28P_SETMASK
                            13469 ; 732  |#define HW_ICLSTEER2R_S29P_CLRMASK ~(WORD)HW_ICLSTEER2R_S29P_SETMASK
                            13470 ; 733  |#define HW_ICLSTEER2R_S30P_CLRMASK ~(WORD)HW_ICLSTEER2R_S30P_SETMASK
                            13471 ; 734  |#define HW_ICLSTEER2R_S31P_CLRMASK ~(WORD)HW_ICLSTEER2R_S31P_SETMASK
                            13472 ; 735  |#define HW_ICLSTEER2R_S32P_CLRMASK ~(WORD)HW_ICLSTEER2R_S32P_SETMASK
                            13473 ; 736  |#define HW_ICLSTEER2R_S33P_CLRMASK ~(WORD)HW_ICLSTEER2R_S33P_SETMASK
                            13474 ; 737  |
                            13475 ; 738  |
                            13476 ; 739  |/////////////////////////////////////////////////////////////////////////////////
                            13477 ; 740  |//  Interrupt Collector Debug Force 0 Register (HW_ICLFORCE0R) Bit Positions
                            13478 ; 741  |typedef union               /* Interrupt Collector Debug Force 0 Register       */
                            13479 ; 742  |{
                            13480 ; 743  |    struct {
                            13481 ; 744  |        int S0FV        :1;
                            13482 ; 745  |        int S1FV        :1;
                            13483 ; 746  |        int S2FV        :1;
                            13484 ; 747  |        int S3FV        :1;
                            13485 ; 748  |        int S4FV        :1;
                            13486 ; 749  |        int S5FV        :1;
                            13487 ; 750  |        int S6FV        :1;
                            13488 ; 751  |        int S7FV        :1;
                            13489 ; 752  |        int S8FV        :1;
                            13490 ; 753  |        int S9FV        :1;
                            13491 ; 754  |        int S10FV       :1;
                            13492 ; 755  |        int S11FV       :1;
                            13493 ; 756  |        int S12FV       :1;
                            13494 ; 757  |        int S13FV       :1;
                            13495 ; 758  |        int S14FV       :1;
                            13496 ; 759  |        int S15FV       :1;
                            13497 ; 760  |        int S16FV       :1;
                            13498 ; 761  |        int S17FV       :1;
                            13499 ; 762  |        int S18FV       :1;
                            13500 ; 763  |        int S19FV       :1;
                            13501 ; 764  |        int S20FV       :1;
                            13502 ; 765  |        int S21FV       :1;
                            13503 ; 766  |        int S22FV       :1;
                            13504 ; 767  |        int S23FV       :1;
                            13505 ; 768  |    } B;
                            13506 ; 769  |    int I;
                            13507 ; 770  |} iclforce0_type;
                            13508 ; 771  |#define HW_ICLFORCE0R   (*(volatile iclforce0_type _X*) (HW_ICOLL_BASEADDR+11)) /* Interru
                                  pt Collector Debug Force Register 0   */
                            13509 ; 772  |#define HW_ICLFORCE0R_S0FV_BITPOS 0
                            13510 ; 773  |#define HW_ICLFORCE0R_S1FV_BITPOS 1
                            13511 ; 774  |#define HW_ICLFORCE0R_S2FV_BITPOS 2
                            13512 ; 775  |#define HW_ICLFORCE0R_S3FV_BITPOS 3
                            13513 ; 776  |#define HW_ICLFORCE0R_S4FV_BITPOS 4
                            13514 ; 777  |#define HW_ICLFORCE0R_S5FV_BITPOS 5
                            13515 ; 778  |#define HW_ICLFORCE0R_S6FV_BITPOS 6
                            13516 ; 779  |#define HW_ICLFORCE0R_S7FV_BITPOS 7
                            13517 ; 780  |#define HW_ICLFORCE0R_S8FV_BITPOS 8
                            13518 ; 781  |#define HW_ICLFORCE0R_S9FV_BITPOS 9
                            13519 ; 782  |#define HW_ICLFORCE0R_S10FV_BITPOS 10
                            13520 ; 783  |#define HW_ICLFORCE0R_S11FV_BITPOS 11
                            13521 ; 784  |#define HW_ICLFORCE0R_S12FV_BITPOS 12
                            13522 ; 785  |#define HW_ICLFORCE0R_S13FV_BITPOS 13
                            13523 ; 786  |#define HW_ICLFORCE0R_S14FV_BITPOS 14
                            13524 ; 787  |#define HW_ICLFORCE0R_S15FV_BITPOS 15
                            13525 ; 788  |#define HW_ICLFORCE0R_S16FV_BITPOS 16
                            13526 ; 789  |#define HW_ICLFORCE0R_S17FV_BITPOS 17
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 224

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13527 ; 790  |#define HW_ICLFORCE0R_S18FV_BITPOS 18
                            13528 ; 791  |#define HW_ICLFORCE0R_S19FV_BITPOS 19
                            13529 ; 792  |#define HW_ICLFORCE0R_S20FV_BITPOS 20
                            13530 ; 793  |#define HW_ICLFORCE0R_S21FV_BITPOS 21
                            13531 ; 794  |#define HW_ICLFORCE0R_S22FV_BITPOS 22
                            13532 ; 795  |#define HW_ICLFORCE0R_S23FV_BITPOS 23
                            13533 ; 796  |
                            13534 ; 797  |#define HW_ICLFORCE0R_S0FV_SETMASK 1<<HW_ICLFORCE0R_S0FV_BITPOS
                            13535 ; 798  |#define HW_ICLFORCE0R_S1FV_SETMASK 1<<HW_ICLFORCE0R_S1FV_BITPOS
                            13536 ; 799  |#define HW_ICLFORCE0R_S2FV_SETMASK 1<<HW_ICLFORCE0R_S2FV_BITPOS
                            13537 ; 800  |#define HW_ICLFORCE0R_S3FV_SETMASK 1<<HW_ICLFORCE0R_S3FV_BITPOS
                            13538 ; 801  |#define HW_ICLFORCE0R_S4FV_SETMASK 1<<HW_ICLFORCE0R_S4FV_BITPOS
                            13539 ; 802  |#define HW_ICLFORCE0R_S5FV_SETMASK 1<<HW_ICLFORCE0R_S5FV_BITPOS
                            13540 ; 803  |#define HW_ICLFORCE0R_S6FV_SETMASK 1<<HW_ICLFORCE0R_S6FV_BITPOS
                            13541 ; 804  |#define HW_ICLFORCE0R_S7FV_SETMASK 1<<HW_ICLFORCE0R_S7FV_BITPOS
                            13542 ; 805  |#define HW_ICLFORCE0R_S8FV_SETMASK 1<<HW_ICLFORCE0R_S8FV_BITPOS
                            13543 ; 806  |#define HW_ICLFORCE0R_S9FV_SETMASK 1<<HW_ICLFORCE0R_S9FV_BITPOS
                            13544 ; 807  |#define HW_ICLFORCE0R_S10FV_SETMASK 1<<HW_ICLFORCE0R_S10FV_BITPOS
                            13545 ; 808  |#define HW_ICLFORCE0R_S11FV_SETMASK 1<<HW_ICLFORCE0R_S11FV_BITPOS
                            13546 ; 809  |#define HW_ICLFORCE0R_S12FV_SETMASK 1<<HW_ICLFORCE0R_S12FV_BITPOS
                            13547 ; 810  |#define HW_ICLFORCE0R_S13FV_SETMASK 1<<HW_ICLFORCE0R_S13FV_BITPOS
                            13548 ; 811  |#define HW_ICLFORCE0R_S14FV_SETMASK 1<<HW_ICLFORCE0R_S14FV_BITPOS
                            13549 ; 812  |#define HW_ICLFORCE0R_S15FV_SETMASK 1<<HW_ICLFORCE0R_S15FV_BITPOS
                            13550 ; 813  |#define HW_ICLFORCE0R_S16FV_SETMASK 1<<HW_ICLFORCE0R_S16FV_BITPOS
                            13551 ; 814  |#define HW_ICLFORCE0R_S17FV_SETMASK 1<<HW_ICLFORCE0R_S17FV_BITPOS
                            13552 ; 815  |#define HW_ICLFORCE0R_S18FV_SETMASK 1<<HW_ICLFORCE0R_S18FV_BITPOS
                            13553 ; 816  |#define HW_ICLFORCE0R_S19FV_SETMASK 1<<HW_ICLFORCE0R_S19FV_BITPOS
                            13554 ; 817  |#define HW_ICLFORCE0R_S20FV_SETMASK 1<<HW_ICLFORCE0R_S20FV_BITPOS
                            13555 ; 818  |#define HW_ICLFORCE0R_S21FV_SETMASK 1<<HW_ICLFORCE0R_S21FV_BITPOS
                            13556 ; 819  |#define HW_ICLFORCE0R_S22FV_SETMASK 1<<HW_ICLFORCE0R_S22FV_BITPOS
                            13557 ; 820  |#define HW_ICLFORCE0R_S23FV_SETMASK 1<<HW_ICLFORCE0R_S23FV_BITPOS
                            13558 ; 821  |
                            13559 ; 822  |#define HW_ICLFORCE0R_S0FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S0FV_SETMASK
                            13560 ; 823  |#define HW_ICLFORCE0R_S1FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S1FV_SETMASK
                            13561 ; 824  |#define HW_ICLFORCE0R_S2FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S2FV_SETMASK
                            13562 ; 825  |#define HW_ICLFORCE0R_S3FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S3FV_SETMASK
                            13563 ; 826  |#define HW_ICLFORCE0R_S4FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S4FV_SETMASK
                            13564 ; 827  |#define HW_ICLFORCE0R_S5FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S5FV_SETMASK
                            13565 ; 828  |#define HW_ICLFORCE0R_S6FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S6FV_SETMASK
                            13566 ; 829  |#define HW_ICLFORCE0R_S7FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S7FV_SETMASK
                            13567 ; 830  |#define HW_ICLFORCE0R_S8FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S8FV_SETMASK
                            13568 ; 831  |#define HW_ICLFORCE0R_S9FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S9FV_SETMASK
                            13569 ; 832  |#define HW_ICLFORCE0R_S10FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S10FV_SETMASK
                            13570 ; 833  |#define HW_ICLFORCE0R_S11FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S11FV_SETMASK
                            13571 ; 834  |#define HW_ICLFORCE0R_S12FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S12FV_SETMASK
                            13572 ; 835  |#define HW_ICLFORCE0R_S13FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S13FV_SETMASK
                            13573 ; 836  |#define HW_ICLFORCE0R_S14FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S14FV_SETMASK
                            13574 ; 837  |#define HW_ICLFORCE0R_S15FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S15FV_SETMASK
                            13575 ; 838  |#define HW_ICLFORCE0R_S16FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S16FV_SETMASK
                            13576 ; 839  |#define HW_ICLFORCE0R_S17FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S17FV_SETMASK
                            13577 ; 840  |#define HW_ICLFORCE0R_S18FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S18FV_SETMASK
                            13578 ; 841  |#define HW_ICLFORCE0R_S19FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S19FV_SETMASK
                            13579 ; 842  |#define HW_ICLFORCE0R_S20FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S20FV_SETMASK
                            13580 ; 843  |#define HW_ICLFORCE0R_S21FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S21FV_SETMASK
                            13581 ; 844  |#define HW_ICLFORCE0R_S22FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S22FV_SETMASK
                            13582 ; 845  |#define HW_ICLFORCE0R_S23FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S23FV_SETMASK
                            13583 ; 846  |
                            13584 ; 847  |
                            13585 ; 848  |/////////////////////////////////////////////////////////////////////////////////
                            13586 ; 849  |//  Interrupt Collector Debug Force 1 Register (HW_ICLFORCE1R) Bit Positions
                            13587 ; 850  |typedef union               /* Interrupt Debug Force 1 Register     */
                            13588 ; 851  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 225

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13589 ; 852  |    struct {
                            13590 ; 853  |        int S24FV       :1;
                            13591 ; 854  |        int S25FV       :1;
                            13592 ; 855  |        int S26FV       :1;
                            13593 ; 856  |        int S27FV       :1;
                            13594 ; 857  |        int S28FV       :1;
                            13595 ; 858  |        int S29FV       :1;
                            13596 ; 859  |        int S30FV       :1;
                            13597 ; 860  |        int S31FV       :1;
                            13598 ; 861  |        int S32FV       :1;
                            13599 ; 862  |        int S33FV       :1;
                            13600 ; 863  |    } B;
                            13601 ; 864  |    int I;
                            13602 ; 865  |} iclforce1_type;
                            13603 ; 866  |#define HW_ICLFORCE1R   (*(volatile iclforce1_type _X*) (HW_ICOLL_BASEADDR+12)) /* Interru
                                  pt Collector Debug Force Register 1   */
                            13604 ; 867  |
                            13605 ; 868  |#define HW_ICLFORCE1R_S24FV_BITPOS 0
                            13606 ; 869  |#define HW_ICLFORCE1R_S25FV_BITPOS 1
                            13607 ; 870  |#define HW_ICLFORCE1R_S26FV_BITPOS 2
                            13608 ; 871  |#define HW_ICLFORCE1R_S27FV_BITPOS 3
                            13609 ; 872  |#define HW_ICLFORCE1R_S28FV_BITPOS 4
                            13610 ; 873  |#define HW_ICLFORCE1R_S29FV_BITPOS 5
                            13611 ; 874  |#define HW_ICLFORCE1R_S30FV_BITPOS 6
                            13612 ; 875  |#define HW_ICLFORCE1R_S31FV_BITPOS 7
                            13613 ; 876  |#define HW_ICLFORCE1R_S32FV_BITPOS 8
                            13614 ; 877  |#define HW_ICLFORCE1R_S33FV_BITPOS 9
                            13615 ; 878  |
                            13616 ; 879  |#define HW_ICLFORCE1R_S24FV_SETMASK 1<<HW_ICLFORCE1R_S24FV_BITPOS
                            13617 ; 880  |#define HW_ICLFORCE1R_S25FV_SETMASK 1<<HW_ICLFORCE1R_S25FV_BITPOS
                            13618 ; 881  |#define HW_ICLFORCE1R_S26FV_SETMASK 1<<HW_ICLFORCE1R_S26FV_BITPOS
                            13619 ; 882  |#define HW_ICLFORCE1R_S27FV_SETMASK 1<<HW_ICLFORCE1R_S27FV_BITPOS
                            13620 ; 883  |#define HW_ICLFORCE1R_S28FV_SETMASK 1<<HW_ICLFORCE1R_S28FV_BITPOS
                            13621 ; 884  |#define HW_ICLFORCE1R_S29FV_SETMASK 1<<HW_ICLFORCE1R_S29FV_BITPOS
                            13622 ; 885  |#define HW_ICLFORCE1R_S30FV_SETMASK 1<<HW_ICLFORCE1R_S30FV_BITPOS
                            13623 ; 886  |#define HW_ICLFORCE1R_S31FV_SETMASK 1<<HW_ICLFORCE1R_S31FV_BITPOS
                            13624 ; 887  |#define HW_ICLFORCE1R_S32FV_SETMASK 1<<HW_ICLFORCE1R_S32FV_BITPOS
                            13625 ; 888  |#define HW_ICLFORCE1R_S33FV_SETMASK 1<<HW_ICLFORCE1R_S33FV_BITPOS
                            13626 ; 889  |
                            13627 ; 890  |#define HW_ICLFORCE1R_S24FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S24FV_SETMASK
                            13628 ; 891  |#define HW_ICLFORCE1R_S25FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S25FV_SETMASK
                            13629 ; 892  |#define HW_ICLFORCE1R_S26FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S26FV_SETMASK
                            13630 ; 893  |#define HW_ICLFORCE1R_S27FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S27FV_SETMASK
                            13631 ; 894  |#define HW_ICLFORCE1R_S28FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S28FV_SETMASK
                            13632 ; 895  |#define HW_ICLFORCE1R_S29FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S29FV_SETMASK
                            13633 ; 896  |#define HW_ICLFORCE1R_S30FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S30FV_SETMASK
                            13634 ; 897  |#define HW_ICLFORCE1R_S31FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S31FV_SETMASK
                            13635 ; 898  |#define HW_ICLFORCE1R_S32FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S32FV_SETMASK
                            13636 ; 899  |#define HW_ICLFORCE1R_S33FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S33FV_SETMASK
                            13637 ; 900  |
                            13638 ; 901  |
                            13639 ; 902  |/////////////////////////////////////////////////////////////////////////////////
                            13640 ; 903  |//  Interrupt Collector Force Enable 0 Register (HW_ICLFENABLE0R) Bit Positions
                            13641 ; 904  |typedef union               /* Interrupt Collector Force Enable 0 Register      */
                            13642 ; 905  |{
                            13643 ; 906  |    struct {
                            13644 ; 907  |        int S0FE        :1;
                            13645 ; 908  |        int S1FE        :1;
                            13646 ; 909  |        int S2FE        :1;
                            13647 ; 910  |        int S3FE        :1;
                            13648 ; 911  |        int S4FE        :1;
                            13649 ; 912  |        int S5FE        :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 226

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13650 ; 913  |        int S6FE        :1;
                            13651 ; 914  |        int S7FE        :1;
                            13652 ; 915  |        int S8FE        :1;
                            13653 ; 916  |        int S9FE        :1;
                            13654 ; 917  |        int S10FE       :1;
                            13655 ; 918  |        int S11FE       :1;
                            13656 ; 919  |        int S12FE       :1;
                            13657 ; 920  |        int S13FE       :1;
                            13658 ; 921  |        int S14FE       :1;
                            13659 ; 922  |        int S15FE       :1;
                            13660 ; 923  |        int S16FE       :1;
                            13661 ; 924  |        int S17FE       :1;
                            13662 ; 925  |        int S18FE       :1;
                            13663 ; 926  |        int S19FE       :1;
                            13664 ; 927  |        int S20FE       :1;
                            13665 ; 928  |        int S21FE       :1;
                            13666 ; 929  |        int S22FE       :1;
                            13667 ; 930  |        int S23FE       :1;
                            13668 ; 931  |    } B;
                            13669 ; 932  |    int I;
                            13670 ; 933  |} iclfenable0_type;
                            13671 ; 934  |#define HW_ICLFENABLE0R (*(volatile iclfenable0_type _X*) (HW_ICOLL_BASEADDR+13)) /* Inter
                                  rupt Collector Force Enable Register 0    */
                            13672 ; 935  |
                            13673 ; 936  |#define HW_ICLFENABLE0R_S0FE_BITPOS 0
                            13674 ; 937  |#define HW_ICLFENABLE0R_S1FE_BITPOS 1
                            13675 ; 938  |#define HW_ICLFENABLE0R_S2FE_BITPOS 2
                            13676 ; 939  |#define HW_ICLFENABLE0R_S3FE_BITPOS 3
                            13677 ; 940  |#define HW_ICLFENABLE0R_S4FE_BITPOS 4
                            13678 ; 941  |#define HW_ICLFENABLE0R_S5FE_BITPOS 5
                            13679 ; 942  |#define HW_ICLFENABLE0R_S6FE_BITPOS 6
                            13680 ; 943  |#define HW_ICLFENABLE0R_S7FE_BITPOS 7
                            13681 ; 944  |#define HW_ICLFENABLE0R_S8FE_BITPOS 8
                            13682 ; 945  |#define HW_ICLFENABLE0R_S9FE_BITPOS 9
                            13683 ; 946  |#define HW_ICLFENABLE0R_S10FE_BITPOS 10
                            13684 ; 947  |#define HW_ICLFENABLE0R_S11FE_BITPOS 11
                            13685 ; 948  |#define HW_ICLFENABLE0R_S12FE_BITPOS 12
                            13686 ; 949  |#define HW_ICLFENABLE0R_S13FE_BITPOS 13
                            13687 ; 950  |#define HW_ICLFENABLE0R_S14FE_BITPOS 14
                            13688 ; 951  |#define HW_ICLFENABLE0R_S15FE_BITPOS 15
                            13689 ; 952  |#define HW_ICLFENABLE0R_S16FE_BITPOS 16
                            13690 ; 953  |#define HW_ICLFENABLE0R_S17FE_BITPOS 17
                            13691 ; 954  |#define HW_ICLFENABLE0R_S18FE_BITPOS 18
                            13692 ; 955  |#define HW_ICLFENABLE0R_S19FE_BITPOS 19
                            13693 ; 956  |#define HW_ICLFENABLE0R_S20FE_BITPOS 20
                            13694 ; 957  |#define HW_ICLFENABLE0R_S21FE_BITPOS 21
                            13695 ; 958  |#define HW_ICLFENABLE0R_S22FE_BITPOS 22
                            13696 ; 959  |#define HW_ICLFENABLE0R_S23FE_BITPOS 23
                            13697 ; 960  |
                            13698 ; 961  |#define HW_ICLFENABLE0R_S0FE_SETMASK 1<<HW_ICLFENABLE0R_S0FE_BITPOS
                            13699 ; 962  |#define HW_ICLFENABLE0R_S1FE_SETMASK 1<<HW_ICLFENABLE0R_S1FE_BITPOS
                            13700 ; 963  |#define HW_ICLFENABLE0R_S2FE_SETMASK 1<<HW_ICLFENABLE0R_S2FE_BITPOS
                            13701 ; 964  |#define HW_ICLFENABLE0R_S3FE_SETMASK 1<<HW_ICLFENABLE0R_S3FE_BITPOS
                            13702 ; 965  |#define HW_ICLFENABLE0R_S4FE_SETMASK 1<<HW_ICLFENABLE0R_S4FE_BITPOS
                            13703 ; 966  |#define HW_ICLFENABLE0R_S5FE_SETMASK 1<<HW_ICLFENABLE0R_S5FE_BITPOS
                            13704 ; 967  |#define HW_ICLFENABLE0R_S6FE_SETMASK 1<<HW_ICLFENABLE0R_S6FE_BITPOS
                            13705 ; 968  |#define HW_ICLFENABLE0R_S7FE_SETMASK 1<<HW_ICLFENABLE0R_S7FE_BITPOS
                            13706 ; 969  |#define HW_ICLFENABLE0R_S8FE_SETMASK 1<<HW_ICLFENABLE0R_S8FE_BITPOS
                            13707 ; 970  |#define HW_ICLFENABLE0R_S9FE_SETMASK 1<<HW_ICLFENABLE0R_S9FE_BITPOS
                            13708 ; 971  |#define HW_ICLFENABLE0R_S10FE_SETMASK 1<<HW_ICLFENABLE0R_S10FE_BITPOS
                            13709 ; 972  |#define HW_ICLFENABLE0R_S11FE_SETMASK 1<<HW_ICLFENABLE0R_S11FE_BITPOS
                            13710 ; 973  |#define HW_ICLFENABLE0R_S12FE_SETMASK 1<<HW_ICLFENABLE0R_S12FE_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 227

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13711 ; 974  |#define HW_ICLFENABLE0R_S13FE_SETMASK 1<<HW_ICLFENABLE0R_S13FE_BITPOS
                            13712 ; 975  |#define HW_ICLFENABLE0R_S14FE_SETMASK 1<<HW_ICLFENABLE0R_S14FE_BITPOS
                            13713 ; 976  |#define HW_ICLFENABLE0R_S15FE_SETMASK 1<<HW_ICLFENABLE0R_S15FE_BITPOS
                            13714 ; 977  |#define HW_ICLFENABLE0R_S16FE_SETMASK 1<<HW_ICLFENABLE0R_S16FE_BITPOS
                            13715 ; 978  |#define HW_ICLFENABLE0R_S17FE_SETMASK 1<<HW_ICLFENABLE0R_S17FE_BITPOS
                            13716 ; 979  |#define HW_ICLFENABLE0R_S18FE_SETMASK 1<<HW_ICLFENABLE0R_S18FE_BITPOS
                            13717 ; 980  |#define HW_ICLFENABLE0R_S19FE_SETMASK 1<<HW_ICLFENABLE0R_S19FE_BITPOS
                            13718 ; 981  |#define HW_ICLFENABLE0R_S20FE_SETMASK 1<<HW_ICLFENABLE0R_S20FE_BITPOS
                            13719 ; 982  |#define HW_ICLFENABLE0R_S21FE_SETMASK 1<<HW_ICLFENABLE0R_S21FE_BITPOS
                            13720 ; 983  |#define HW_ICLFENABLE0R_S22FE_SETMASK 1<<HW_ICLFENABLE0R_S22FE_BITPOS
                            13721 ; 984  |#define HW_ICLFENABLE0R_S23FE_SETMASK 1<<HW_ICLFENABLE0R_S23FE_BITPOS
                            13722 ; 985  |
                            13723 ; 986  |#define HW_ICLFENABLE0R_S0FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S0FE_SETMASK
                            13724 ; 987  |#define HW_ICLFENABLE0R_S1FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S1FE_SETMASK
                            13725 ; 988  |#define HW_ICLFENABLE0R_S2FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S2FE_SETMASK
                            13726 ; 989  |#define HW_ICLFENABLE0R_S3FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S3FE_SETMASK
                            13727 ; 990  |#define HW_ICLFENABLE0R_S4FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S4FE_SETMASK
                            13728 ; 991  |#define HW_ICLFENABLE0R_S5FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S5FE_SETMASK
                            13729 ; 992  |#define HW_ICLFENABLE0R_S6FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S6FE_SETMASK
                            13730 ; 993  |#define HW_ICLFENABLE0R_S7FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S7FE_SETMASK
                            13731 ; 994  |#define HW_ICLFENABLE0R_S8FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S8FE_SETMASK
                            13732 ; 995  |#define HW_ICLFENABLE0R_S9FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S9FE_SETMASK
                            13733 ; 996  |#define HW_ICLFENABLE0R_S10FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S10FE_SETMASK
                            13734 ; 997  |#define HW_ICLFENABLE0R_S11FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S11FE_SETMASK
                            13735 ; 998  |#define HW_ICLFENABLE0R_S12FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S12FE_SETMASK
                            13736 ; 999  |#define HW_ICLFENABLE0R_S13FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S13FE_SETMASK
                            13737 ; 1000 |#define HW_ICLFENABLE0R_S14FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S14FE_SETMASK
                            13738 ; 1001 |#define HW_ICLFENABLE0R_S15FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S15FE_SETMASK
                            13739 ; 1002 |#define HW_ICLFENABLE0R_S16FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S16FE_SETMASK
                            13740 ; 1003 |#define HW_ICLFENABLE0R_S17FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S17FE_SETMASK
                            13741 ; 1004 |#define HW_ICLFENABLE0R_S18FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S18FE_SETMASK
                            13742 ; 1005 |#define HW_ICLFENABLE0R_S19FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S19FE_SETMASK
                            13743 ; 1006 |#define HW_ICLFENABLE0R_S20FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S20FE_SETMASK
                            13744 ; 1007 |#define HW_ICLFENABLE0R_S21FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S21FE_SETMASK
                            13745 ; 1008 |#define HW_ICLFENABLE0R_S22FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S22FE_SETMASK
                            13746 ; 1009 |#define HW_ICLFENABLE0R_S23FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S23FE_SETMASK
                            13747 ; 1010 |
                            13748 ; 1011 |
                            13749 ; 1012 |/////////////////////////////////////////////////////////////////////////////////
                            13750 ; 1013 |//  Interrupt Collector Force Enable 1 Register (HW_ICLFENABLE1R) Bit Positions
                            13751 ; 1014 |typedef union               /* Interrupt Collector Force Enable 1 Register      */
                            13752 ; 1015 |{
                            13753 ; 1016 |    struct {
                            13754 ; 1017 |        int S24FE       :1;
                            13755 ; 1018 |        int S25FE       :1;
                            13756 ; 1019 |        int S26FE       :1;
                            13757 ; 1020 |        int S27FE       :1;
                            13758 ; 1021 |        int S28FE       :1;
                            13759 ; 1022 |        int S29FE       :1;
                            13760 ; 1023 |        int S30FE       :1;
                            13761 ; 1024 |        int S31FE       :1;
                            13762 ; 1025 |        int S32FE       :1;
                            13763 ; 1026 |        int S33FE       :1;
                            13764 ; 1027 |    } B;
                            13765 ; 1028 |    int I;
                            13766 ; 1029 |} iclfenable1_type;
                            13767 ; 1030 |#define HW_ICLFENABLE1R (*(volatile iclfenable1_type _X*) (HW_ICOLL_BASEADDR+14)) /* Inter
                                  rupt Collector Force Enable Register 1    */
                            13768 ; 1031 |#define HW_ICLFENABLE1R_S24FE_BITPOS 0
                            13769 ; 1032 |#define HW_ICLFENABLE1R_S25FE_BITPOS 1
                            13770 ; 1033 |#define HW_ICLFENABLE1R_S26FE_BITPOS 2
                            13771 ; 1034 |#define HW_ICLFENABLE1R_S27FE_BITPOS 3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 228

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13772 ; 1035 |#define HW_ICLFENABLE1R_S28FE_BITPOS 4
                            13773 ; 1036 |#define HW_ICLFENABLE1R_S29FE_BITPOS 5
                            13774 ; 1037 |#define HW_ICLFENABLE1R_S30FE_BITPOS 6
                            13775 ; 1038 |#define HW_ICLFENABLE1R_S31FE_BITPOS 7
                            13776 ; 1039 |#define HW_ICLFENABLE1R_S32FE_BITPOS 8
                            13777 ; 1040 |#define HW_ICLFENABLE1R_S33FE_BITPOS 9
                            13778 ; 1041 |
                            13779 ; 1042 |#define HW_ICLFENABLE1R_S24FE_SETMASK 1<<HW_ICLFENABLE1R_S24FE_BITPOS
                            13780 ; 1043 |#define HW_ICLFENABLE1R_S25FE_SETMASK 1<<HW_ICLFENABLE1R_S25FE_BITPOS
                            13781 ; 1044 |#define HW_ICLFENABLE1R_S26FE_SETMASK 1<<HW_ICLFENABLE1R_S26FE_BITPOS
                            13782 ; 1045 |#define HW_ICLFENABLE1R_S27FE_SETMASK 1<<HW_ICLFENABLE1R_S27FE_BITPOS
                            13783 ; 1046 |#define HW_ICLFENABLE1R_S28FE_SETMASK 1<<HW_ICLFENABLE1R_S28FE_BITPOS
                            13784 ; 1047 |#define HW_ICLFENABLE1R_S29FE_SETMASK 1<<HW_ICLFENABLE1R_S29FE_BITPOS
                            13785 ; 1048 |#define HW_ICLFENABLE1R_S30FE_SETMASK 1<<HW_ICLFENABLE1R_S30FE_BITPOS
                            13786 ; 1049 |#define HW_ICLFENABLE1R_S31FE_SETMASK 1<<HW_ICLFENABLE1R_S31FE_BITPOS
                            13787 ; 1050 |#define HW_ICLFENABLE1R_S32FE_SETMASK 1<<HW_ICLFENABLE1R_S32FE_BITPOS
                            13788 ; 1051 |#define HW_ICLFENABLE1R_S33FE_SETMASK 1<<HW_ICLFENABLE1R_S33FE_BITPOS
                            13789 ; 1052 |
                            13790 ; 1053 |#define HW_ICLFENABLE1R_S24FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S24FE_SETMASK
                            13791 ; 1054 |#define HW_ICLFENABLE1R_S25FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S25FE_SETMASK
                            13792 ; 1055 |#define HW_ICLFENABLE1R_S26FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S26FE_SETMASK
                            13793 ; 1056 |#define HW_ICLFENABLE1R_S27FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S27FE_SETMASK
                            13794 ; 1057 |#define HW_ICLFENABLE1R_S28FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S28FE_SETMASK
                            13795 ; 1058 |#define HW_ICLFENABLE1R_S29FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S29FE_SETMASK
                            13796 ; 1059 |#define HW_ICLFENABLE1R_S30FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S30FE_SETMASK
                            13797 ; 1060 |#define HW_ICLFENABLE1R_S31FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S31FE_SETMASK
                            13798 ; 1061 |#define HW_ICLFENABLE1R_S32FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S32FE_SETMASK
                            13799 ; 1062 |#define HW_ICLFENABLE1R_S33FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S33FE_SETMASK
                            13800 ; 1063 |
                            13801 ; 1064 |
                            13802 ; 1065 |/////////////////////////////////////////////////////////////////////////////////
                            13803 ; 1066 |//  Interrupt Collector Observation Register 0 Register (HW_ICLOBSVZ0R) Bit Positions
                            13804 ; 1067 |typedef union               /* Interrupt Collector Observation Register 0       */
                            13805 ; 1068 |{
                            13806 ; 1069 |    struct {
                            13807 ; 1070 |        unsigned RQ     :7;
                            13808 ; 1071 |        unsigned IVA    :7;
                            13809 ; 1072 |        unsigned IVB    :7;
                            13810 ; 1073 |    } B;
                            13811 ; 1074 |    int I;
                            13812 ; 1075 |} iclobsvz0_type;
                            13813 ; 1076 |#define HW_ICLOBSVZ0R   (*(volatile iclobsvz0_type _X*) (HW_ICOLL_BASEADDR+15)) /* Interru
                                  pt Collector Observation Register 0   */
                            13814 ; 1077 |
                            13815 ; 1078 |#define HW_ICLOBSVZ0R_RQ_BITPOS 0
                            13816 ; 1079 |#define HW_ICLOBSVZ0R_IVA_BITPOS 7
                            13817 ; 1080 |#define HW_ICLOBSVZ0R_IVB_BITPOS 14
                            13818 ; 1081 |
                            13819 ; 1082 |#define HW_ICLOBSVZ0R_RQ_SETMASK 0x3F<<HW_ICLOBSVZ0R_RQ_BITPOS
                            13820 ; 1083 |#define HW_ICLOBSVZ0R_IVA_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVA_BITPOS
                            13821 ; 1084 |#define HW_ICLOBSVZ0R_IVB_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVB_BITPOS
                            13822 ; 1085 |
                            13823 ; 1086 |#define HW_ICLOBSVZ0R_RQ_CLRMASK ~(WORD)HW_ICLOBSVZ0R_RQ_SETMASK
                            13824 ; 1087 |#define HW_ICLOBSVZ0R_IVA_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVA_SETMASK
                            13825 ; 1088 |#define HW_ICLOBSVZ0R_IVB_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVB_SETMASK
                            13826 ; 1089 |
                            13827 ; 1090 |
                            13828 ; 1091 |/////////////////////////////////////////////////////////////////////////////////
                            13829 ; 1092 |//  Interrupt Collector Observation Register 1 Register (HW_ICL1BSVZ0R) Bit Positions
                            13830 ; 1093 |#define HW_ICL1BSVZ0R_IVC_BITPOS 0
                            13831 ; 1094 |#define HW_ICL1BSVZ0R_IVD_BITPOS 7
                            13832 ; 1095 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 229

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13833 ; 1096 |#define HW_ICL1BSVZ0R_IVC_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVC_BITPOS
                            13834 ; 1097 |#define HW_ICL1BSVZ0R_IVD_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVD_BITPOS
                            13835 ; 1098 |
                            13836 ; 1099 |#define HW_ICL1BSVZ0R_IVC_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVC_SETMASK
                            13837 ; 1100 |#define HW_ICL1BSVZ0R_IVD_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVD_SETMASK
                            13838 ; 1101 |
                            13839 ; 1102 |
                            13840 ; 1103 |
                            13841 ; 1104 |
                            13842 ; 1105 |/////////////////////////////////////////////////////////////////////////////////
                            13843 ; 1106 |//  Interrupt Vectors
                            13844 ; 1107 |/////////////////////////////////////////////////////////////////////////////////
                            13845 ; 1108 |// Reset Vector
                            13846 ; 1109 |#define HW_IVECRESET 0x0000           
                            13847 ; 1110 |// Stack Error
                            13848 ; 1111 |#define HW_IVECSTERR 0x0002           
                            13849 ; 1112 |// Trace
                            13850 ; 1113 |#define HW_IVECTRAC 0x0004           
                            13851 ; 1114 |// SWI
                            13852 ; 1115 |#define HW_IVECSWI 0x0006           
                            13853 ; 1116 |// ~IRQA
                            13854 ; 1117 |#define HW_IVECIRQA 0x0008           
                            13855 ; 1118 |// ~IRQB - BROWNOUT
                            13856 ; 1119 |#define HW_IVECIRQB 0x000A           
                            13857 ; 1120 |// Fatal Error
                            13858 ; 1121 |#define HW_IVECERROR 0x000C           
                            13859 ; 1122 |// SPI
                            13860 ; 1123 |#define HW_IVECSPI 0x000E           
                            13861 ; 1124 |// I2S TX Data Empty
                            13862 ; 1125 |#define HW_IVECI2STXDE 0x0010           
                            13863 ; 1126 |// I2S TX Underflow
                            13864 ; 1127 |#define HW_IVECI2STXUF 0x0012           
                            13865 ; 1128 |// I2S RX Data Full
                            13866 ; 1129 |#define HW_IVECI2SRXDF 0x0014           
                            13867 ; 1130 |// I2S RX Overflow
                            13868 ; 1131 |#define HW_IVECI2SRXOF 0x0016           
                            13869 ; 1132 |//                                       equ     $0018           ; Error, nothing vectors 
                                  here
                            13870 ; 1133 |//                                       equ     $001A           ; Error, nothing vectors 
                                  here
                            13871 ; 1134 |//                                       equ     $001C           ; Error, nothing vectors 
                                  here
                            13872 ; 1135 |//                                       equ     $001E           ; Non-Maskable Interrupt
                            13873 ; 1136 |// GPIO1
                            13874 ; 1137 |#define HW_IVECGPIO1 0x0020           
                            13875 ; 1138 |// GPIO2
                            13876 ; 1139 |#define HW_IVECGPIO2 0x0022           
                            13877 ; 1140 |// GPIO0
                            13878 ; 1141 |#define HW_IVECGPIO0 0x0024           
                            13879 ; 1142 |// TIMER0
                            13880 ; 1143 |#define HW_IVECTIMER0 0x0026           
                            13881 ; 1144 |// TIMER1
                            13882 ; 1145 |#define HW_IVECTIMER1 0x0028           
                            13883 ; 1146 |// TIMER2
                            13884 ; 1147 |#define HW_IVECTIMER2 0x002A           
                            13885 ; 1148 |//                                       equ     $002C           ; Error, nothing vectors 
                                  here
                            13886 ; 1149 |//                                       equ     $002E           ; Error, nothing vectors 
                                  here
                            13887 ; 1150 |// I2C RX Data Ready
                            13888 ; 1151 |#define HW_IVECI2CRXDR 0x0030           
                            13889 ; 1152 |// I2C RX Overflow
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 230

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13890 ; 1153 |#define HW_IVECI2CRXOF 0x0032           
                            13891 ; 1154 |// I2C TX Data Empty
                            13892 ; 1155 |#define HW_IVECI2CTXDE 0x0034           
                            13893 ; 1156 |// I2C TX Underflow
                            13894 ; 1157 |#define HW_IVECI2CTXUF 0x0036           
                            13895 ; 1158 |// Illegal Instruction
                            13896 ; 1159 |#define HW_IVECILI 0x0038           
                            13897 ; 1160 |//                                       equ     $003A           ; Error, nothing vectors 
                                  here
                            13898 ; 1161 |// DAC Empty ISR (DAC Request to Fill Buffer)
                            13899 ; 1162 |#define HW_IVECDACE 0x003C           
                            13900 ; 1163 |// DAC Underflow ISR
                            13901 ; 1164 |#define HW_IVECDACUF 0x003E           
                            13902 ; 1165 |//                                       equ     $0040           ; Error, nothing vectors 
                                  here
                            13903 ; 1166 |// ADC Full ISR
                            13904 ; 1167 |#define HW_IVECADCF 0x0042           
                            13905 ; 1168 |// ADC Overflow ISR
                            13906 ; 1169 |#define HW_IVECADCOF 0x0044           
                            13907 ; 1170 |//                                       equ     $0046           ; Error, nothing vectors 
                                  here
                            13908 ; 1171 |// TIMER3
                            13909 ; 1172 |#define HW_IVECTIMER3 0x0048           
                            13910 ; 1173 |// GPIO3
                            13911 ; 1174 |#define HW_IVECGPIO3 0x004A           
                            13912 ; 1175 |// SDRAM
                            13913 ; 1176 |#define HW_IVECSDRAM 0x004C           
                            13914 ; 1177 |//                                       equ     $004E           ; Error, nothing vectors 
                                  here
                            13915 ; 1178 |// 5 volt power connected
                            13916 ; 1179 |#define HW_IVECVDD5VCONN 0x0050           
                            13917 ; 1180 |// USB Controller
                            13918 ; 1181 |#define HW_IVECUSBCTLR 0x0052           
                            13919 ; 1182 |// USB Wakeup 
                            13920 ; 1183 |#define HW_IVECUSBWAKEUP 0x0054           
                            13921 ; 1184 |// 5 volt power disconnected
                            13922 ; 1185 |#define HW_IVECVDD5VDISC 0x0056           
                            13923 ; 1186 |// enhanced SPI
                            13924 ; 1187 |#define HW_IVECESPI 0x0058           
                            13925 ; 1188 |// filter coprocessor
                            13926 ; 1189 |#define HW_IVECFILCO 0x005A           
                            13927 ; 1190 |// low res ADC #1
                            13928 ; 1191 |#define HW_IVECLRADC1 0x005C           
                            13929 ; 1192 |// real time clock alarm
                            13930 ; 1193 |#define HW_IVECRTCALARM 0x005E           
                            13931 ; 1194 |// low res ADC #2
                            13932 ; 1195 |#define HW_IVECLRADC2 0x0060           
                            13933 ; 1196 |// flash hardware ECC
                            13934 ; 1197 |#define HW_IVECHWECC 0x0062           
                            13935 ; 1198 |//                                       equ     $0064           ; Error, nothing vectors 
                                  here
                            13936 ; 1199 |// CDSYNC Interrupt
                            13937 ; 1200 |#define HW_IVECCDSYNC 0x0066           
                            13938 ; 1201 |// CDSYNC Exception
                            13939 ; 1202 |#define HW_IVECCDSYNCEX 0x0068           
                            13940 ; 1203 |// RS
                            13941 ; 1204 |#define HW_IVECRS 0x006A           
                            13942 ; 1205 |//                                       equ     $006C           ; Error, nothing vectors 
                                  here
                            13943 ; 1206 |// Flash Done ISR
                            13944 ; 1207 |#define HW_IVECFD 0x006E           
                            13945 ; 1208 |// CompactFlash ISR
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 231

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13946 ; 1209 |#define HW_IVECCF 0x0070           
                            13947 ; 1210 |// SmartMedia Timeout ISR
                            13948 ; 1211 |#define HW_IVECSMTO 0x0072           
                            13949 ; 1212 |// SmartMedia Invalid Programming
                            13950 ; 1213 |#define HW_IVECSMIP 0x0074           
                            13951 ; 1214 |// CompactFlash No Card ISR
                            13952 ; 1215 |#define HW_IVECCFNC 0x0076           
                            13953 ; 1216 |// CompactFlash Status Change ISR
                            13954 ; 1217 |#define HW_IVECCFSC 0x0078           
                            13955 ; 1218 |//                                       equ     $007A           ; Error, nothing vectors 
                                  here
                            13956 ; 1219 |//                                       equ     $007C           ; Error, nothing vectors 
                                  here
                            13957 ; 1220 |// CDI
                            13958 ; 1221 |#define HW_IVECCDI 0x007E           
                            13959 ; 1222 |
                            13960 ; 1223 |/////////////////////////////////////////////////////////////////////////////////
                            13961 ; 1224 |//  Interrupt Vectors
                            13962 ; 1225 |/////////////////////////////////////////////////////////////////////////////////
                            13963 ; 1226 |// macro to allow setting vectors from C. Hex const below is jsr opcode.
                            13964 ; 1227 |#define VECTOR(address,isr) \ 
                            13965 ; 1228 |    (*(volatile int _P *)(address))=0x0BF080; \ 
                            13966 ; 1229 |    (*(volatile int _P *)(address+1))=(isr)
                            13967 ; 1230 |
                            13968 ; 1231 |
                            13969 ; 1232 |/////////////////////////////////////////////////////////////////////////////////
                            13970 ; 1233 |//  Interrupt Priority Register (HW_IPR) Bit Positions
                            13971 ; 1234 |#define HW_IPR_IRQA_BITPOS 0
                            13972 ; 1235 |#define HW_IPR_IRQA_ET_BITPOS 2
                            13973 ; 1236 |#define HW_IPR_IRQB_BITPOS 3
                            13974 ; 1237 |#define HW_IPR_IRQB_ET_BITPOS 5
                            13975 ; 1238 |#define HW_IPR_L0P_BITPOS 10
                            13976 ; 1239 |#define HW_IPR_L1P_BITPOS 12
                            13977 ; 1240 |#define HW_IPR_L2P_BITPOS 14
                            13978 ; 1241 |#define HW_IPR_L3P_BITPOS 16
                            13979 ; 1242 |#define HW_IPR_L4P_BITPOS 18
                            13980 ; 1243 |#define HW_IPR_L5P_BITPOS 20
                            13981 ; 1244 |#define HW_IPR_L6P_BITPOS 22
                            13982 ; 1245 |
                            13983 ; 1246 |// Interrupt Disabled
                            13984 ; 1247 |#define HW_IPR_LP_0_SETMASK 0   
                            13985 ; 1248 |// Interrupt Priority Level 0
                            13986 ; 1249 |#define HW_IPR_LP_1_SETMASK 1   
                            13987 ; 1250 |// Interrupt Priority Level 1
                            13988 ; 1251 |#define HW_IPR_LP_2_SETMASK 2   
                            13989 ; 1252 |// Interrupt Priority Level 2
                            13990 ; 1253 |#define HW_IPR_LP_3_SETMASK 3   
                            13991 ; 1254 |
                            13992 ; 1255 |#define HW_IPR_IRQA_SETMASK 3<<HW_IPR_IRQA_BITPOS
                            13993 ; 1256 |#define HW_IPR_IRQA_ET_SETMASK 1<<HW_IPR_IRQA_ET_BITPOS
                            13994 ; 1257 |#define HW_IPR_IRQB_SETMASK 3<<HW_IPR_IRQB_BITPOS
                            13995 ; 1258 |#define HW_IPR_IRQB_ET_SETMASK 1<<HW_IPR_IRQB_ET_BITPOS
                            13996 ; 1259 |#define HW_IPR_L0P_SETMASK 3<<HW_IPR_L0P_BITPOS
                            13997 ; 1260 |#define HW_IPR_L1P_SETMASK 3<<HW_IPR_L1P_BITPOS
                            13998 ; 1261 |#define HW_IPR_L2P_SETMASK 3<<HW_IPR_L2P_BITPOS
                            13999 ; 1262 |#define HW_IPR_L3P_SETMASK 3<<HW_IPR_L3P_BITPOS
                            14000 ; 1263 |#define HW_IPR_L4P_SETMASK 3<<HW_IPR_L4P_BITPOS
                            14001 ; 1264 |#define HW_IPR_L5P_SETMASK 3<<HW_IPR_L5P_BITPOS
                            14002 ; 1265 |#define HW_IPR_L6P_SETMASK 3<<HW_IPR_L6P_BITPOS
                            14003 ; 1266 |
                            14004 ; 1267 |#define HW_IPR_IRQA_CLRMASK ~(WORD)HW_IPR_IRQA_SETMASK
                            14005 ; 1268 |#define HW_IPR_IRQA_ET_CLRMASK ~(WORD)HW_IPR_IRQA_ET_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 232

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14006 ; 1269 |#define HW_IPR_IRQB_CLRMASK ~(WORD)HW_IPR_IRQB_SETMASK
                            14007 ; 1270 |#define HW_IPR_IRQB_ET_CLRMASK ~(WORD)HW_IPR_IRQB_ET_SETMASK
                            14008 ; 1271 |#define HW_IPR_L0P_CLRMASK ~(WORD)HW_IPR_L0P_SETMASK
                            14009 ; 1272 |#define HW_IPR_L1P_CLRMASK ~(WORD)HW_IPR_L1P_SETMASK
                            14010 ; 1273 |#define HW_IPR_L2P_CLRMASK ~(WORD)HW_IPR_L2P_SETMASK
                            14011 ; 1274 |#define HW_IPR_L3P_CLRMASK ~(WORD)HW_IPR_L3P_SETMASK
                            14012 ; 1275 |#define HW_IPR_L4P_CLRMASK ~(WORD)HW_IPR_L4P_SETMASK
                            14013 ; 1276 |#define HW_IPR_L5P_CLRMASK ~(WORD)HW_IPR_L5P_SETMASK
                            14014 ; 1277 |#define HW_IPR_L6P_CLRMASK ~(WORD)HW_IPR_L6P_SETMASK
                            14015 ; 1278 |
                            14016 ; 1279 |// Interrupt Priority register
                            14017 ; 1280 |typedef union               
                            14018 ; 1281 |{
                            14019 ; 1282 |    struct {
                            14020 ; 1283 |        unsigned int IRQAP  :2; /* IRQ A Priority: 00 disable, 01 10 11 enable  */
                            14021 ; 1284 |        unsigned int IRQAT  :1; /* IRQ A Type: 0 level, 1 negative edge         */
                            14022 ; 1285 |        unsigned int IRQBP  :2; /* IRQ B Priority: 00 disable, 01 10 11 enable  */
                            14023 ; 1286 |        unsigned int IRQBT  :1; /* IRQ B Type: 0 level, 1 negative edge.        */
                            14024 ; 1287 |        int                 :4; /* Reserved */
                            14025 ; 1288 |        unsigned int L0P    :2; /* Interrupt Priority for priority 0 (SAI)      */
                            14026 ; 1289 |        unsigned int L1P    :2; /* Interrupt Priority for priority 1 (IColl)    */
                            14027 ; 1290 |        unsigned int L2P    :2; /* Interrupt Priority for priority 2 (IColl)    */
                            14028 ; 1291 |        unsigned int L3P    :2; /* Interrupt Priority for priority 3 (IColl)    */
                            14029 ; 1292 |        unsigned int L4P    :2; /* Interrupt Priority for priority 4 (I2C)      */
                            14030 ; 1293 |        unsigned int L5P    :2; /* Interrupt Priority for priority 5 (SPI)      */
                            14031 ; 1294 |        unsigned int L6P    :2; /* Interrupt Priority for priority 6 (IColl)    */
                            14032 ; 1295 |    } B;
                            14033 ; 1296 |
                            14034 ; 1297 |    int I;
                            14035 ; 1298 |
                            14036 ; 1299 |} ipr_type;
                            14037 ; 1300 |#define HW_IPR         (*(volatile ipr_type _X*) 0x00FFFF)
                            14038 ; 1301 |
                            14039 ; 1302 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            14040 ; 1303 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            14041 ; 1304 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            14042 ; 1305 |
                            14043 ; 1306 |#define HW_IPR_L1P0_BITPOS 12
                            14044 ; 1307 |#define HW_IPR_L2P0_BITPOS 14
                            14045 ; 1308 |#define HW_IPR_L3P0_BITPOS 16
                            14046 ; 1309 |#define HW_IPR_L6P0_BITPOS 22
                            14047 ; 1310 |
                            14048 ; 1311 |/////////////////////////////////////////////////////////////////////////////////
                            14049 ; 1312 |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            14050 ; 1313 |#define HW_ICLSTEERR_SS_1 0
                            14051 ; 1314 |#define HW_ICLSTEERR_SS_2 1
                            14052 ; 1315 |#define HW_ICLSTEERR_SS_3 2
                            14053 ; 1316 |#define HW_ICLSTEERR_SS_6 3
                            14054 ; 1317 |
                            14055 ; 1318 |#endif
                            14056 ; 1319 |
                            14057 
                            14059 
                            14060 ; 26   |#include "regslradc.h"
                            14061 
                            14063 
                            14064 ; 1    |#if !(defined(regslradcinc))
                            14065 ; 2    |
                            14066 ; 3    |#define regslradcinc 1
                            14067 ; 4    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 233

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14068 ; 5    |#include "types.h"
                            14069 
                            14071 
                            14072 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14073 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14074 ; 3    |//
                            14075 ; 4    |// Filename: types.h
                            14076 ; 5    |// Description: Standard data types
                            14077 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14078 ; 7    |
                            14079 ; 8    |#ifndef _TYPES_H
                            14080 ; 9    |#define _TYPES_H
                            14081 ; 10   |
                            14082 ; 11   |// TODO:  move this outta here!
                            14083 ; 12   |#if !defined(NOERROR)
                            14084 ; 13   |#define NOERROR 0
                            14085 ; 14   |#define SUCCESS 0
                            14086 ; 15   |#endif 
                            14087 ; 16   |#if !defined(SUCCESS)
                            14088 ; 17   |#define SUCCESS  0
                            14089 ; 18   |#endif
                            14090 ; 19   |#if !defined(ERROR)
                            14091 ; 20   |#define ERROR   -1
                            14092 ; 21   |#endif
                            14093 ; 22   |#if !defined(FALSE)
                            14094 ; 23   |#define FALSE 0
                            14095 ; 24   |#endif
                            14096 ; 25   |#if !defined(TRUE)
                            14097 ; 26   |#define TRUE  1
                            14098 ; 27   |#endif
                            14099 ; 28   |
                            14100 ; 29   |#if !defined(NULL)
                            14101 ; 30   |#define NULL 0
                            14102 ; 31   |#endif
                            14103 ; 32   |
                            14104 ; 33   |#define MAX_INT     0x7FFFFF
                            14105 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            14106 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14107 ; 36   |#define MAX_ULONG   (-1) 
                            14108 ; 37   |
                            14109 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14110 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14111 ; 40   |
                            14112 ; 41   |
                            14113 ; 42   |#define BYTE    unsigned char       // btVarName
                            14114 ; 43   |#define CHAR    signed char         // cVarName
                            14115 ; 44   |#define USHORT  unsigned short      // usVarName
                            14116 ; 45   |#define SHORT   unsigned short      // sVarName
                            14117 ; 46   |#define WORD    unsigned int        // wVarName
                            14118 ; 47   |#define INT     signed int          // iVarName
                            14119 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14120 ; 49   |#define LONG    signed long         // lVarName
                            14121 ; 50   |#define BOOL    unsigned int        // bVarName
                            14122 ; 51   |#define FRACT   _fract              // frVarName
                            14123 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14124 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14125 ; 54   |#define FLOAT   float               // fVarName
                            14126 ; 55   |#define DBL     double              // dVarName
                            14127 ; 56   |#define ENUM    enum                // eVarName
                            14128 ; 57   |#define CMX     _complex            // cmxVarName
                            14129 ; 58   |typedef WORD UCS3;                   // 
                            14130 ; 59   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 234

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14131 ; 60   |#define UINT16  unsigned short
                            14132 ; 61   |#define UINT8   unsigned char   
                            14133 ; 62   |#define UINT32  unsigned long
                            14134 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14135 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14136 ; 65   |#define WCHAR   UINT16
                            14137 ; 66   |
                            14138 ; 67   |//UINT128 is 16 bytes or 6 words
                            14139 ; 68   |typedef struct UINT128_3500 {   
                            14140 ; 69   |    int val[6];     
                            14141 ; 70   |} UINT128_3500;
                            14142 ; 71   |
                            14143 ; 72   |#define UINT128   UINT128_3500
                            14144 ; 73   |
                            14145 ; 74   |// Little endian word packed byte strings:   
                            14146 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14147 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14148 ; 77   |// Little endian word packed byte strings:   
                            14149 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14150 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14151 ; 80   |
                            14152 ; 81   |// Declare Memory Spaces To Use When Coding
                            14153 ; 82   |// A. Sector Buffers
                            14154 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14155 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14156 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14157 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14158 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14159 ; 88   |// B. Media DDI Memory
                            14160 ; 89   |#define MEDIA_DDI_MEM _Y
                            14161 ; 90   |
                            14162 ; 91   |
                            14163 ; 92   |
                            14164 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14165 ; 94   |// Examples of circular pointers:
                            14166 ; 95   |//    INT CIRC cpiVarName
                            14167 ; 96   |//    DWORD CIRC cpdwVarName
                            14168 ; 97   |
                            14169 ; 98   |#define RETCODE INT                 // rcVarName
                            14170 ; 99   |
                            14171 ; 100  |// generic bitfield structure
                            14172 ; 101  |struct Bitfield {
                            14173 ; 102  |    unsigned int B0  :1;
                            14174 ; 103  |    unsigned int B1  :1;
                            14175 ; 104  |    unsigned int B2  :1;
                            14176 ; 105  |    unsigned int B3  :1;
                            14177 ; 106  |    unsigned int B4  :1;
                            14178 ; 107  |    unsigned int B5  :1;
                            14179 ; 108  |    unsigned int B6  :1;
                            14180 ; 109  |    unsigned int B7  :1;
                            14181 ; 110  |    unsigned int B8  :1;
                            14182 ; 111  |    unsigned int B9  :1;
                            14183 ; 112  |    unsigned int B10 :1;
                            14184 ; 113  |    unsigned int B11 :1;
                            14185 ; 114  |    unsigned int B12 :1;
                            14186 ; 115  |    unsigned int B13 :1;
                            14187 ; 116  |    unsigned int B14 :1;
                            14188 ; 117  |    unsigned int B15 :1;
                            14189 ; 118  |    unsigned int B16 :1;
                            14190 ; 119  |    unsigned int B17 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 235

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14191 ; 120  |    unsigned int B18 :1;
                            14192 ; 121  |    unsigned int B19 :1;
                            14193 ; 122  |    unsigned int B20 :1;
                            14194 ; 123  |    unsigned int B21 :1;
                            14195 ; 124  |    unsigned int B22 :1;
                            14196 ; 125  |    unsigned int B23 :1;
                            14197 ; 126  |};
                            14198 ; 127  |
                            14199 ; 128  |union BitInt {
                            14200 ; 129  |        struct Bitfield B;
                            14201 ; 130  |        int        I;
                            14202 ; 131  |};
                            14203 ; 132  |
                            14204 ; 133  |#define MAX_MSG_LENGTH 10
                            14205 ; 134  |struct CMessage
                            14206 ; 135  |{
                            14207 ; 136  |        unsigned int m_uLength;
                            14208 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14209 ; 138  |};
                            14210 ; 139  |
                            14211 ; 140  |typedef struct {
                            14212 ; 141  |    WORD m_wLength;
                            14213 ; 142  |    WORD m_wMessage;
                            14214 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14215 ; 144  |} Message;
                            14216 ; 145  |
                            14217 ; 146  |struct MessageQueueDescriptor
                            14218 ; 147  |{
                            14219 ; 148  |        int *m_pBase;
                            14220 ; 149  |        int m_iModulo;
                            14221 ; 150  |        int m_iSize;
                            14222 ; 151  |        int *m_pHead;
                            14223 ; 152  |        int *m_pTail;
                            14224 ; 153  |};
                            14225 ; 154  |
                            14226 ; 155  |struct ModuleEntry
                            14227 ; 156  |{
                            14228 ; 157  |    int m_iSignaledEventMask;
                            14229 ; 158  |    int m_iWaitEventMask;
                            14230 ; 159  |    int m_iResourceOfCode;
                            14231 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14232 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            14233 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14234 ; 163  |    int m_uTimeOutHigh;
                            14235 ; 164  |    int m_uTimeOutLow;
                            14236 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14237 ; 166  |};
                            14238 ; 167  |
                            14239 ; 168  |union WaitMask{
                            14240 ; 169  |    struct B{
                            14241 ; 170  |        unsigned int m_bNone     :1;
                            14242 ; 171  |        unsigned int m_bMessage  :1;
                            14243 ; 172  |        unsigned int m_bTimer    :1;
                            14244 ; 173  |        unsigned int m_bButton   :1;
                            14245 ; 174  |    } B;
                            14246 ; 175  |    int I;
                            14247 ; 176  |} ;
                            14248 ; 177  |
                            14249 ; 178  |
                            14250 ; 179  |struct Button {
                            14251 ; 180  |        WORD wButtonEvent;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 236

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14252 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14253 ; 182  |};
                            14254 ; 183  |
                            14255 ; 184  |struct Message {
                            14256 ; 185  |        WORD wMsgLength;
                            14257 ; 186  |        WORD wMsgCommand;
                            14258 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14259 ; 188  |};
                            14260 ; 189  |
                            14261 ; 190  |union EventTypes {
                            14262 ; 191  |        struct CMessage msg;
                            14263 ; 192  |        struct Button Button ;
                            14264 ; 193  |        struct Message Message;
                            14265 ; 194  |};
                            14266 ; 195  |
                            14267 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14268 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14269 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            14270 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            14271 ; 200  |
                            14272 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            14273 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            14274 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            14275 ; 204  |
                            14276 ; 205  |#if DEBUG
                            14277 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            14278 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            14279 ; 208  |#else 
                            14280 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            14281 ; 210  |#define DebugBuildAssert(x)    
                            14282 ; 211  |#endif
                            14283 ; 212  |
                            14284 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            14285 ; 214  |//  #pragma asm
                            14286 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            14287 ; 216  |//  #pragma endasm
                            14288 ; 217  |
                            14289 ; 218  |
                            14290 ; 219  |#ifdef COLOR_262K
                            14291 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            14292 ; 221  |#elif defined(COLOR_65K)
                            14293 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            14294 ; 223  |#else
                            14295 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            14296 ; 225  |#endif
                            14297 ; 226  |    
                            14298 ; 227  |#endif // #ifndef _TYPES_H
                            14299 
                            14301 
                            14302 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14303 ; 7    |
                            14304 ; 8    |//   SYSTEM STMP Registers 
                            14305 ; 9    |//  Last Edited 6.26.2003 M. Henson
                            14306 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14307 ; 11   |
                            14308 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                            14309 ; 13   |
                            14310 ; 14   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 237

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14311 ; 15   |
                            14312 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                            14313 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                            14314 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                            14315 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                            14316 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                            14317 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                            14318 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                            14319 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                            14320 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                            14321 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                            14322 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                            14323 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                            14324 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                            14325 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                            14326 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                            14327 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                            14328 ; 32   |
                            14329 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                            14330 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                            14331 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                            14332 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                            14333 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                            14334 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                            14335 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                            14336 ; 40   |
                            14337 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BA
                                  TT_CTRL_INPUT_OFFSET_BITPOS)        
                            14338 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BA
                                  TT_CTRL_HALF_CMP_PWR_BITPOS)        
                            14339 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_C
                                  TRL_INPUT_DIV2_BITPOS) 
                            14340 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_
                                  BITPOS) 
                            14341 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS
                                  ) 
                            14342 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CL
                                  K_DIV_BITPOS)        
                            14343 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_RE
                                  F_VAL_BITPOS)        
                            14344 ; 48   |
                            14345 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                            14346 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                            14347 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                            14348 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                            14349 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                            14350 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                            14351 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                            14352 ; 56   |
                            14353 ; 57   |typedef union               
                            14354 ; 58   |{
                            14355 ; 59   |    struct {
                            14356 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                            14357 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                            14358 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                            14359 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                            14360 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                            14361 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                            14362 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                            14363 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                            14364 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                            14365 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 238

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14366 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT0_WIDTH;
                            14367 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT1_WIDTH;
                            14368 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDT
                                  H;
                            14369 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_
                                  WIDTH;
                            14370 ; 74   |    } B;
                            14371 ; 75   |   unsigned int I;
                            14372 ; 76   |        unsigned int U;
                            14373 ; 77   |} lradc_ctrl_type;
                            14374 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Batt
                                  ery LRADC Control Register */
                            14375 ; 79   |
                            14376 ; 80   |
                            14377 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                            14378 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                            14379 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                            14380 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                            14381 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                            14382 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                            14383 ; 87   |
                            14384 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                            14385 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                            14386 ; 90   |
                            14387 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                            14388 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                            14389 ; 93   |
                            14390 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETM
                                  ASK)     
                            14391 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETM
                                  ASK)     
                            14392 ; 96   |
                            14393 ; 97   |
                            14394 ; 98   |typedef union               
                            14395 ; 99   |{
                            14396 ; 100  |    struct {
                            14397 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                            14398 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                            14399 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                            14400 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                            14401 ; 105  |    } B;
                            14402 ; 106  |    unsigned int I;
                            14403 ; 107  |} lradc_thrsh_type;
                            14404 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* 
                                  Battery LRADC Threshold Register */
                            14405 ; 109  |
                            14406 ; 110  |
                            14407 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            14408 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                            14409 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                            14410 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                            14411 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                            14412 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                            14413 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                            14414 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                            14415 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                            14416 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                            14417 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 239

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14418 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                            14419 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                            14420 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                            14421 ; 125  |
                            14422 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                            14423 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                            14424 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                            14425 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                            14426 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                            14427 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                            14428 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                            14429 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                            14430 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                            14431 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                            14432 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                            14433 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                            14434 ; 138  |
                            14435 ; 139  |
                            14436 ; 140  |
                            14437 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT1_BITPOS)
                            14438 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT0_BITPOS)
                            14439 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT1_BITPOS)
                            14440 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT0_BITPOS)
                            14441 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT1_BITPOS)
                            14442 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT0_BITPOS)
                            14443 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD0_BITPOS)
                            14444 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_R
                                  ESULT_DATA_OUT_BITPOS)
                            14445 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD1_BITPOS)
                            14446 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT0_BITPOS)
                            14447 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT1_BITPOS)
                            14448 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD2_BITPOS)
                            14449 ; 153  |
                            14450 ; 154  |
                            14451 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                            14452 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                            14453 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                            14454 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                            14455 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                            14456 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                            14457 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                            14458 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                            14459 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                            14460 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                            14461 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                            14462 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                            14463 ; 167  |
                            14464 ; 168  |typedef union               
                            14465 ; 169  |{
                            14466 ; 170  |    struct {
                            14467 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 240

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14468 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                            14469 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                            14470 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                            14471 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                            14472 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                            14473 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                            14474 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                            14475 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                            14476 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_I
                                  RQ_EVENT0_WIDTH;
                            14477 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_I
                                  RQ_EVENT1_WIDTH;                        
                            14478 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESU
                                  LT_RSVD2_WIDTH;
                            14479 ; 183  |    } B;
                            14480 ; 184  |    unsigned int I;
                            14481 ; 185  |} lradc_result_type;
                            14482 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /
                                  * Battery LRADC Result Register */
                            14483 ; 187  |
                            14484 ; 188  |
                            14485 ; 189  |
                            14486 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                            14487 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                            14488 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                            14489 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                            14490 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                            14491 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                            14492 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                            14493 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                            14494 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                            14495 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                            14496 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                            14497 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                            14498 ; 202  |
                            14499 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                            14500 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                            14501 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                            14502 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                            14503 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                            14504 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                            14505 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                            14506 ; 210  |
                            14507 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                            14508 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                            14509 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LR
                                  ADC1_CTRL_INPUT_DIV2_BITPOS) 
                            14510 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_
                                  CLEAR_BITPOS) 
                            14511 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_
                                  BITPOS) 
                            14512 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_CLK_DIV_BITPOS)        
                            14513 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_REF_VAL_BITPOS)        
                            14514 ; 218  |
                            14515 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)  
                                     
                            14516 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)  
                                     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 241

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14517 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                            14518 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                            14519 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                            14520 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                            14521 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                            14522 ; 226  |
                            14523 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* 
                                  LRADC1 Control Register */
                            14524 ; 228  |
                            14525 ; 229  |
                            14526 ; 230  |
                            14527 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            14528 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                            14529 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                            14530 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                            14531 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                            14532 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                            14533 ; 237  |
                            14534 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                            14535 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                            14536 ; 240  |
                            14537 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                            14538 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                            14539 ; 243  |
                            14540 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                            14541 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                            14542 ; 246  |
                            14543 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /
                                  * LRADC1 Threshold Register */
                            14544 ; 248  |
                            14545 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                            14546 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                            14547 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                            14548 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                            14549 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
                            14550 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                            14551 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                            14552 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                            14553 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                            14554 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                            14555 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                            14556 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                            14557 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                            14558 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                            14559 ; 263  |
                            14560 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                            14561 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                            14562 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                            14563 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                            14564 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                            14565 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                            14566 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                            14567 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                            14568 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                            14569 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                            14570 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                            14571 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                            14572 ; 276  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 242

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14573 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT1_BITPOS)
                            14574 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT0_BITPOS)
                            14575 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT1_BITPOS)
                            14576 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT0_BITPOS)
                            14577 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT1_BITPOS)
                            14578 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT0_BITPOS)
                            14579 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD0_BITPOS)
                            14580 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC1_RESULT_DATA_OUT_BITPOS)
                            14581 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD1_BITPOS)
                            14582 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                            14583 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                            14584 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD2_BITPOS)
                            14585 ; 289  |
                            14586 ; 290  |
                            14587 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                            14588 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                            14589 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                            14590 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                            14591 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                            14592 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                            14593 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                            14594 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                            14595 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                            14596 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                            14597 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                            14598 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                            14599 ; 303  |
                            14600 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))   
                                   /* LRADC1 Result Register */
                            14601 ; 305  |
                            14602 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                            14603 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                            14604 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                            14605 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                            14606 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                            14607 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                            14608 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                            14609 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                            14610 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                            14611 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                            14612 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                            14613 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                            14614 ; 318  |
                            14615 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                            14616 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                            14617 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                            14618 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                            14619 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                            14620 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                            14621 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 243

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14622 ; 326  |
                            14623 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                            14624 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                            14625 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)
                                  -1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                            14626 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LR
                                  ADC2_CTRL_CTRL_CLEAR_BITPOS) 
                            14627 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2
                                  _CTRL_CTRL_PWD_BITPOS) 
                            14628 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                            14629 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                            14630 ; 334  |
                            14631 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_
                                  SETMASK)     
                            14632 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_
                                  SETMASK)     
                            14633 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETM
                                  ASK) 
                            14634 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                            14635 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                            14636 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)  
                                     
                            14637 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)  
                                     
                            14638 ; 342  |
                            14639 ; 343  |
                            14640 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* 
                                  LRADC2_CTRL Control Register */
                            14641 ; 345  |
                            14642 ; 346  |
                            14643 ; 347  |
                            14644 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                            14645 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                            14646 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                            14647 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                            14648 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                            14649 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                            14650 ; 354  |
                            14651 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                            14652 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                            14653 ; 357  |
                            14654 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                            14655 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                            14656 ; 360  |
                            14657 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                            14658 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                            14659 ; 363  |
                            14660 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /
                                  * LRADC2 Threshold Register */
                            14661 ; 365  |
                            14662 ; 366  |
                            14663 ; 367  |
                            14664 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                            14665 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 244

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14666 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                            14667 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                            14668 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                            14669 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                            14670 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                            14671 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                            14672 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                            14673 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                            14674 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                            14675 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                            14676 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                            14677 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                            14678 ; 382  |
                            14679 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                            14680 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                            14681 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                            14682 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                            14683 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                            14684 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                            14685 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                            14686 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                            14687 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                            14688 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                            14689 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                            14690 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                            14691 ; 395  |
                            14692 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT1_BITPOS)
                            14693 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT0_BITPOS)
                            14694 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT1_BITPOS)
                            14695 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT0_BITPOS)
                            14696 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT1_BITPOS)
                            14697 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT0_BITPOS)
                            14698 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD0_BITPOS)
                            14699 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC2_RESULT_DATA_OUT_BITPOS)
                            14700 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD1_BITPOS)
                            14701 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                            14702 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                            14703 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD2_BITPOS)
                            14704 ; 408  |
                            14705 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                            14706 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                            14707 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                            14708 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                            14709 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                            14710 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                            14711 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                            14712 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                            14713 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                            14714 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                            14715 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 245

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14716 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                            14717 ; 421  |
                            14718 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))   
                                   /* LRADC2 Result Register */
                            14719 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14720 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14721 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14722 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14723 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            14724 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            14725 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            14726 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            14727 ; 431  |#define HW_LRADC_RES_REF_0                              80
                            14728 ; 432  |#define HW_LRADC_RES_REF_1                              77
                            14729 ; 433  |#define HW_LRADC_RES_REF_2                              100
                            14730 ; 434  |#define HW_LRADC_RES_REF_3                              129
                            14731 ; 435  |#define HW_LRADC_RES_REF_4                              160
                            14732 ; 436  |#define HW_LRADC_RES_REF_5                              154
                            14733 ; 437  |#define HW_LRADC_RES_REF_6                              200
                            14734 ; 438  |#define HW_LRADC_RES_REF_7                              258
                            14735 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK         
                                   
                            14736 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementati
                                  on
                            14737 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                            14738 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                            14739 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                            14740 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                            14741 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                            14742 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                            14743 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                            14744 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                            14745 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                            14746 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                            14747 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                            14748 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                            14749 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                            14750 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                            14751 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                            14752 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                            14753 ; 457  |
                            14754 ; 458  |//Needed by button.asm
                            14755 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                            14756 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                            14757 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                            14758 ; 462  |
                            14759 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14760 ; 464  |
                            14761 ; 465  |#endif
                            14762 ; 466  |
                            14763 ; 467  |
                            14764 
                            14766 
                            14767 ; 27   |#include "regspwm.h"
                            14768 
                            14770 
                            14771 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            14772 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 246

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14773 ; 3    |// Filename: regspwm.inc
                            14774 ; 4    |// Description: Register definitions for PWM interface
                            14775 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            14776 ; 6    |// The following naming conventions are followed in this file.
                            14777 ; 7    |// All registers are named using the format...
                            14778 ; 8    |//     HW_<module>_<regname>
                            14779 ; 9    |// where <module> is the module name which can be any of the following...
                            14780 ; 10   |//     USB20
                            14781 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            14782 ; 12   |// module name includes a number starting from 0 for the first instance of
                            14783 ; 13   |// that module)
                            14784 ; 14   |// <regname> is the specific register within that module
                            14785 ; 15   |// We also define the following...
                            14786 ; 16   |//     HW_<module>_<regname>_BITPOS
                            14787 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            14788 ; 18   |//     HW_<module>_<regname>_SETMASK
                            14789 ; 19   |// which does something else, and
                            14790 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            14791 ; 21   |// which does something else.
                            14792 ; 22   |// Other rules
                            14793 ; 23   |//     All caps
                            14794 ; 24   |//     Numeric identifiers start at 0
                            14795 ; 25   |#if !(defined(regspwminc))
                            14796 ; 26   |#define regspwminc 1
                            14797 ; 27   |
                            14798 ; 28   |#include "types.h"
                            14799 
                            14801 
                            14802 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14803 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14804 ; 3    |//
                            14805 ; 4    |// Filename: types.h
                            14806 ; 5    |// Description: Standard data types
                            14807 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14808 ; 7    |
                            14809 ; 8    |#ifndef _TYPES_H
                            14810 ; 9    |#define _TYPES_H
                            14811 ; 10   |
                            14812 ; 11   |// TODO:  move this outta here!
                            14813 ; 12   |#if !defined(NOERROR)
                            14814 ; 13   |#define NOERROR 0
                            14815 ; 14   |#define SUCCESS 0
                            14816 ; 15   |#endif 
                            14817 ; 16   |#if !defined(SUCCESS)
                            14818 ; 17   |#define SUCCESS  0
                            14819 ; 18   |#endif
                            14820 ; 19   |#if !defined(ERROR)
                            14821 ; 20   |#define ERROR   -1
                            14822 ; 21   |#endif
                            14823 ; 22   |#if !defined(FALSE)
                            14824 ; 23   |#define FALSE 0
                            14825 ; 24   |#endif
                            14826 ; 25   |#if !defined(TRUE)
                            14827 ; 26   |#define TRUE  1
                            14828 ; 27   |#endif
                            14829 ; 28   |
                            14830 ; 29   |#if !defined(NULL)
                            14831 ; 30   |#define NULL 0
                            14832 ; 31   |#endif
                            14833 ; 32   |
                            14834 ; 33   |#define MAX_INT     0x7FFFFF
                            14835 ; 34   |#define MAX_LONG    0x7FFFFFffffff
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 247

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14836 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14837 ; 36   |#define MAX_ULONG   (-1) 
                            14838 ; 37   |
                            14839 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14840 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14841 ; 40   |
                            14842 ; 41   |
                            14843 ; 42   |#define BYTE    unsigned char       // btVarName
                            14844 ; 43   |#define CHAR    signed char         // cVarName
                            14845 ; 44   |#define USHORT  unsigned short      // usVarName
                            14846 ; 45   |#define SHORT   unsigned short      // sVarName
                            14847 ; 46   |#define WORD    unsigned int        // wVarName
                            14848 ; 47   |#define INT     signed int          // iVarName
                            14849 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14850 ; 49   |#define LONG    signed long         // lVarName
                            14851 ; 50   |#define BOOL    unsigned int        // bVarName
                            14852 ; 51   |#define FRACT   _fract              // frVarName
                            14853 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14854 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14855 ; 54   |#define FLOAT   float               // fVarName
                            14856 ; 55   |#define DBL     double              // dVarName
                            14857 ; 56   |#define ENUM    enum                // eVarName
                            14858 ; 57   |#define CMX     _complex            // cmxVarName
                            14859 ; 58   |typedef WORD UCS3;                   // 
                            14860 ; 59   |
                            14861 ; 60   |#define UINT16  unsigned short
                            14862 ; 61   |#define UINT8   unsigned char   
                            14863 ; 62   |#define UINT32  unsigned long
                            14864 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14865 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14866 ; 65   |#define WCHAR   UINT16
                            14867 ; 66   |
                            14868 ; 67   |//UINT128 is 16 bytes or 6 words
                            14869 ; 68   |typedef struct UINT128_3500 {   
                            14870 ; 69   |    int val[6];     
                            14871 ; 70   |} UINT128_3500;
                            14872 ; 71   |
                            14873 ; 72   |#define UINT128   UINT128_3500
                            14874 ; 73   |
                            14875 ; 74   |// Little endian word packed byte strings:   
                            14876 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14877 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14878 ; 77   |// Little endian word packed byte strings:   
                            14879 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14880 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14881 ; 80   |
                            14882 ; 81   |// Declare Memory Spaces To Use When Coding
                            14883 ; 82   |// A. Sector Buffers
                            14884 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14885 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14886 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14887 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14888 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14889 ; 88   |// B. Media DDI Memory
                            14890 ; 89   |#define MEDIA_DDI_MEM _Y
                            14891 ; 90   |
                            14892 ; 91   |
                            14893 ; 92   |
                            14894 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14895 ; 94   |// Examples of circular pointers:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 248

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14896 ; 95   |//    INT CIRC cpiVarName
                            14897 ; 96   |//    DWORD CIRC cpdwVarName
                            14898 ; 97   |
                            14899 ; 98   |#define RETCODE INT                 // rcVarName
                            14900 ; 99   |
                            14901 ; 100  |// generic bitfield structure
                            14902 ; 101  |struct Bitfield {
                            14903 ; 102  |    unsigned int B0  :1;
                            14904 ; 103  |    unsigned int B1  :1;
                            14905 ; 104  |    unsigned int B2  :1;
                            14906 ; 105  |    unsigned int B3  :1;
                            14907 ; 106  |    unsigned int B4  :1;
                            14908 ; 107  |    unsigned int B5  :1;
                            14909 ; 108  |    unsigned int B6  :1;
                            14910 ; 109  |    unsigned int B7  :1;
                            14911 ; 110  |    unsigned int B8  :1;
                            14912 ; 111  |    unsigned int B9  :1;
                            14913 ; 112  |    unsigned int B10 :1;
                            14914 ; 113  |    unsigned int B11 :1;
                            14915 ; 114  |    unsigned int B12 :1;
                            14916 ; 115  |    unsigned int B13 :1;
                            14917 ; 116  |    unsigned int B14 :1;
                            14918 ; 117  |    unsigned int B15 :1;
                            14919 ; 118  |    unsigned int B16 :1;
                            14920 ; 119  |    unsigned int B17 :1;
                            14921 ; 120  |    unsigned int B18 :1;
                            14922 ; 121  |    unsigned int B19 :1;
                            14923 ; 122  |    unsigned int B20 :1;
                            14924 ; 123  |    unsigned int B21 :1;
                            14925 ; 124  |    unsigned int B22 :1;
                            14926 ; 125  |    unsigned int B23 :1;
                            14927 ; 126  |};
                            14928 ; 127  |
                            14929 ; 128  |union BitInt {
                            14930 ; 129  |        struct Bitfield B;
                            14931 ; 130  |        int        I;
                            14932 ; 131  |};
                            14933 ; 132  |
                            14934 ; 133  |#define MAX_MSG_LENGTH 10
                            14935 ; 134  |struct CMessage
                            14936 ; 135  |{
                            14937 ; 136  |        unsigned int m_uLength;
                            14938 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14939 ; 138  |};
                            14940 ; 139  |
                            14941 ; 140  |typedef struct {
                            14942 ; 141  |    WORD m_wLength;
                            14943 ; 142  |    WORD m_wMessage;
                            14944 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14945 ; 144  |} Message;
                            14946 ; 145  |
                            14947 ; 146  |struct MessageQueueDescriptor
                            14948 ; 147  |{
                            14949 ; 148  |        int *m_pBase;
                            14950 ; 149  |        int m_iModulo;
                            14951 ; 150  |        int m_iSize;
                            14952 ; 151  |        int *m_pHead;
                            14953 ; 152  |        int *m_pTail;
                            14954 ; 153  |};
                            14955 ; 154  |
                            14956 ; 155  |struct ModuleEntry
                            14957 ; 156  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 249

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14958 ; 157  |    int m_iSignaledEventMask;
                            14959 ; 158  |    int m_iWaitEventMask;
                            14960 ; 159  |    int m_iResourceOfCode;
                            14961 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14962 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            14963 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14964 ; 163  |    int m_uTimeOutHigh;
                            14965 ; 164  |    int m_uTimeOutLow;
                            14966 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14967 ; 166  |};
                            14968 ; 167  |
                            14969 ; 168  |union WaitMask{
                            14970 ; 169  |    struct B{
                            14971 ; 170  |        unsigned int m_bNone     :1;
                            14972 ; 171  |        unsigned int m_bMessage  :1;
                            14973 ; 172  |        unsigned int m_bTimer    :1;
                            14974 ; 173  |        unsigned int m_bButton   :1;
                            14975 ; 174  |    } B;
                            14976 ; 175  |    int I;
                            14977 ; 176  |} ;
                            14978 ; 177  |
                            14979 ; 178  |
                            14980 ; 179  |struct Button {
                            14981 ; 180  |        WORD wButtonEvent;
                            14982 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14983 ; 182  |};
                            14984 ; 183  |
                            14985 ; 184  |struct Message {
                            14986 ; 185  |        WORD wMsgLength;
                            14987 ; 186  |        WORD wMsgCommand;
                            14988 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14989 ; 188  |};
                            14990 ; 189  |
                            14991 ; 190  |union EventTypes {
                            14992 ; 191  |        struct CMessage msg;
                            14993 ; 192  |        struct Button Button ;
                            14994 ; 193  |        struct Message Message;
                            14995 ; 194  |};
                            14996 ; 195  |
                            14997 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14998 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14999 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15000 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15001 ; 200  |
                            15002 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15003 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15004 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15005 ; 204  |
                            15006 ; 205  |#if DEBUG
                            15007 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15008 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15009 ; 208  |#else 
                            15010 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            15011 ; 210  |#define DebugBuildAssert(x)    
                            15012 ; 211  |#endif
                            15013 ; 212  |
                            15014 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15015 ; 214  |//  #pragma asm
                            15016 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15017 ; 216  |//  #pragma endasm
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 250

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15018 ; 217  |
                            15019 ; 218  |
                            15020 ; 219  |#ifdef COLOR_262K
                            15021 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            15022 ; 221  |#elif defined(COLOR_65K)
                            15023 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            15024 ; 223  |#else
                            15025 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            15026 ; 225  |#endif
                            15027 ; 226  |    
                            15028 ; 227  |#endif // #ifndef _TYPES_H
                            15029 
                            15031 
                            15032 ; 29   |
                            15033 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15034 ; 31   |//   Pulse Width Modulator STMP Registers 
                            15035 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15036 ; 33   |#define HW_PWM_BASEADDR (0xFA31)
                            15037 ; 34   |
                            15038 ; 35   |
                            15039 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            15040 ; 37   |//  PWM CSR register (HW_PWM_CSR) Bit Definitions
                            15041 ; 38   |#define HW_PWM_CSR_PWM0_EN_BITPOS (0)
                            15042 ; 39   |#define HW_PWM_CSR_PWM1_EN_BITPOS (1) 
                            15043 ; 40   |#define HW_PWM_CSR_PWM2_EN_BITPOS (2)
                            15044 ; 41   |#define HW_PWM_CSR_PWM3_EN_BITPOS (3)
                            15045 ; 42   |#define HW_PWM_CSR_CDIV_BITPOS (8)
                            15046 ; 43   |#define HW_PWM_CSR_MSTR_EN_BITPOS (23)
                            15047 ; 44   |
                            15048 ; 45   |#define HW_PWM_CSR_PWM0_EN_WIDTH (1)
                            15049 ; 46   |#define HW_PWM_CSR_PWM1_EN_WIDTH (1) 
                            15050 ; 47   |#define HW_PWM_CSR_PWM2_EN_WIDTH (1)
                            15051 ; 48   |#define HW_PWM_CSR_PWM3_EN_WIDTH (1)
                            15052 ; 49   |#define HW_PWM_CSR_CDIV_WIDTH (2)
                            15053 ; 50   |#define HW_PWM_CSR_MSTR_EN_WIDTH (1)
                            15054 ; 51   |
                            15055 ; 52   |#define HW_PWM_CSR_PWM0_EN_SETMASK (((1<<HW_PWM_CSR_PWM0_EN_WIDTH)-1)<<HW_PWM_CSR_PWM0_EN_
                                  BITPOS)
                            15056 ; 53   |#define HW_PWM_CSR_PWM1_EN_SETMASK (((1<<HW_PWM_CSR_PWM1_EN_WIDTH)-1)<<HW_PWM_CSR_PWM1_EN_
                                  BITPOS)
                            15057 ; 54   |#define HW_PWM_CSR_PWM2_EN_SETMASK (((1<<HW_PWM_CSR_PWM2_EN_WIDTH)-1)<<HW_PWM_CSR_PWM2_EN_
                                  BITPOS)
                            15058 ; 55   |#define HW_PWM_CSR_PWM3_EN_SETMASK (((1<<HW_PWM_CSR_PWM3_EN_WIDTH)-1)<<HW_PWM_CSR_PWM3_EN_
                                  BITPOS)
                            15059 ; 56   |#define HW_PWM_CSR_CDIV_SETMASK (((1<<HW_PWM_CSR_CDIV_WIDTH)-1)<<HW_PWM_CSR_CDIV_BITPOS)
                            15060 ; 57   |#define HW_PWM_CSR_MSTR_EN_SETMASK (((1<<HW_PWM_CSR_MSTR_EN_WIDTH)-1)<<HW_PWM_CSR_MSTR_EN_
                                  BITPOS)
                            15061 ; 58   |
                            15062 ; 59   |#define HW_PWM_CSR_PWM0_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM0_EN_SETMASK)
                            15063 ; 60   |#define HW_PWM_CSR_PWM1_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM1_EN_SETMASK)
                            15064 ; 61   |#define HW_PWM_CSR_PWM2_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM2_EN_SETMASK)
                            15065 ; 62   |#define HW_PWM_CSR_PWM3_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM3_EN_SETMASK)
                            15066 ; 63   |#define HW_PWM_CSR_CDIV_CLRMASK (~(WORD)HW_PWM_CSR_CDIV_SETMASK)   
                            15067 ; 64   |#define HW_PWM_CSR_MSTR_EN_CLRMASK (~(WORD)HW_PWM_CSR_MSTR_EN_SETMASK)
                            15068 ; 65   |
                            15069 ; 66   |typedef union               
                            15070 ; 67   |{
                            15071 ; 68   |    struct {
                            15072 ; 69   |        int PWM0_EN                    :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 251

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15073 ; 70   |        int PWM1_EN                    :1;
                            15074 ; 71   |        int PWM2_EN                    :1;
                            15075 ; 72   |        int PWM3_EN                    :1;
                            15076 ; 73   |        int RSVD0                      :4;
                            15077 ; 74   |        int CDIV                       :2;
                            15078 ; 75   |        int RSVD1                      :13;
                            15079 ; 76   |        int MSTR_EN                    :1;
                            15080 ; 77   |    } B;
                            15081 ; 78   |    int I;
                            15082 ; 79   |} pwmcsr_type;
                            15083 ; 80   |#define HW_PWM_CSR        (*(volatile pwmcsr_type _X*) (HW_PWM_BASEADDR))  /* PWM Control 
                                  Status Register */
                            15084 ; 81   |
                            15085 ; 82   |/////////////////////////////////////////////////////////////////////////////////
                            15086 ; 83   |//  PWM CHANNEL 0 A  (HW_PWM_CH0AR) Bit Definitions
                            15087 ; 84   |#define HW_PWM_CH0AR_ACTIVE_BITPOS (0)
                            15088 ; 85   |#define HW_PWM_CH0AR_INACTIVE_BITPOS (12)
                            15089 ; 86   |
                            15090 ; 87   |#define HW_PWM_CH0AR_ACTIVE_WIDTH (12)
                            15091 ; 88   |#define HW_PWM_CH0AR_INACTIVE_WIDTH (12)
                            15092 ; 89   |
                            15093 ; 90   |#define HW_PWM_CH0AR_ACTIVE_SETMASK (((1<<HW_PWM_CH0AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_ACTI
                                  VE_BITPOS)
                            15094 ; 91   |#define HW_PWM_CH0AR_INACTIVE_SETMASK (((1<<HW_PWM_CH0AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_
                                  INACTIVE_BITPOS)
                            15095 ; 92   |
                            15096 ; 93   |#define HW_PWM_CH0AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_ACTIVE_SETMASK)
                            15097 ; 94   |#define HW_PWM_CH0AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_INACTIVE_SETMASK)
                            15098 ; 95   |
                            15099 ; 96   |/////////////////////////////////////////////////////////////////////////////////
                            15100 ; 97   |//  PWM CHANNEL 0 B  (HW_PWM_CH0BR) Bit Definitions
                            15101 ; 98   |#define HW_PWM_CH0BR_ACTIVE_BITPOS (0)
                            15102 ; 99   |#define HW_PWM_CH0BR_INACTIVE_BITPOS (12)
                            15103 ; 100  |
                            15104 ; 101  |#define HW_PWM_CH0BR_ACTIVE_WIDTH (12)
                            15105 ; 102  |#define HW_PWM_CH0BR_INACTIVE_WIDTH (12)
                            15106 ; 103  |
                            15107 ; 104  |#define HW_PWM_CH0BR_ACTIVE_SETMASK (((1<<HW_PWM_CH0BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_ACTI
                                  VE_BITPOS)
                            15108 ; 105  |#define HW_PWM_CH0BR_INACTIVE_SETMASK (((1<<HW_PWM_CH0BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_
                                  INACTIVE_BITPOS)
                            15109 ; 106  |
                            15110 ; 107  |#define HW_PWM_CH0BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_ACTIVE_SETMASK)
                            15111 ; 108  |#define HW_PWM_CH0BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_INACTIVE_SETMASK)
                            15112 ; 109  |
                            15113 ; 110  |/////////////////////////////////////////////////////////////////////////////////
                            15114 ; 111  |//  PWM CHANNEL 1 A  (HW_PWM_CH1AR) Bit Definitions
                            15115 ; 112  |#define HW_PWM_CH1AR_ACTIVE_BITPOS (0)
                            15116 ; 113  |#define HW_PWM_CH1AR_INACTIVE_BITPOS (12)
                            15117 ; 114  |
                            15118 ; 115  |#define HW_PWM_CH1AR_ACTIVE_WIDTH (12)
                            15119 ; 116  |#define HW_PWM_CH1AR_INACTIVE_WIDTH (12)
                            15120 ; 117  |
                            15121 ; 118  |#define HW_PWM_CH1AR_ACTIVE_SETMASK (((1<<HW_PWM_CH1AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_ACTI
                                  VE_BITPOS)
                            15122 ; 119  |#define HW_PWM_CH1AR_INACTIVE_SETMASK (((1<<HW_PWM_CH1AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_
                                  INACTIVE_BITPOS)
                            15123 ; 120  |
                            15124 ; 121  |#define HW_PWM_CH1AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_ACTIVE_SETMASK)
                            15125 ; 122  |#define HW_PWM_CH1AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_INACTIVE_SETMASK)
                            15126 ; 123  |
                            15127 ; 124  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 252

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15128 ; 125  |//  PWM CHANNEL 1 B  (HW_PWM_CH1BR) Bit Definitions
                            15129 ; 126  |#define HW_PWM_CH1BR_ACTIVE_BITPOS (0)
                            15130 ; 127  |#define HW_PWM_CH1BR_INACTIVE_BITPOS (12)
                            15131 ; 128  |
                            15132 ; 129  |#define HW_PWM_CH1BR_ACTIVE_WIDTH (12)
                            15133 ; 130  |#define HW_PWM_CH1BR_INACTIVE_WIDTH (12)
                            15134 ; 131  |
                            15135 ; 132  |#define HW_PWM_CH1BR_ACTIVE_SETMASK (((1<<HW_PWM_CH1BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_ACTI
                                  VE_BITPOS)
                            15136 ; 133  |#define HW_PWM_CH1BR_INACTIVE_SETMASK (((1<<HW_PWM_CH1BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_
                                  INACTIVE_BITPOS)
                            15137 ; 134  |
                            15138 ; 135  |#define HW_PWM_CH1BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_ACTIVE_SETMASK)
                            15139 ; 136  |#define HW_PWM_CH1BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_INACTIVE_SETMASK)
                            15140 ; 137  |
                            15141 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                            15142 ; 139  |//  PWM CHANNEL 2 A  (HW_PWM_CH2AR) Bit Definitions
                            15143 ; 140  |#define HW_PWM_CH2AR_ACTIVE_BITPOS (0)
                            15144 ; 141  |#define HW_PWM_CH2AR_INACTIVE_BITPOS (12)
                            15145 ; 142  |
                            15146 ; 143  |#define HW_PWM_CH2AR_ACTIVE_WIDTH (12)
                            15147 ; 144  |#define HW_PWM_CH2AR_INACTIVE_WIDTH (12)
                            15148 ; 145  |
                            15149 ; 146  |#define HW_PWM_CH2AR_ACTIVE_SETMASK (((1<<HW_PWM_CH2AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_ACTI
                                  VE_BITPOS)
                            15150 ; 147  |#define HW_PWM_CH2AR_INACTIVE_SETMASK (((1<<HW_PWM_CH2AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_
                                  INACTIVE_BITPOS)
                            15151 ; 148  |
                            15152 ; 149  |#define HW_PWM_CH2AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_ACTIVE_SETMASK)
                            15153 ; 150  |#define HW_PWM_CH2AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_INACTIVE_SETMASK)
                            15154 ; 151  |
                            15155 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                            15156 ; 153  |//  PWM CHANNEL 2 B  (HW_PWM_CH2BR) Bit Definitions
                            15157 ; 154  |#define HW_PWM_CH2BR_ACTIVE_BITPOS (0)
                            15158 ; 155  |#define HW_PWM_CH2BR_INACTIVE_BITPOS (12)
                            15159 ; 156  |
                            15160 ; 157  |#define HW_PWM_CH2BR_ACTIVE_WIDTH (12)
                            15161 ; 158  |#define HW_PWM_CH2BR_INACTIVE_WIDTH (12)
                            15162 ; 159  |
                            15163 ; 160  |#define HW_PWM_CH2BR_ACTIVE_SETMASK (((1<<HW_PWM_CH2BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_ACTI
                                  VE_BITPOS)
                            15164 ; 161  |#define HW_PWM_CH2BR_INACTIVE_SETMASK (((1<<HW_PWM_CH2BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_
                                  INACTIVE_BITPOS)
                            15165 ; 162  |
                            15166 ; 163  |#define HW_PWM_CH2BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_ACTIVE_SETMASK)
                            15167 ; 164  |#define HW_PWM_CH2BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_INACTIVE_SETMASK)
                            15168 ; 165  |
                            15169 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                            15170 ; 167  |//  PWM CHANNEL 3 A  (HW_PWM_CH3AR) Bit Definitions
                            15171 ; 168  |#define HW_PWM_CH3AR_ACTIVE_BITPOS (0)
                            15172 ; 169  |#define HW_PWM_CH3AR_INACTIVE_BITPOS (12)
                            15173 ; 170  |
                            15174 ; 171  |#define HW_PWM_CH3AR_ACTIVE_WIDTH (12)
                            15175 ; 172  |#define HW_PWM_CH3AR_INACTIVE_WIDTH (12)
                            15176 ; 173  |
                            15177 ; 174  |#define HW_PWM_CH3AR_ACTIVE_SETMASK (((1<<HW_PWM_CH3AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_ACTI
                                  VE_BITPOS)
                            15178 ; 175  |#define HW_PWM_CH3AR_INACTIVE_SETMASK (((1<<HW_PWM_CH3AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_
                                  INACTIVE_BITPOS)
                            15179 ; 176  |
                            15180 ; 177  |#define HW_PWM_CH3AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_ACTIVE_SETMASK)
                            15181 ; 178  |#define HW_PWM_CH3AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_INACTIVE_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 253

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15182 ; 179  |
                            15183 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            15184 ; 181  |//  PWM CHANNEL 3 B  (HW_PWM_CH3BR) Bit Definitions
                            15185 ; 182  |#define HW_PWM_CH3BR_ACTIVE_BITPOS (0)
                            15186 ; 183  |#define HW_PWM_CH3BR_INACTIVE_BITPOS (12)
                            15187 ; 184  |
                            15188 ; 185  |#define HW_PWM_CH3BR_ACTIVE_WIDTH (12)
                            15189 ; 186  |#define HW_PWM_CH3BR_INACTIVE_WIDTH (12)
                            15190 ; 187  |
                            15191 ; 188  |#define HW_PWM_CH3BR_ACTIVE_SETMASK (((1<<HW_PWM_CH3BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_ACTI
                                  VE_BITPOS)
                            15192 ; 189  |#define HW_PWM_CH3BR_INACTIVE_SETMASK (((1<<HW_PWM_CH3BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_
                                  INACTIVE_BITPOS)
                            15193 ; 190  |
                            15194 ; 191  |#define HW_PWM_CH3BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_ACTIVE_SETMASK)
                            15195 ; 192  |#define HW_PWM_CH3BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_INACTIVE_SETMASK)
                            15196 ; 193  |
                            15197 ; 194  |typedef union               
                            15198 ; 195  |{
                            15199 ; 196  |    struct {
                            15200 ; 197  |       int ACTIVE                    :12;
                            15201 ; 198  |       int INACTIVE                  :12;
                            15202 ; 199  |    } B;
                            15203 ; 200  |    int I;
                            15204 ; 201  |} pwmchan_type;
                            15205 ; 202  |#define HW_PWM_CH0AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+1))  /* PWM Cha
                                  nnel 0 A Register */
                            15206 ; 203  |#define HW_PWM_CH0BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+2))  /* PWM Cha
                                  nnel 0 B Register */
                            15207 ; 204  |#define HW_PWM_CH1AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+3))  /* PWM Cha
                                  nnel 1 A Register */
                            15208 ; 205  |#define HW_PWM_CH1BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+4))  /* PWM Cha
                                  nnel 1 B Register */
                            15209 ; 206  |#define HW_PWM_CH2AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+5))  /* PWM Cha
                                  nnel 2 A Register */
                            15210 ; 207  |#define HW_PWM_CH2BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+6))  /* PWM Cha
                                  nnel 2 B Register */
                            15211 ; 208  |#define HW_PWM_CH3AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+7))  /* PWM Cha
                                  nnel 3 A Register */
                            15212 ; 209  |#define HW_PWM_CH3BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+8))  /* PWM Cha
                                  nnel 3 B Register */
                            15213 ; 210  |
                            15214 ; 211  |#endif
                            15215 ; 212  |
                            15216 ; 213  |
                            15217 ; 214  |
                            15218 ; 215  |
                            15219 
                            15221 
                            15222 ; 28   |#include "regsrevision.h"
                            15223 
                            15225 
                            15226 ; 1    |#if !(defined(__HW_REVR))
                            15227 ; 2    |#define __HW_REVR 1
                            15228 ; 3    |
                            15229 ; 4    |
                            15230 ; 5    |#define HW_GLUE_BASEADDR 0xFA00
                            15231 ; 6    |
                            15232 ; 7    |#define HW_REVR_RMN_BITPOS (0)
                            15233 ; 8    |#define HW_REVR_DCDCMODE_BITPOS (5)
                            15234 ; 9    |#define HW_REVR_RMJ_BITPOS (8)
                            15235 ; 10   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 254

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15236 ; 11   |#define HW_REVR_RMN_WIDTH (5)
                            15237 ; 12   |#define HW_REVR_DCDCMODE_WIDTH (3)
                            15238 ; 13   |
                            15239 ; 14   |#define HW_REVR_DCDCMODE_SETMASK (((1<<HW_REVR_DCDCMODE_WIDTH)-1)<<HW_REVR_DCDCMODE_BITPOS
                                  )
                            15240 ; 15   |
                            15241 ; 16   |#define HW_REVR_DCDCMODE_CLRMASK (~(WORD)HW_REVR_DCDCMODE_SETMASK)
                            15242 ; 17   |
                            15243 ; 18   |
                            15244 ; 19   |/////////////////////////////////////////////////////////////////////////////////
                            15245 ; 20   |//  Revision Register (HW_REVR) bitfields and values. (read only)
                            15246 ; 21   |//  June15 2004: C struct updated to be correct: 
                            15247 ; 22   |//   Added DCDCMODE bitfield. Removed RMP bitfield. Reduced size of RMN bitfield to 5 bits
                                  .
                            15248 ; 23   |typedef union               
                            15249 ; 24   |{
                            15250 ; 25   |    struct {
                            15251 ; 26   |        unsigned RMN    :5;     //Minor Revision
                            15252 ; 27   |        unsigned DCDCMODE : 3;  //DCDC mode field function depends on DCDC mode pin strapp
                                  ing
                            15253 ; 28   |           #define DCDCMODE_7_CONVERTER1_2CH_BOOST_CONVERTER2_OFF      7
                            15254 ; 29   |           #define DCDCMODE_6_RESERVED                                 6
                            15255 ; 30   |           #define DCDCMODE_5_CONVERTER1_3CH_BOOST_CONVERTER2_OFF      5
                            15256 ; 31   |           #define DCDCMODE_4_RESERVED                                 4
                            15257 ; 32   |           #define DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF       3
                            15258 ; 33   |           #define DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF            2
                            15259 ; 34   |           #define DCDCMODE_1_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BOOST 1
                            15260 ; 35   |           #define DCDCMODE_0_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BUCK  0
                            15261 ; 36   |           #define DCDCMODE_X_BUCK_MASKED_SETMASK 0x4
                            15262 ; 37   |        unsigned RMJ    :16;    //Major Revision
                            15263 ; 38   |    } B;
                            15264 ; 39   |
                            15265 ; 40   |    int I;
                            15266 ; 41   |
                            15267 ; 42   |} revr_type;
                            15268 ; 43   |#define HW_REVR (*(volatile revr_type _X*) (HW_GLUE_BASEADDR+2))
                            15269 ; 44   |
                            15270 ; 45   |#define HW_REVR_DCDCMODE_B0_BITPOS 5
                            15271 ; 46   |#define HW_REVR_DCDCMODE_B1_BITPOS 6
                            15272 ; 47   |#define HW_REVR_DCDCMODE_B2_BITPOS 7
                            15273 ; 48   |
                            15274 ; 49   |#define HW_REVR_DCDCMODE_BUCK_MASK_POS HW_REVR_DCDCMODE_B2_BITPOS
                            15275 ; 50   |// 3 bit bitfield: (HW_REVR_DCDCMODE_B2_BITPOS|HW_REVR_DCDCMODE_B1_BITPOS|HW_REVR_DCDCMODE
                                  _B0_BITPOS)
                            15276 ; 51   |#define HW_REVR_DCDC_MODE_SETMASK 0x0000E0
                            15277 ; 52   |#define HW_REVR_RMN_SETMASK 0xFF<<HW_REVR_RMN_BITPOS
                            15278 ; 53   |#define HW_REVR_RMJ_SETMASK 0xFFFF<<HW_REVR_RMJ_BITPOS
                            15279 ; 54   |
                            15280 ; 55   |#define HW_REVR_RMN_CLRMASK ~(WORD)HW_REVR_RMN_SETMASK
                            15281 ; 56   |#define HW_REVR_RMJ_CLRMASK ~(WORD)HW_REVR_RMJ_SETMASK
                            15282 ; 57   |
                            15283 ; 58   |#endif //!@def(__HW_REVR)
                            15284 ; 59   |
                            15285 
                            15287 
                            15288 ; 29   |#include "regsrtc.h"
                            15289 
                            15291 
                            15292 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            15293 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15294 ; 3    |// Filename: regsrtc.inc
                            15295 ; 4    |// Description: Register definitions for RTC interface
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 255

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15296 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            15297 ; 6    |// The following naming conventions are followed in this file.
                            15298 ; 7    |// All registers are named using the format...
                            15299 ; 8    |//     HW_<module>_<regname>
                            15300 ; 9    |// where <module> is the module name which can be any of the following...
                            15301 ; 10   |//     USB20
                            15302 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            15303 ; 12   |// module name includes a number starting from 0 for the first instance of
                            15304 ; 13   |// that module)
                            15305 ; 14   |// <regname> is the specific register within that module
                            15306 ; 15   |// We also define the following...
                            15307 ; 16   |//     HW_<module>_<regname>_BITPOS
                            15308 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15309 ; 18   |//     HW_<module>_<regname>_SETMASK
                            15310 ; 19   |// which does something else, and
                            15311 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            15312 ; 21   |// which does something else.
                            15313 ; 22   |// Other rules
                            15314 ; 23   |//     All caps
                            15315 ; 24   |//     Numeric identifiers start at 0
                            15316 ; 25   |#if !(defined(regsrtcinc))
                            15317 ; 26   |#define regsrtcinc 1
                            15318 ; 27   |
                            15319 ; 28   |#include "types.h"
                            15320 
                            15322 
                            15323 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15324 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15325 ; 3    |//
                            15326 ; 4    |// Filename: types.h
                            15327 ; 5    |// Description: Standard data types
                            15328 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15329 ; 7    |
                            15330 ; 8    |#ifndef _TYPES_H
                            15331 ; 9    |#define _TYPES_H
                            15332 ; 10   |
                            15333 ; 11   |// TODO:  move this outta here!
                            15334 ; 12   |#if !defined(NOERROR)
                            15335 ; 13   |#define NOERROR 0
                            15336 ; 14   |#define SUCCESS 0
                            15337 ; 15   |#endif 
                            15338 ; 16   |#if !defined(SUCCESS)
                            15339 ; 17   |#define SUCCESS  0
                            15340 ; 18   |#endif
                            15341 ; 19   |#if !defined(ERROR)
                            15342 ; 20   |#define ERROR   -1
                            15343 ; 21   |#endif
                            15344 ; 22   |#if !defined(FALSE)
                            15345 ; 23   |#define FALSE 0
                            15346 ; 24   |#endif
                            15347 ; 25   |#if !defined(TRUE)
                            15348 ; 26   |#define TRUE  1
                            15349 ; 27   |#endif
                            15350 ; 28   |
                            15351 ; 29   |#if !defined(NULL)
                            15352 ; 30   |#define NULL 0
                            15353 ; 31   |#endif
                            15354 ; 32   |
                            15355 ; 33   |#define MAX_INT     0x7FFFFF
                            15356 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15357 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15358 ; 36   |#define MAX_ULONG   (-1) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 256

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15359 ; 37   |
                            15360 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15361 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15362 ; 40   |
                            15363 ; 41   |
                            15364 ; 42   |#define BYTE    unsigned char       // btVarName
                            15365 ; 43   |#define CHAR    signed char         // cVarName
                            15366 ; 44   |#define USHORT  unsigned short      // usVarName
                            15367 ; 45   |#define SHORT   unsigned short      // sVarName
                            15368 ; 46   |#define WORD    unsigned int        // wVarName
                            15369 ; 47   |#define INT     signed int          // iVarName
                            15370 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15371 ; 49   |#define LONG    signed long         // lVarName
                            15372 ; 50   |#define BOOL    unsigned int        // bVarName
                            15373 ; 51   |#define FRACT   _fract              // frVarName
                            15374 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15375 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15376 ; 54   |#define FLOAT   float               // fVarName
                            15377 ; 55   |#define DBL     double              // dVarName
                            15378 ; 56   |#define ENUM    enum                // eVarName
                            15379 ; 57   |#define CMX     _complex            // cmxVarName
                            15380 ; 58   |typedef WORD UCS3;                   // 
                            15381 ; 59   |
                            15382 ; 60   |#define UINT16  unsigned short
                            15383 ; 61   |#define UINT8   unsigned char   
                            15384 ; 62   |#define UINT32  unsigned long
                            15385 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15386 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15387 ; 65   |#define WCHAR   UINT16
                            15388 ; 66   |
                            15389 ; 67   |//UINT128 is 16 bytes or 6 words
                            15390 ; 68   |typedef struct UINT128_3500 {   
                            15391 ; 69   |    int val[6];     
                            15392 ; 70   |} UINT128_3500;
                            15393 ; 71   |
                            15394 ; 72   |#define UINT128   UINT128_3500
                            15395 ; 73   |
                            15396 ; 74   |// Little endian word packed byte strings:   
                            15397 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15398 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15399 ; 77   |// Little endian word packed byte strings:   
                            15400 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15401 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15402 ; 80   |
                            15403 ; 81   |// Declare Memory Spaces To Use When Coding
                            15404 ; 82   |// A. Sector Buffers
                            15405 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15406 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15407 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15408 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15409 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15410 ; 88   |// B. Media DDI Memory
                            15411 ; 89   |#define MEDIA_DDI_MEM _Y
                            15412 ; 90   |
                            15413 ; 91   |
                            15414 ; 92   |
                            15415 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15416 ; 94   |// Examples of circular pointers:
                            15417 ; 95   |//    INT CIRC cpiVarName
                            15418 ; 96   |//    DWORD CIRC cpdwVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 257

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15419 ; 97   |
                            15420 ; 98   |#define RETCODE INT                 // rcVarName
                            15421 ; 99   |
                            15422 ; 100  |// generic bitfield structure
                            15423 ; 101  |struct Bitfield {
                            15424 ; 102  |    unsigned int B0  :1;
                            15425 ; 103  |    unsigned int B1  :1;
                            15426 ; 104  |    unsigned int B2  :1;
                            15427 ; 105  |    unsigned int B3  :1;
                            15428 ; 106  |    unsigned int B4  :1;
                            15429 ; 107  |    unsigned int B5  :1;
                            15430 ; 108  |    unsigned int B6  :1;
                            15431 ; 109  |    unsigned int B7  :1;
                            15432 ; 110  |    unsigned int B8  :1;
                            15433 ; 111  |    unsigned int B9  :1;
                            15434 ; 112  |    unsigned int B10 :1;
                            15435 ; 113  |    unsigned int B11 :1;
                            15436 ; 114  |    unsigned int B12 :1;
                            15437 ; 115  |    unsigned int B13 :1;
                            15438 ; 116  |    unsigned int B14 :1;
                            15439 ; 117  |    unsigned int B15 :1;
                            15440 ; 118  |    unsigned int B16 :1;
                            15441 ; 119  |    unsigned int B17 :1;
                            15442 ; 120  |    unsigned int B18 :1;
                            15443 ; 121  |    unsigned int B19 :1;
                            15444 ; 122  |    unsigned int B20 :1;
                            15445 ; 123  |    unsigned int B21 :1;
                            15446 ; 124  |    unsigned int B22 :1;
                            15447 ; 125  |    unsigned int B23 :1;
                            15448 ; 126  |};
                            15449 ; 127  |
                            15450 ; 128  |union BitInt {
                            15451 ; 129  |        struct Bitfield B;
                            15452 ; 130  |        int        I;
                            15453 ; 131  |};
                            15454 ; 132  |
                            15455 ; 133  |#define MAX_MSG_LENGTH 10
                            15456 ; 134  |struct CMessage
                            15457 ; 135  |{
                            15458 ; 136  |        unsigned int m_uLength;
                            15459 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15460 ; 138  |};
                            15461 ; 139  |
                            15462 ; 140  |typedef struct {
                            15463 ; 141  |    WORD m_wLength;
                            15464 ; 142  |    WORD m_wMessage;
                            15465 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15466 ; 144  |} Message;
                            15467 ; 145  |
                            15468 ; 146  |struct MessageQueueDescriptor
                            15469 ; 147  |{
                            15470 ; 148  |        int *m_pBase;
                            15471 ; 149  |        int m_iModulo;
                            15472 ; 150  |        int m_iSize;
                            15473 ; 151  |        int *m_pHead;
                            15474 ; 152  |        int *m_pTail;
                            15475 ; 153  |};
                            15476 ; 154  |
                            15477 ; 155  |struct ModuleEntry
                            15478 ; 156  |{
                            15479 ; 157  |    int m_iSignaledEventMask;
                            15480 ; 158  |    int m_iWaitEventMask;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 258

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15481 ; 159  |    int m_iResourceOfCode;
                            15482 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15483 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            15484 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15485 ; 163  |    int m_uTimeOutHigh;
                            15486 ; 164  |    int m_uTimeOutLow;
                            15487 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15488 ; 166  |};
                            15489 ; 167  |
                            15490 ; 168  |union WaitMask{
                            15491 ; 169  |    struct B{
                            15492 ; 170  |        unsigned int m_bNone     :1;
                            15493 ; 171  |        unsigned int m_bMessage  :1;
                            15494 ; 172  |        unsigned int m_bTimer    :1;
                            15495 ; 173  |        unsigned int m_bButton   :1;
                            15496 ; 174  |    } B;
                            15497 ; 175  |    int I;
                            15498 ; 176  |} ;
                            15499 ; 177  |
                            15500 ; 178  |
                            15501 ; 179  |struct Button {
                            15502 ; 180  |        WORD wButtonEvent;
                            15503 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15504 ; 182  |};
                            15505 ; 183  |
                            15506 ; 184  |struct Message {
                            15507 ; 185  |        WORD wMsgLength;
                            15508 ; 186  |        WORD wMsgCommand;
                            15509 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15510 ; 188  |};
                            15511 ; 189  |
                            15512 ; 190  |union EventTypes {
                            15513 ; 191  |        struct CMessage msg;
                            15514 ; 192  |        struct Button Button ;
                            15515 ; 193  |        struct Message Message;
                            15516 ; 194  |};
                            15517 ; 195  |
                            15518 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15519 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15520 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15521 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15522 ; 200  |
                            15523 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15524 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15525 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15526 ; 204  |
                            15527 ; 205  |#if DEBUG
                            15528 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15529 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15530 ; 208  |#else 
                            15531 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            15532 ; 210  |#define DebugBuildAssert(x)    
                            15533 ; 211  |#endif
                            15534 ; 212  |
                            15535 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15536 ; 214  |//  #pragma asm
                            15537 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15538 ; 216  |//  #pragma endasm
                            15539 ; 217  |
                            15540 ; 218  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 259

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15541 ; 219  |#ifdef COLOR_262K
                            15542 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            15543 ; 221  |#elif defined(COLOR_65K)
                            15544 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            15545 ; 223  |#else
                            15546 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            15547 ; 225  |#endif
                            15548 ; 226  |    
                            15549 ; 227  |#endif // #ifndef _TYPES_H
                            15550 
                            15552 
                            15553 ; 29   |
                            15554 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15555 ; 31   |
                            15556 ; 32   |//   RTC STMP Registers 
                            15557 ; 33   |//   Edited 2/26/2002 J. Ferrara
                            15558 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15559 ; 35   |
                            15560 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                            15561 ; 37   |
                            15562 ; 38   |
                            15563 ; 39   |
                            15564 ; 40   |
                            15565 ; 41   |
                            15566 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                            15567 ; 43   |
                            15568 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                            15569 ; 45   |
                            15570 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                            15571 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                            15572 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                            15573 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                            15574 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                            15575 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
                            15576 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                            15577 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                            15578 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                            15579 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                            15580 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                            15581 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                            15582 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                            15583 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                            15584 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                            15585 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                     
                                                          
                            15586 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                            15587 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                            15588 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                            15589 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                            15590 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                            15591 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                            15592 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                            15593 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                            15594 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                            15595 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                            15596 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                            15597 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                            15598 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                            15599 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 260

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15600 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
                            15601 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                            15602 ; 78   |
                            15603 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMI
                                  NT_BITPOS) 
                            15604 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_AL
                                  ARMINTEN_BITPOS) 
                            15605 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WA
                                  TCHDOGEN_BITPOS) 
                            15606 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS
                                  ) 
                            15607 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STAL
                                  EREGS_BITPOS) 
                            15608 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS
                                  ) 
                            15609 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_
                                  BITPOS) 
                            15610 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                            15611 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                            15612 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<
                                  <HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                            15613 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                            15614 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                            15615 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS
                                  ) 
                            15616 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS
                                  ) 
                            15617 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS
                                  ) 
                            15618 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BIT
                                  POS) 
                            15619 ; 95   |
                            15620 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
                            15621 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                            15622 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                            15623 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                            15624 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                            15625 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                            15626 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                            15627 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                            15628 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                            15629 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                                  
                            15630 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                            15631 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                            15632 ; 108  |
                            15633 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                            15634 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                            15635 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                            15636 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                            15637 ; 113  |
                            15638 ; 114  |
                            15639 ; 115  |typedef union               
                            15640 ; 116  |{
                            15641 ; 117  |    struct {
                            15642 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                            15643 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                            15644 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 261

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15645 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
                            15646 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                            15647 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                            15648 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                            15649 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                            15650 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                            15651 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                            15652 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                            15653 ; 129  |    } B;
                            15654 ; 130  |    int I;
                            15655 ; 131  |    unsigned int U;
                            15656 ; 132  |} rtc_csr_type;
                            15657 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Contr
                                  ol / Status Register */
                            15658 ; 134  |
                            15659 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            15660 ; 136  |
                            15661 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                            15662 ; 138  |
                            15663 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                            15664 ; 140  |
                            15665 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                            15666 ; 142  |
                            15667 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<
                                  <HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                            15668 ; 144  |
                            15669 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                                  
                            15670 ; 146  |
                            15671 ; 147  |typedef union               
                            15672 ; 148  |{
                            15673 ; 149  |    struct {
                            15674 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                            15675 ; 151  |    } B;
                            15676 ; 152  |    int I;
                            15677 ; 153  |    unsigned int U;
                            15678 ; 154  |} rtc_mseconds0_type;
                            15679 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    
                                  /* RTC MSECONDS Lower Word Register */
                            15680 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                            15681 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                            15682 ; 158  |
                            15683 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                            15684 ; 160  |
                            15685 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                            15686 ; 162  |
                            15687 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                            15688 ; 164  |
                            15689 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1
                                  )<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                            15690 ; 166  |
                            15691 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMAS
                                  K)
                            15692 ; 168  |
                            15693 ; 169  |typedef union               
                            15694 ; 170  |{
                            15695 ; 171  |    struct {
                            15696 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                            15697 ; 173  |    } B;
                            15698 ; 174  |    int I;
                            15699 ; 175  |    unsigned int U;
                            15700 ; 176  |} rtc_mseconds1_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 262

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15701 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    
                                  /* RTC MSECONDS Upper Word Register */
                            15702 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                            15703 ; 179  |
                            15704 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                            15705 ; 181  |#define HW_RTC_UP_OFFSET 2
                            15706 ; 182  |
                            15707 ; 183  |
                            15708 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                            15709 ; 185  |
                            15710 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                            15711 ; 187  |
                            15712 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                            15713 ; 189  |
                            15714 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                            15715 ; 191  |
                            15716 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_
                                  RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                            15717 ; 193  |
                            15718 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                            15719 ; 195  |
                            15720 ; 196  |typedef union               
                            15721 ; 197  |{
                            15722 ; 198  |    struct {
                            15723 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                            15724 ; 200  |    } B;
                            15725 ; 201  |    int I;
                            15726 ; 202  |    unsigned int U;
                            15727 ; 203  |} rtc_watchdog_type;
                            15728 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* 
                                  RTC Watchdog Timeout Register */
                            15729 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            15730 ; 206  |
                            15731 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                            15732 ; 208  |
                            15733 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                            15734 ; 210  |
                            15735 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                            15736 ; 212  |
                            15737 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALAR
                                  M0_ALARMLOW_BITPOS) 
                            15738 ; 214  |
                            15739 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                            15740 ; 216  |
                            15741 ; 217  |typedef union               
                            15742 ; 218  |{
                            15743 ; 219  |    struct {
                            15744 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                            15745 ; 221  |    } B;
                            15746 ; 222  |    int I;
                            15747 ; 223  |    unsigned int U;
                            15748 ; 224  |} rtc_alarm0_type;
                            15749 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC
                                   ALARM Lower Word Register */
                            15750 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                            15751 ; 227  |
                            15752 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                            15753 ; 229  |
                            15754 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                            15755 ; 231  |
                            15756 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                            15757 ; 233  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 263

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15758 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_AL
                                  ARM1_ALARMHIGH_BITPOS) 
                            15759 ; 235  |
                            15760 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                            15761 ; 237  |
                            15762 ; 238  |typedef union               
                            15763 ; 239  |{
                            15764 ; 240  |    struct {
                            15765 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                            15766 ; 242  |    } B;
                            15767 ; 243  |    int I;
                            15768 ; 244  |    unsigned int U;
                            15769 ; 245  |} rtc_alarm1_type;
                            15770 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC
                                   ALARM Upper Word Register */
                            15771 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            15772 ; 248  |
                            15773 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                            15774 ; 250  |
                            15775 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                            15776 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                            15777 ; 253  |
                            15778 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                            15779 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                            15780 ; 256  |
                            15781 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_
                                  RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                            15782 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_X
                                  TALDIVIDE_RSVD0_BITPOS) 
                            15783 ; 259  |
                            15784 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                            15785 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                            15786 ; 262  |
                            15787 ; 263  |typedef union               
                            15788 ; 264  |{
                            15789 ; 265  |    struct {
                            15790 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
                            15791 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                            15792 ; 268  |    } B;
                            15793 ; 269  |    int I;
                            15794 ; 270  |    unsigned int U;
                            15795 ; 271  |} rtc_xtaldivide_type;
                            15796 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* 
                                  RTC Xtal-clock Pre-Divider Word Register */
                            15797 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                            15798 ; 274  |
                            15799 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                            15800 ; 276  |
                            15801 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                            15802 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                            15803 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                            15804 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                            15805 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                            15806 ; 282  |
                            15807 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                            15808 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                            15809 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                            15810 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                            15811 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                            15812 ; 288  |
                            15813 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_
                                  RTC_PERSISTENT0_ALARMEN_BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 264

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15814 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDT
                                  H)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                            15815 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                            15816 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                            15817 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT0_RSVD0_BITPOS) 
                            15818 ; 294  |
                            15819 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                            15820 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SE
                                  TMASK)
                            15821 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                                  
                            15822 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                                  
                            15823 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                            15824 ; 300  |
                            15825 ; 301  |typedef union               
                            15826 ; 302  |{
                            15827 ; 303  |   struct {
                            15828 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                            15829 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                            15830 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                            15831 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                            15832 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                            15833 ; 309  |   } B;
                            15834 ; 310  |    int I;
                            15835 ; 311  |    unsigned int U;
                            15836 ; 312  |} rtc_PERSISTENT0_type;
                            15837 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /
                                  * RTC PERSISTENT Register0 */
                            15838 ; 314  |
                            15839 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                            15840 ; 316  |
                            15841 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                            15842 ; 318  |
                            15843 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                            15844 ; 320  |
                            15845 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                            15846 ; 322  |
                            15847 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT1_RSVD0_BITPOS) 
                            15848 ; 324  |
                            15849 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                            15850 ; 326  |
                            15851 ; 327  |
                            15852 ; 328  |typedef union               
                            15853 ; 329  |{
                            15854 ; 330  |    struct {
                            15855 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                            15856 ; 332  |    } B;
                            15857 ; 333  |    int I;
                            15858 ; 334  |    unsigned int U;
                            15859 ; 335  |} rtc_PERSISTENT1_type;
                            15860 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /
                                  * RTC PERSISTENT Register1 */
                            15861 ; 337  |
                            15862 ; 338  |
                            15863 ; 339  |#endif
                            15864 ; 340  |
                            15865 ; 341  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 265

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15866 ; 342  |
                            15867 ; 343  |
                            15868 ; 344  |
                            15869 ; 345  |
                            15870 ; 346  |
                            15871 ; 347  |
                            15872 ; 348  |
                            15873 ; 349  |
                            15874 ; 350  |
                            15875 ; 351  |
                            15876 ; 352  |
                            15877 ; 353  |
                            15878 
                            15880 
                            15881 ; 30   |#include "regsspare.h"
                            15882 
                            15884 
                            15885 ; 1    |#if !(defined(RESGSSPARE_INC))
                            15886 ; 2    |#define RESGSSPARE_INC 1
                            15887 ; 3    |
                            15888 ; 4    |#define HW_SPARER_BASEADDR (0xFA16)
                            15889 ; 5    |
                            15890 ; 6    |
                            15891 ; 7    |#define HW_SPARER_I2SS_BITPOS 0
                            15892 ; 8    |#define HW_SPARER_USB_SELECT_BITPOS 1
                            15893 ; 9    |#define HW_SPARER_USB_PLUGIN_BITPOS 8
                            15894 ; 10   |#define HW_SPARER_PSWITCH_BITPOS 9
                            15895 ; 11   |
                            15896 ; 12   |#define HW_SPARER_I2SS_SETMASK 1<<HW_SPARER_I2SS_BITPOS
                            15897 ; 13   |#define HW_SPARER_USB_SELECT_SETMASK 1<<HW_SPARER_USB_SELECT_BITPOS
                            15898 ; 14   |
                            15899 ; 15   |#define HW_SPARER_I2SS_CLRMASK ~(WORD)HW_SPARER_I2SS_SETMASK
                            15900 ; 16   |#define HW_SPARER_USB_SELECT_CLRMASK ~(WORD)HW_SPARER_USB_SELECT_SETMASK
                            15901 ; 17   |
                            15902 ; 18   |
                            15903 ; 19   |
                            15904 ; 20   |typedef union               
                            15905 ; 21   |{
                            15906 ; 22   |    struct {
                            15907 ; 23   |        int      I2SS       :1;     
                            15908 ; 24   |        int      USBSELECT  :1;     
                            15909 ; 25   |        unsigned            :6;
                            15910 ; 26   |        int      USBPLUGIN  :1;     
                            15911 ; 27   |        int      PSWITCH    :1;     
                            15912 ; 28   |    } B;
                            15913 ; 29   |
                            15914 ; 30   |    int I;
                            15915 ; 31   |
                            15916 ; 32   |} spare_type;
                            15917 ; 33   |#define HW_SPARER      (*(volatile spare_type _X*) (HW_SPARER_BASEADDR))
                            15918 ; 34   |
                            15919 ; 35   |
                            15920 ; 36   |
                            15921 ; 37   |#endif
                            15922 
                            15924 
                            15925 ; 31   |#include "regsspi.h"
                            15926 
                            15928 
                            15929 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15930 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            15931 ; 3    |//;; Filename    : regsspi.inc
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 266

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15932 ; 4    |//;; Description : Register definitions for SPI interface
                            15933 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15934 ; 6    |
                            15935 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            15936 ; 8    |// The following naming conventions are followed in this file.
                            15937 ; 9    |// All registers are named using the format...
                            15938 ; 10   |//     HW_<module>_<regname>
                            15939 ; 11   |// where <module> is the module name which can be any of the following...
                            15940 ; 12   |//     USB20
                            15941 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            15942 ; 14   |// module name includes a number starting from 0 for the first instance of
                            15943 ; 15   |// that module)
                            15944 ; 16   |// <regname> is the specific register within that module
                            15945 ; 17   |// We also define the following...
                            15946 ; 18   |//     HW_<module>_<regname>_BITPOS
                            15947 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15948 ; 20   |//     HW_<module>_<regname>_SETMASK
                            15949 ; 21   |// which does something else, and
                            15950 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            15951 ; 23   |// which does something else.
                            15952 ; 24   |// Other rules
                            15953 ; 25   |//     All caps
                            15954 ; 26   |//     Numeric identifiers start at 0
                            15955 ; 27   |#if !(defined(regsspiinc))
                            15956 ; 28   |#define regsspiinc 1
                            15957 ; 29   |
                            15958 ; 30   |#include "types.h"
                            15959 
                            15961 
                            15962 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15963 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15964 ; 3    |//
                            15965 ; 4    |// Filename: types.h
                            15966 ; 5    |// Description: Standard data types
                            15967 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15968 ; 7    |
                            15969 ; 8    |#ifndef _TYPES_H
                            15970 ; 9    |#define _TYPES_H
                            15971 ; 10   |
                            15972 ; 11   |// TODO:  move this outta here!
                            15973 ; 12   |#if !defined(NOERROR)
                            15974 ; 13   |#define NOERROR 0
                            15975 ; 14   |#define SUCCESS 0
                            15976 ; 15   |#endif 
                            15977 ; 16   |#if !defined(SUCCESS)
                            15978 ; 17   |#define SUCCESS  0
                            15979 ; 18   |#endif
                            15980 ; 19   |#if !defined(ERROR)
                            15981 ; 20   |#define ERROR   -1
                            15982 ; 21   |#endif
                            15983 ; 22   |#if !defined(FALSE)
                            15984 ; 23   |#define FALSE 0
                            15985 ; 24   |#endif
                            15986 ; 25   |#if !defined(TRUE)
                            15987 ; 26   |#define TRUE  1
                            15988 ; 27   |#endif
                            15989 ; 28   |
                            15990 ; 29   |#if !defined(NULL)
                            15991 ; 30   |#define NULL 0
                            15992 ; 31   |#endif
                            15993 ; 32   |
                            15994 ; 33   |#define MAX_INT     0x7FFFFF
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 267

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15995 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15996 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15997 ; 36   |#define MAX_ULONG   (-1) 
                            15998 ; 37   |
                            15999 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16000 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16001 ; 40   |
                            16002 ; 41   |
                            16003 ; 42   |#define BYTE    unsigned char       // btVarName
                            16004 ; 43   |#define CHAR    signed char         // cVarName
                            16005 ; 44   |#define USHORT  unsigned short      // usVarName
                            16006 ; 45   |#define SHORT   unsigned short      // sVarName
                            16007 ; 46   |#define WORD    unsigned int        // wVarName
                            16008 ; 47   |#define INT     signed int          // iVarName
                            16009 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16010 ; 49   |#define LONG    signed long         // lVarName
                            16011 ; 50   |#define BOOL    unsigned int        // bVarName
                            16012 ; 51   |#define FRACT   _fract              // frVarName
                            16013 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16014 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16015 ; 54   |#define FLOAT   float               // fVarName
                            16016 ; 55   |#define DBL     double              // dVarName
                            16017 ; 56   |#define ENUM    enum                // eVarName
                            16018 ; 57   |#define CMX     _complex            // cmxVarName
                            16019 ; 58   |typedef WORD UCS3;                   // 
                            16020 ; 59   |
                            16021 ; 60   |#define UINT16  unsigned short
                            16022 ; 61   |#define UINT8   unsigned char   
                            16023 ; 62   |#define UINT32  unsigned long
                            16024 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16025 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16026 ; 65   |#define WCHAR   UINT16
                            16027 ; 66   |
                            16028 ; 67   |//UINT128 is 16 bytes or 6 words
                            16029 ; 68   |typedef struct UINT128_3500 {   
                            16030 ; 69   |    int val[6];     
                            16031 ; 70   |} UINT128_3500;
                            16032 ; 71   |
                            16033 ; 72   |#define UINT128   UINT128_3500
                            16034 ; 73   |
                            16035 ; 74   |// Little endian word packed byte strings:   
                            16036 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16037 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16038 ; 77   |// Little endian word packed byte strings:   
                            16039 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16040 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16041 ; 80   |
                            16042 ; 81   |// Declare Memory Spaces To Use When Coding
                            16043 ; 82   |// A. Sector Buffers
                            16044 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16045 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16046 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16047 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16048 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16049 ; 88   |// B. Media DDI Memory
                            16050 ; 89   |#define MEDIA_DDI_MEM _Y
                            16051 ; 90   |
                            16052 ; 91   |
                            16053 ; 92   |
                            16054 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 268

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16055 ; 94   |// Examples of circular pointers:
                            16056 ; 95   |//    INT CIRC cpiVarName
                            16057 ; 96   |//    DWORD CIRC cpdwVarName
                            16058 ; 97   |
                            16059 ; 98   |#define RETCODE INT                 // rcVarName
                            16060 ; 99   |
                            16061 ; 100  |// generic bitfield structure
                            16062 ; 101  |struct Bitfield {
                            16063 ; 102  |    unsigned int B0  :1;
                            16064 ; 103  |    unsigned int B1  :1;
                            16065 ; 104  |    unsigned int B2  :1;
                            16066 ; 105  |    unsigned int B3  :1;
                            16067 ; 106  |    unsigned int B4  :1;
                            16068 ; 107  |    unsigned int B5  :1;
                            16069 ; 108  |    unsigned int B6  :1;
                            16070 ; 109  |    unsigned int B7  :1;
                            16071 ; 110  |    unsigned int B8  :1;
                            16072 ; 111  |    unsigned int B9  :1;
                            16073 ; 112  |    unsigned int B10 :1;
                            16074 ; 113  |    unsigned int B11 :1;
                            16075 ; 114  |    unsigned int B12 :1;
                            16076 ; 115  |    unsigned int B13 :1;
                            16077 ; 116  |    unsigned int B14 :1;
                            16078 ; 117  |    unsigned int B15 :1;
                            16079 ; 118  |    unsigned int B16 :1;
                            16080 ; 119  |    unsigned int B17 :1;
                            16081 ; 120  |    unsigned int B18 :1;
                            16082 ; 121  |    unsigned int B19 :1;
                            16083 ; 122  |    unsigned int B20 :1;
                            16084 ; 123  |    unsigned int B21 :1;
                            16085 ; 124  |    unsigned int B22 :1;
                            16086 ; 125  |    unsigned int B23 :1;
                            16087 ; 126  |};
                            16088 ; 127  |
                            16089 ; 128  |union BitInt {
                            16090 ; 129  |        struct Bitfield B;
                            16091 ; 130  |        int        I;
                            16092 ; 131  |};
                            16093 ; 132  |
                            16094 ; 133  |#define MAX_MSG_LENGTH 10
                            16095 ; 134  |struct CMessage
                            16096 ; 135  |{
                            16097 ; 136  |        unsigned int m_uLength;
                            16098 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16099 ; 138  |};
                            16100 ; 139  |
                            16101 ; 140  |typedef struct {
                            16102 ; 141  |    WORD m_wLength;
                            16103 ; 142  |    WORD m_wMessage;
                            16104 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16105 ; 144  |} Message;
                            16106 ; 145  |
                            16107 ; 146  |struct MessageQueueDescriptor
                            16108 ; 147  |{
                            16109 ; 148  |        int *m_pBase;
                            16110 ; 149  |        int m_iModulo;
                            16111 ; 150  |        int m_iSize;
                            16112 ; 151  |        int *m_pHead;
                            16113 ; 152  |        int *m_pTail;
                            16114 ; 153  |};
                            16115 ; 154  |
                            16116 ; 155  |struct ModuleEntry
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 269

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16117 ; 156  |{
                            16118 ; 157  |    int m_iSignaledEventMask;
                            16119 ; 158  |    int m_iWaitEventMask;
                            16120 ; 159  |    int m_iResourceOfCode;
                            16121 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16122 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            16123 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16124 ; 163  |    int m_uTimeOutHigh;
                            16125 ; 164  |    int m_uTimeOutLow;
                            16126 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16127 ; 166  |};
                            16128 ; 167  |
                            16129 ; 168  |union WaitMask{
                            16130 ; 169  |    struct B{
                            16131 ; 170  |        unsigned int m_bNone     :1;
                            16132 ; 171  |        unsigned int m_bMessage  :1;
                            16133 ; 172  |        unsigned int m_bTimer    :1;
                            16134 ; 173  |        unsigned int m_bButton   :1;
                            16135 ; 174  |    } B;
                            16136 ; 175  |    int I;
                            16137 ; 176  |} ;
                            16138 ; 177  |
                            16139 ; 178  |
                            16140 ; 179  |struct Button {
                            16141 ; 180  |        WORD wButtonEvent;
                            16142 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16143 ; 182  |};
                            16144 ; 183  |
                            16145 ; 184  |struct Message {
                            16146 ; 185  |        WORD wMsgLength;
                            16147 ; 186  |        WORD wMsgCommand;
                            16148 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16149 ; 188  |};
                            16150 ; 189  |
                            16151 ; 190  |union EventTypes {
                            16152 ; 191  |        struct CMessage msg;
                            16153 ; 192  |        struct Button Button ;
                            16154 ; 193  |        struct Message Message;
                            16155 ; 194  |};
                            16156 ; 195  |
                            16157 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16158 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16159 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16160 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16161 ; 200  |
                            16162 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16163 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16164 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16165 ; 204  |
                            16166 ; 205  |#if DEBUG
                            16167 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16168 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16169 ; 208  |#else 
                            16170 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            16171 ; 210  |#define DebugBuildAssert(x)    
                            16172 ; 211  |#endif
                            16173 ; 212  |
                            16174 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16175 ; 214  |//  #pragma asm
                            16176 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 270

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16177 ; 216  |//  #pragma endasm
                            16178 ; 217  |
                            16179 ; 218  |
                            16180 ; 219  |#ifdef COLOR_262K
                            16181 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            16182 ; 221  |#elif defined(COLOR_65K)
                            16183 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            16184 ; 223  |#else
                            16185 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            16186 ; 225  |#endif
                            16187 ; 226  |    
                            16188 ; 227  |#endif // #ifndef _TYPES_H
                            16189 
                            16191 
                            16192 ; 31   |
                            16193 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16194 ; 33   |
                            16195 ; 34   |//   SPI STMP3500 Registers 
                            16196 ; 35   |//   Last Updated 7.7.2003 Dave Dyches
                            16197 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16198 ; 37   |
                            16199 ; 38   |#define HW_SPI_BASEADDR (0xFFF9)
                            16200 ; 39   |
                            16201 ; 40   |
                            16202 ; 41   |
                            16203 ; 42   |// /////////////////////////////////////////////
                            16204 ; 43   |// //  SPI Control/Status Register Bit Definitions
                            16205 ; 44   |#define HW_SPCSR_SPE_BITPOS (0)
                            16206 ; 45   |#define HW_SPCSR_MSTR_BITPOS (1)
                            16207 ; 46   |#define HW_SPCSR_SPIE_BITPOS (2)
                            16208 ; 47   |#define HW_SPCSR_CPOL_BITPOS (3)
                            16209 ; 48   |#define HW_SPCSR_CPHA_BITPOS (4)
                            16210 ; 49   |#define HW_SPCSR_SPIF_BITPOS (5)
                            16211 ; 50   |#define HW_SPCSR_WCOL_BITPOS (6)
                            16212 ; 51   |#define HW_SPCSR_MODF_BITPOS (7)
                            16213 ; 52   |#define HW_SPCSR_DIV_BITPOS (8)
                            16214 ; 53   |#define HW_SPCSR_RSVD_BITPOS (16)
                            16215 ; 54   |
                            16216 ; 55   |#define HW_SPCSR_SPE_WIDTH (1)
                            16217 ; 56   |#define HW_SPCSR_MSTR_WIDTH (1)
                            16218 ; 57   |#define HW_SPCSR_SPIE_WIDTH (1)
                            16219 ; 58   |#define HW_SPCSR_CPOL_WIDTH (1)
                            16220 ; 59   |#define HW_SPCSR_CPHA_WIDTH (1)
                            16221 ; 60   |#define HW_SPCSR_SPIF_WIDTH (1)
                            16222 ; 61   |#define HW_SPCSR_WCOL_WIDTH (1)
                            16223 ; 62   |#define HW_SPCSR_MODF_WIDTH (1)
                            16224 ; 63   |#define HW_SPCSR_DIV_WIDTH (8)
                            16225 ; 64   |#define HW_SPCSR_RSVD_WIDTH (8)
                            16226 ; 65   |
                            16227 ; 66   |#define HW_SPCSR_SPE_SETMASK (((1<<HW_SPCSR_SPE_WIDTH)-1)<<HW_SPCSR_SPE_BITPOS)
                            16228 ; 67   |#define HW_SPCSR_MSTR_SETMASK (((1<<HW_SPCSR_MSTR_WIDTH)-1)<<HW_SPCSR_MSTR_BITPOS)
                            16229 ; 68   |#define HW_SPCSR_SPIE_SETMASK (((1<<HW_SPCSR_SPIE_WIDTH)-1)<<HW_SPCSR_SPIE_BITPOS)
                            16230 ; 69   |#define HW_SPCSR_CPOL_SETMASK (((1<<HW_SPCSR_CPOL_WIDTH)-1)<<HW_SPCSR_CPOL_BITPOS)
                            16231 ; 70   |#define HW_SPCSR_CPHA_SETMASK (((1<<HW_SPCSR_CPHA_WIDTH)-1)<<HW_SPCSR_CPHA_BITPOS)
                            16232 ; 71   |#define HW_SPCSR_SPIF_SETMASK (((1<<HW_SPCSR_SPIF_WIDTH)-1)<<HW_SPCSR_SPIF_BITPOS)
                            16233 ; 72   |#define HW_SPCSR_WCOL_SETMASK (((1<<HW_SPCSR_WCOL_WIDTH)-1)<<HW_SPCSR_WCOL_BITPOS)
                            16234 ; 73   |#define HW_SPCSR_MODF_SETMASK (((1<<HW_SPCSR_MODF_WIDTH)-1)<<HW_SPCSR_MODF_BITPOS)
                            16235 ; 74   |#define HW_SPCSR_DIV_SETMASK (((1<<HW_SPCSR_DIV_WIDTH)-1)<<HW_SPCSR_DIV_BITPOS)
                            16236 ; 75   |#define HW_SPCSR_RSVD_SETMASK (((1<<HW_SPCSR_RSVD_WIDTH)-1)<<HW_SPCSR_RSVD_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 271

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16237 ; 76   |
                            16238 ; 77   |#define HW_SPCSR_SPE_CLRMASK (~(WORD)HW_SPCSR_SPE_SETMASK)
                            16239 ; 78   |#define HW_SPCSR_MSTR_CLRMASK (~(WORD)HW_SPCSR_MSTR_SETMASK)
                            16240 ; 79   |#define HW_SPCSR_SPIE_CLRMASK (~(WORD)HW_SPCSR_SPIE_SETMASK)
                            16241 ; 80   |#define HW_SPCSR_CPOL_CLRMASK (~(WORD)HW_SPCSR_CPOL_SETMASK)
                            16242 ; 81   |#define HW_SPCSR_CPHA_CLRMASK (~(WORD)HW_SPCSR_CPHA_SETMASK)
                            16243 ; 82   |#define HW_SPCSR_SPIF_CLRMASK (~(WORD)HW_SPCSR_SPIF_SETMASK)
                            16244 ; 83   |#define HW_SPCSR_WCOL_CLRMASK (~(WORD)HW_SPCSR_WCOL_SETMASK)
                            16245 ; 84   |#define HW_SPCSR_MODF_CLRMASK (~(WORD)HW_SPCSR_MODF_SETMASK)
                            16246 ; 85   |#define HW_SPCSR_DIV_CLRMASK (~(WORD)HW_SPCSR_DIV_SETMASK)
                            16247 ; 86   |#define HW_SPCSR_RSVD_CLRMASK (~(WORD)HW_SPCSR_RSVD_SETMASK)
                            16248 ; 87   |
                            16249 ; 88   |typedef union               
                            16250 ; 89   |{
                            16251 ; 90   |    struct {
                            16252 ; 91   |        int SPE                 : HW_SPCSR_SPE_WIDTH;    
                            16253 ; 92   |        int MSTR                : HW_SPCSR_MSTR_WIDTH;
                            16254 ; 93   |        int SPIE                    : HW_SPCSR_SPIE_WIDTH;
                            16255 ; 94   |        int CPOL                : HW_SPCSR_CPOL_WIDTH;
                            16256 ; 95   |        int CPHA                : HW_SPCSR_CPHA_WIDTH;
                            16257 ; 96   |        int SPIF                : HW_SPCSR_SPIF_WIDTH;
                            16258 ; 97   |        int WCOL                    : HW_SPCSR_WCOL_WIDTH;
                            16259 ; 98   |        int MODF                : HW_SPCSR_MODF_WIDTH;
                            16260 ; 99   |        int DIV                 : HW_SPCSR_DIV_WIDTH;
                            16261 ; 100  |    } B;
                            16262 ; 101  |
                            16263 ; 102  |    int I;
                            16264 ; 103  |    unsigned int U;
                            16265 ; 104  |} spcsr_type;
                            16266 ; 105  |#define HW_SPCSR      (*(volatile spcsr_type _X*) (HW_SPI_BASEADDR))    /* SPI Control / S
                                  tatus Register */
                            16267 ; 106  |
                            16268 ; 107  |// /////////////////////////////////////////////
                            16269 ; 108  |// //  SPI Data Register Bit Definitions
                            16270 ; 109  |#define HW_SPDR_SPIDATA_BITPOS (0)
                            16271 ; 110  |#define HW_SPDR_RSVD_BITPOS (8)
                            16272 ; 111  |
                            16273 ; 112  |#define HW_SPDR_SPIDATA_WIDTH (8)
                            16274 ; 113  |#define HW_SPDR_RSVD_WIDTH (16)
                            16275 ; 114  |
                            16276 ; 115  |#define HW_SPDR_SPIDATA_SETMASK (((1<<HW_SPDR_SPIDATA_WIDTH)-1)<<HW_SPDR_SPIDATA_BITPOS)
                            16277 ; 116  |#define HW_SPDR_RSVD_SETMASK (((1<<HW_SPDR_RSVD_WIDTH)-1)<<HW_SPDR_RSVD_BITPOS)
                            16278 ; 117  |
                            16279 ; 118  |#define HW_SPDR_SPIDATA_CLRMASK (~(WORD)HW_SPDR_SPIDATA_SETMASK) 
                            16280 ; 119  |#define HW_SPDR_RSVD_CLRMASK (~(WORD)HW_SPDR_RSVD_SETMASK)
                            16281 ; 120  |
                            16282 ; 121  |typedef union               
                            16283 ; 122  |{
                            16284 ; 123  |    struct {
                            16285 ; 124  |        int SPIDATA                     : HW_SPDR_SPIDATA_WIDTH;
                            16286 ; 125  |    } B;
                            16287 ; 126  |
                            16288 ; 127  |    int I;
                            16289 ; 128  |    unsigned int U;
                            16290 ; 129  |} spdr_type;
                            16291 ; 130  |#define HW_SPDR      (*(volatile spdr_type _X*) (HW_SPI_BASEADDR+1))    /* SPI Data Regist
                                  er */
                            16292 ; 131  |
                            16293 ; 132  |
                            16294 ; 133  |#endif
                            16295 ; 134  |
                            16296 ; 135  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 272

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16297 
                            16299 
                            16300 ; 32   |#include "regsswizzle.h"
                            16301 
                            16303 
                            16304 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16305 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            16306 ; 3    |//;; Filename    : regsswizzle.inc
                            16307 ; 4    |//;; Description : Register definitions for Swizzle interface
                            16308 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16309 ; 6    |
                            16310 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            16311 ; 8    |// The following naming conventions are followed in this file.
                            16312 ; 9    |// All registers are named using the format...
                            16313 ; 10   |//     HW_<module>_<regname>
                            16314 ; 11   |// where <module> is the module name which can be any of the following...
                            16315 ; 12   |//     USB20
                            16316 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            16317 ; 14   |// module name includes a number starting from 0 for the first instance of
                            16318 ; 15   |// that module)
                            16319 ; 16   |// <regname> is the specific register within that module
                            16320 ; 17   |// We also define the following...
                            16321 ; 18   |//     HW_<module>_<regname>_BITPOS
                            16322 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16323 ; 20   |//     HW_<module>_<regname>_SETMASK
                            16324 ; 21   |// which does something else, and
                            16325 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            16326 ; 23   |// which does something else.
                            16327 ; 24   |// Other rules
                            16328 ; 25   |//     All caps
                            16329 ; 26   |//     Numeric identifiers start at 0
                            16330 ; 27   |#if !(defined(regsswizzleinc))
                            16331 ; 28   |#define regsswizzleinc 1
                            16332 ; 29   |
                            16333 ; 30   |#include "types.h"
                            16334 
                            16336 
                            16337 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16338 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16339 ; 3    |//
                            16340 ; 4    |// Filename: types.h
                            16341 ; 5    |// Description: Standard data types
                            16342 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16343 ; 7    |
                            16344 ; 8    |#ifndef _TYPES_H
                            16345 ; 9    |#define _TYPES_H
                            16346 ; 10   |
                            16347 ; 11   |// TODO:  move this outta here!
                            16348 ; 12   |#if !defined(NOERROR)
                            16349 ; 13   |#define NOERROR 0
                            16350 ; 14   |#define SUCCESS 0
                            16351 ; 15   |#endif 
                            16352 ; 16   |#if !defined(SUCCESS)
                            16353 ; 17   |#define SUCCESS  0
                            16354 ; 18   |#endif
                            16355 ; 19   |#if !defined(ERROR)
                            16356 ; 20   |#define ERROR   -1
                            16357 ; 21   |#endif
                            16358 ; 22   |#if !defined(FALSE)
                            16359 ; 23   |#define FALSE 0
                            16360 ; 24   |#endif
                            16361 ; 25   |#if !defined(TRUE)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 273

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16362 ; 26   |#define TRUE  1
                            16363 ; 27   |#endif
                            16364 ; 28   |
                            16365 ; 29   |#if !defined(NULL)
                            16366 ; 30   |#define NULL 0
                            16367 ; 31   |#endif
                            16368 ; 32   |
                            16369 ; 33   |#define MAX_INT     0x7FFFFF
                            16370 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16371 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16372 ; 36   |#define MAX_ULONG   (-1) 
                            16373 ; 37   |
                            16374 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16375 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16376 ; 40   |
                            16377 ; 41   |
                            16378 ; 42   |#define BYTE    unsigned char       // btVarName
                            16379 ; 43   |#define CHAR    signed char         // cVarName
                            16380 ; 44   |#define USHORT  unsigned short      // usVarName
                            16381 ; 45   |#define SHORT   unsigned short      // sVarName
                            16382 ; 46   |#define WORD    unsigned int        // wVarName
                            16383 ; 47   |#define INT     signed int          // iVarName
                            16384 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16385 ; 49   |#define LONG    signed long         // lVarName
                            16386 ; 50   |#define BOOL    unsigned int        // bVarName
                            16387 ; 51   |#define FRACT   _fract              // frVarName
                            16388 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16389 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16390 ; 54   |#define FLOAT   float               // fVarName
                            16391 ; 55   |#define DBL     double              // dVarName
                            16392 ; 56   |#define ENUM    enum                // eVarName
                            16393 ; 57   |#define CMX     _complex            // cmxVarName
                            16394 ; 58   |typedef WORD UCS3;                   // 
                            16395 ; 59   |
                            16396 ; 60   |#define UINT16  unsigned short
                            16397 ; 61   |#define UINT8   unsigned char   
                            16398 ; 62   |#define UINT32  unsigned long
                            16399 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16400 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16401 ; 65   |#define WCHAR   UINT16
                            16402 ; 66   |
                            16403 ; 67   |//UINT128 is 16 bytes or 6 words
                            16404 ; 68   |typedef struct UINT128_3500 {   
                            16405 ; 69   |    int val[6];     
                            16406 ; 70   |} UINT128_3500;
                            16407 ; 71   |
                            16408 ; 72   |#define UINT128   UINT128_3500
                            16409 ; 73   |
                            16410 ; 74   |// Little endian word packed byte strings:   
                            16411 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16412 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16413 ; 77   |// Little endian word packed byte strings:   
                            16414 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16415 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16416 ; 80   |
                            16417 ; 81   |// Declare Memory Spaces To Use When Coding
                            16418 ; 82   |// A. Sector Buffers
                            16419 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16420 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16421 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 274

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16422 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16423 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16424 ; 88   |// B. Media DDI Memory
                            16425 ; 89   |#define MEDIA_DDI_MEM _Y
                            16426 ; 90   |
                            16427 ; 91   |
                            16428 ; 92   |
                            16429 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16430 ; 94   |// Examples of circular pointers:
                            16431 ; 95   |//    INT CIRC cpiVarName
                            16432 ; 96   |//    DWORD CIRC cpdwVarName
                            16433 ; 97   |
                            16434 ; 98   |#define RETCODE INT                 // rcVarName
                            16435 ; 99   |
                            16436 ; 100  |// generic bitfield structure
                            16437 ; 101  |struct Bitfield {
                            16438 ; 102  |    unsigned int B0  :1;
                            16439 ; 103  |    unsigned int B1  :1;
                            16440 ; 104  |    unsigned int B2  :1;
                            16441 ; 105  |    unsigned int B3  :1;
                            16442 ; 106  |    unsigned int B4  :1;
                            16443 ; 107  |    unsigned int B5  :1;
                            16444 ; 108  |    unsigned int B6  :1;
                            16445 ; 109  |    unsigned int B7  :1;
                            16446 ; 110  |    unsigned int B8  :1;
                            16447 ; 111  |    unsigned int B9  :1;
                            16448 ; 112  |    unsigned int B10 :1;
                            16449 ; 113  |    unsigned int B11 :1;
                            16450 ; 114  |    unsigned int B12 :1;
                            16451 ; 115  |    unsigned int B13 :1;
                            16452 ; 116  |    unsigned int B14 :1;
                            16453 ; 117  |    unsigned int B15 :1;
                            16454 ; 118  |    unsigned int B16 :1;
                            16455 ; 119  |    unsigned int B17 :1;
                            16456 ; 120  |    unsigned int B18 :1;
                            16457 ; 121  |    unsigned int B19 :1;
                            16458 ; 122  |    unsigned int B20 :1;
                            16459 ; 123  |    unsigned int B21 :1;
                            16460 ; 124  |    unsigned int B22 :1;
                            16461 ; 125  |    unsigned int B23 :1;
                            16462 ; 126  |};
                            16463 ; 127  |
                            16464 ; 128  |union BitInt {
                            16465 ; 129  |        struct Bitfield B;
                            16466 ; 130  |        int        I;
                            16467 ; 131  |};
                            16468 ; 132  |
                            16469 ; 133  |#define MAX_MSG_LENGTH 10
                            16470 ; 134  |struct CMessage
                            16471 ; 135  |{
                            16472 ; 136  |        unsigned int m_uLength;
                            16473 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16474 ; 138  |};
                            16475 ; 139  |
                            16476 ; 140  |typedef struct {
                            16477 ; 141  |    WORD m_wLength;
                            16478 ; 142  |    WORD m_wMessage;
                            16479 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16480 ; 144  |} Message;
                            16481 ; 145  |
                            16482 ; 146  |struct MessageQueueDescriptor
                            16483 ; 147  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 275

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16484 ; 148  |        int *m_pBase;
                            16485 ; 149  |        int m_iModulo;
                            16486 ; 150  |        int m_iSize;
                            16487 ; 151  |        int *m_pHead;
                            16488 ; 152  |        int *m_pTail;
                            16489 ; 153  |};
                            16490 ; 154  |
                            16491 ; 155  |struct ModuleEntry
                            16492 ; 156  |{
                            16493 ; 157  |    int m_iSignaledEventMask;
                            16494 ; 158  |    int m_iWaitEventMask;
                            16495 ; 159  |    int m_iResourceOfCode;
                            16496 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16497 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            16498 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16499 ; 163  |    int m_uTimeOutHigh;
                            16500 ; 164  |    int m_uTimeOutLow;
                            16501 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16502 ; 166  |};
                            16503 ; 167  |
                            16504 ; 168  |union WaitMask{
                            16505 ; 169  |    struct B{
                            16506 ; 170  |        unsigned int m_bNone     :1;
                            16507 ; 171  |        unsigned int m_bMessage  :1;
                            16508 ; 172  |        unsigned int m_bTimer    :1;
                            16509 ; 173  |        unsigned int m_bButton   :1;
                            16510 ; 174  |    } B;
                            16511 ; 175  |    int I;
                            16512 ; 176  |} ;
                            16513 ; 177  |
                            16514 ; 178  |
                            16515 ; 179  |struct Button {
                            16516 ; 180  |        WORD wButtonEvent;
                            16517 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16518 ; 182  |};
                            16519 ; 183  |
                            16520 ; 184  |struct Message {
                            16521 ; 185  |        WORD wMsgLength;
                            16522 ; 186  |        WORD wMsgCommand;
                            16523 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16524 ; 188  |};
                            16525 ; 189  |
                            16526 ; 190  |union EventTypes {
                            16527 ; 191  |        struct CMessage msg;
                            16528 ; 192  |        struct Button Button ;
                            16529 ; 193  |        struct Message Message;
                            16530 ; 194  |};
                            16531 ; 195  |
                            16532 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16533 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16534 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16535 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16536 ; 200  |
                            16537 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16538 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16539 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16540 ; 204  |
                            16541 ; 205  |#if DEBUG
                            16542 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16543 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16544 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 276

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16545 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            16546 ; 210  |#define DebugBuildAssert(x)    
                            16547 ; 211  |#endif
                            16548 ; 212  |
                            16549 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16550 ; 214  |//  #pragma asm
                            16551 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16552 ; 216  |//  #pragma endasm
                            16553 ; 217  |
                            16554 ; 218  |
                            16555 ; 219  |#ifdef COLOR_262K
                            16556 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            16557 ; 221  |#elif defined(COLOR_65K)
                            16558 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            16559 ; 223  |#else
                            16560 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            16561 ; 225  |#endif
                            16562 ; 226  |    
                            16563 ; 227  |#endif // #ifndef _TYPES_H
                            16564 
                            16566 
                            16567 ; 31   |
                            16568 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16569 ; 33   |
                            16570 ; 34   |//   SWIZZLE STMP3500 Registers 
                            16571 ; 35   |//   Last Updated 7.11.2003 Dave Dyches
                            16572 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16573 ; 37   |
                            16574 ; 38   |
                            16575 ; 39   |
                            16576 ; 40   |
                            16577 ; 41   |
                            16578 ; 42   |#define HW_SWIZZLE_BASEADDR 0xF380
                            16579 ; 43   |
                            16580 ; 44   |
                            16581 ; 45   |
                            16582 ; 46   |////  Swizzle CSR1 (HW_SWIZZLECSR1) Bit Definitions
                            16583 ; 47   |#define HW_SWIZZLECSR1_EN_BITPOS (0)
                            16584 ; 48   |#define HW_SWIZZLECSR1_LA_BITPOS (1)
                            16585 ; 49   |#define HW_SWIZZLECSR1_LNR_BITPOS (2)
                            16586 ; 50   |#define HW_SWIZZLECSR1_SIGN_BITPOS (3)
                            16587 ; 51   |#define HW_SWIZZLECSR1_SHIFT_BITPOS (4)
                            16588 ; 52   |#define HW_SWIZZLECSR1_MEM_BITPOS (8)
                            16589 ; 53   |#define HW_SWIZZLECSR1_CLK_OFF_BITPOS (9)
                            16590 ; 54   |#define HW_SWIZZLECSR1_NEWADD_BITPOS (10)
                            16591 ; 55   |#define HW_SWIZZLECSR1_RSVD_BITPOS (11)
                            16592 ; 56   |
                            16593 ; 57   |#define HW_SWIZZLECSR1_EN_WIDTH (1)
                            16594 ; 58   |#define HW_SWIZZLECSR1_LA_WIDTH (1)
                            16595 ; 59   |#define HW_SWIZZLECSR1_LNR_WIDTH (1)
                            16596 ; 60   |#define HW_SWIZZLECSR1_SIGN_WIDTH (1)
                            16597 ; 61   |#define HW_SWIZZLECSR1_SHIFT_WIDTH (4)
                            16598 ; 62   |#define HW_SWIZZLECSR1_MEM_WIDTH (1)
                            16599 ; 63   |#define HW_SWIZZLECSR1_CLK_OFF_WIDTH (1)
                            16600 ; 64   |#define HW_SWIZZLECSR1_NEWADD_WIDTH (1)
                            16601 ; 65   |#define HW_SWIZZLECSR1_RSVD_WIDTH (13)
                            16602 ; 66   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 277

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16603 ; 67   |#define HW_SWIZZLECSR1_EN_SETMASK (((1<HW_SWIZZLECSR1_EN_WIDTH)-1)<<HW_SWIZZLECSR1_EN_BITP
                                  OS)
                            16604 ; 68   |#define HW_SWIZZLECSR1_LA_SETMASK (((1<HW_SWIZZLECSR1_LA_WIDTH)-1)<<HW_SWIZZLECSR1_LA_BITP
                                  OS)
                            16605 ; 69   |#define HW_SWIZZLECSR1_LNR_SETMASK (((1<HW_SWIZZLECSR1_LNR_WIDTH)-1)<<HW_SWIZZLECSR1_LNR_B
                                  ITPOS)
                            16606 ; 70   |#define HW_SWIZZLECSR1_SIGN_SETMASK (((1<HW_SWIZZLECSR1_SIGN_WIDTH)-1)<<HW_SWIZZLECSR1_SIG
                                  N_BITPOS)
                            16607 ; 71   |#define HW_SWIZZLECSR1_SHIFT_SETMASK (((1<HW_SWIZZLECSR1_SHIFT_WIDTH)-1)<<HW_SWIZZLECSR1_S
                                  HIFT_BITPOS)
                            16608 ; 72   |#define HW_SWIZZLECSR1_MEM_SETMASK (((1<HW_SWIZZLECSR1_MEM_WIDTH)-1)<<HW_SWIZZLECSR1_MEM_B
                                  ITPOS)
                            16609 ; 73   |#define HW_SWIZZLECSR1_CLK_OFF_SETMASK (((1<HW_SWIZZLECSR1_CLK_OFF_WIDTH)-1)<<HW_SWIZZLECS
                                  R1_CLK_OFF_BITPOS)
                            16610 ; 74   |#define HW_SWIZZLECSR1_NEWADD_SETMASK (((1<HW_SWIZZLECSR1_NEWADD_WIDTH)-1)<<HW_SWIZZLECSR1
                                  _NEWADD_BITPOS)
                            16611 ; 75   |#define HW_SWIZZLECSR1_RSVD_SETMASK (((1<HW_SWIZZLECSR1_RSVD_WIDTH)-1)<<HW_SWIZZLECSR1_RSV
                                  D_BITPOS)
                            16612 ; 76   |
                            16613 ; 77   |#define HW_SWIZZLECSR1_EN_CLRMASK (~(WORD)HW_SWIZZLECSR1_EN_SETMASK)
                            16614 ; 78   |#define HW_SWIZZLECSR1_LA_CLRMASK (~(WORD)HW_SWIZZLECSR1_LA_SETMASK)
                            16615 ; 79   |#define HW_SWIZZLECSR1_LNR_CLRMASK (~(WORD)HW_SWIZZLECSR1_LNR_SETMASK)
                            16616 ; 80   |#define HW_SWIZZLECSR1_SIGN_CLRMASK (~(WORD)HW_SWIZZLECSR1_SIGN_SETMASK)
                            16617 ; 81   |#define HW_SWIZZLECSR1_SHIFT_CLRMASK (~(WORD)HW_SWIZZLECSR1_SHIFT_SETMASK)
                            16618 ; 82   |#define HW_SWIZZLECSR1_MEM_CLRMASK (~(WORD)HW_SWIZZLECSR1_MEM_SETMASK)
                            16619 ; 83   |#define HW_SWIZZLECSR1_CLK_OFF_CLRMASK (~(WORD)HW_SWIZZLECSR1_CLK_OFF_SETMASK)
                            16620 ; 84   |#define HW_SWIZZLECSR1_NEWADD_CLRMASK (~(WORD)HW_SWIZZLECSR1_NEWADD_SETMASK)
                            16621 ; 85   |#define HW_SWIZZLECSR1_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR1_RSVD_SETMASK)
                            16622 ; 86   |
                            16623 ; 87   |////////////////////////////////////////////////////////////////////////////////
                            16624 ; 88   |//  Bit Manipulation Unit Registers
                            16625 ; 89   |////////////////////////////////////////////////////////////////////////////////
                            16626 ; 90   |typedef union
                            16627 ; 91   |{
                            16628 ; 92   |    struct
                            16629 ; 93   |    {
                            16630 ; 94   |    int EN      :1;     /* Swizzle Enable                           */
                            16631 ; 95   |    int LA      :1;     /* Left Align Data                          */
                            16632 ; 96   |    int LNR     :1;     /* Left Barrel Shift                        */
                            16633 ; 97   |    int SIGN    :1;     /* Sign Extend Data                         */
                            16634 ; 98   |    unsigned SHIFT :4;          /* Number of positions to shift (0 to 23)   */
                            16635 ; 99   |    int MEM     :1;     /* Manipulate in Memory (not in registers)  */
                            16636 ; 100  |    int CLK_OFF :1;     /* Gate the Clock, Power Off                */
                            16637 ; 101  |    int NEWADD  :1;     /* Place the data into a new location       */     
                            16638 ; 102  |    } B;
                            16639 ; 103  |    int I;
                            16640 ; 104  |    unsigned U;
                            16641 ; 105  |} swizzlecsr1_type;
                            16642 ; 106  |////////////////////////////////////////////////////////////////////////////////
                            16643 ; 107  |#define HW_SWIZZLECS1R (*(volatile swizzlecsr1_type _X*) (HW_SWIZZLE_BASEADDR))       /* S
                                  wizzle Control & Status Register 1 */
                            16644 ; 108  |
                            16645 ; 109  |////  Swizzle CSR2 (HW_SWIZZLECSR2) Bit Definitions
                            16646 ; 110  |#define HW_SWIZZLECSR2_KICK_BITPOS (0)
                            16647 ; 111  |#define HW_SWIZZLECSR2_SASEL_BITPOS (1)
                            16648 ; 112  |#define HW_SWIZZLECSR2_DESASEL_BITPOS (3)
                            16649 ; 113  |#define HW_SWIZZLECSR2_BIGE_BITPOS (5)
                            16650 ; 114  |#define HW_SWIZZLECSR2_BITREV_BITPOS (6)
                            16651 ; 115  |#define HW_SWIZZLECSR2_PLSB_BITPOS (7)
                            16652 ; 116  |#define HW_SWIZZLECSR2_PISB_OFF_BITPOS (8)
                            16653 ; 117  |#define HW_SWIZZLECSR2_PMSB_BITPOS (9)
                            16654 ; 118  |#define HW_SWIZZLECSR2_P16L_BITPOS (10)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 278

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16655 ; 119  |#define HW_SWIZZLECSR2_P16I_BITPOS (11)
                            16656 ; 120  |#define HW_SWIZZLECSR2_BS_EN_BITPOS (12)
                            16657 ; 121  |#define HW_SWIZZLECSR2_SBYTEDEST_BITPOS (13)
                            16658 ; 122  |#define HW_SWIZZLECSR2_UNKICK_BITPOS (15)
                            16659 ; 123  |#define HW_SWIZZLECSR2_RSVD_BITPOS (16)
                            16660 ; 124  |
                            16661 ; 125  |#define HW_SWIZZLECSR2_KICK_WIDTH (1)
                            16662 ; 126  |#define HW_SWIZZLECSR2_SASEL_WIDTH (2)
                            16663 ; 127  |#define HW_SWIZZLECSR2_DESASEL_WIDTH (2)
                            16664 ; 128  |#define HW_SWIZZLECSR2_BIGE_WIDTH (1)
                            16665 ; 129  |#define HW_SWIZZLECSR2_BITREV_WIDTH (1)
                            16666 ; 130  |#define HW_SWIZZLECSR2_PLSB_WIDTH (1)
                            16667 ; 131  |#define HW_SWIZZLECSR2_PMSB_WIDTH (1)
                            16668 ; 132  |#define HW_SWIZZLECSR2_P16L_WIDTH (1)
                            16669 ; 133  |#define HW_SWIZZLECSR2_P16I_WIDTH (1)
                            16670 ; 134  |#define HW_SWIZZLECSR2_BS_EN_WIDTH (1)
                            16671 ; 135  |#define HW_SWIZZLECSR2_SBYTEDEST_WIDTH (2)
                            16672 ; 136  |#define HW_SWIZZLECSR2_UNKICK_WIDTH (1)
                            16673 ; 137  |#define HW_SWIZZLECSR2_RSVD_WIDTH (8)
                            16674 ; 138  |
                            16675 ; 139  |#define HW_SWIZZLECSR2_KICK_SETMASK (((1<HW_SWIZZLECSR2_KICK_WIDTH)-1)<<HW_SWIZZLECSR2_KIC
                                  K_BITPOS)
                            16676 ; 140  |#define HW_SWIZZLECSR2_SASEL_SETMASK (((1<HW_SWIZZLECSR2_SASEL_WIDTH)-1)<<HW_SWIZZLECSR2_S
                                  ASEL_BITPOS)
                            16677 ; 141  |#define HW_SWIZZLECSR2_DESASEL_SETMASK (((1<HW_SWIZZLECSR2_DESASEL_WIDTH)-1)<<HW_SWIZZLECS
                                  R2_DESASEL_BITPOS)
                            16678 ; 142  |#define HW_SWIZZLECSR2_BIGE_SETMASK (((1<HW_SWIZZLECSR2_BIGE_WIDTH)-1)<<HW_SWIZZLECSR2_BIG
                                  E_BITPOS)
                            16679 ; 143  |#define HW_SWIZZLECSR2_BITREV_SETMASK (((1<HW_SWIZZLECSR2_BITREV_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _BITREV_BITPOS)
                            16680 ; 144  |#define HW_SWIZZLECSR2_PLSB_SETMASK (((1<HW_SWIZZLECSR2_PLSB_WIDTH)-1)<<HW_SWIZZLECSR2_PLS
                                  B_BITPOS)
                            16681 ; 145  |#define HW_SWIZZLECSR2_PMSB_SETMASK (((1<HW_SWIZZLECSR2_PMSB_WIDTH)-1)<<HW_SWIZZLECSR2_PMS
                                  B_BITPOS)
                            16682 ; 146  |#define HW_SWIZZLECSR2_P16L_SETMASK (((1<HW_SWIZZLECSR2_P16L_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  L_BITPOS)
                            16683 ; 147  |#define HW_SWIZZLECSR2_P16I_SETMASK (((1<HW_SWIZZLECSR2_P16I_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  I_BITPOS)
                            16684 ; 148  |#define HW_SWIZZLECSR2_BS_EN_SETMASK (((1<HW_SWIZZLECSR2_BS_EN_WIDTH)-1)<<HW_SWIZZLECSR2_B
                                  S_EN_BITPOS)
                            16685 ; 149  |#define HW_SWIZZLECSR2_SBYTEDEST_SETMASK (((1<HW_SWIZZLECSR2_SBYTEDEST_WIDTH)-1)<<HW_SWIZZ
                                  LECSR2_SBYTEDEST_BITPOS)
                            16686 ; 150  |#define HW_SWIZZLECSR2_UNKICK_SETMASK (((1<HW_SWIZZLECSR2_UNKICK_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _UNKICK_BITPOS)
                            16687 ; 151  |#define HW_SWIZZLECSR2_RSVD_SETMASK (((1<HW_SWIZZLECSR2_RSVD_WIDTH)-1)<<HW_SWIZZLECSR2_RSV
                                  D_BITPOS)
                            16688 ; 152  |
                            16689 ; 153  |#define HW_SWIZZLECSR2_KICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_KICK_SETMASK)
                            16690 ; 154  |#define HW_SWIZZLECSR2_SASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_SASEL_SETMASK)
                            16691 ; 155  |#define HW_SWIZZLECSR2_DESASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_DESASEL_SETMASK)
                            16692 ; 156  |#define HW_SWIZZLECSR2_BIGE_CLRMASK (~(WORD)HW_SWIZZLECSR2_BIGE_SETMASK)
                            16693 ; 157  |#define HW_SWIZZLECSR2_BITREV_CLRMASK (~(WORD)HW_SWIZZLECSR2_BITREV_SETMASK)
                            16694 ; 158  |#define HW_SWIZZLECSR2_PLSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PLSB_SETMASK)
                            16695 ; 159  |#define HW_SWIZZLECSR2_PMSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PMSB_SETMASK)
                            16696 ; 160  |#define HW_SWIZZLECSR2_P16L_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16L_SETMASK)
                            16697 ; 161  |#define HW_SWIZZLECSR2_P16I_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16I_SETMASK)
                            16698 ; 162  |#define HW_SWIZZLECSR2_BS_EN_CLRMASK (~(WORD)HW_SWIZZLECSR2_BS_EN_SETMASK)
                            16699 ; 163  |#define HW_SWIZZLECSR2_SBYTEDEST_CLRMASK (~(WORD)HW_SWIZZLECSR2_SBYTEDEST_SETMASK)
                            16700 ; 164  |#define HW_SWIZZLECSR2_UNKICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_UNKICK_SETMASK)
                            16701 ; 165  |#define HW_SWIZZLECSR2_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR2_RSVD_SETMASK)
                            16702 ; 166  |
                            16703 ; 167  |///////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 279

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16704 ; 168  |typedef union
                            16705 ; 169  |{
                            16706 ; 170  |    struct
                            16707 ; 171  |    {
                            16708 ; 172  |    int KICK    :1;         /* Start transfer                      */
                            16709 ; 173  |    unsigned SASEL :2;              /* Source memory Select                */
                            16710 ; 174  |    unsigned DESASEL :2;                    /* Destination memory Select           */
                            16711 ; 175  |    int BIGE        :1;             /* Big Endian Enable                   */
                            16712 ; 176  |    int BITREV      :1;     /* Bit reverse the data                */
                            16713 ; 177  |    int PLSB        :1;             /* Pass Least Significant Byte         */
                            16714 ; 178  |    int PISB        :1;     /* Pass Intermediate Byte              */
                            16715 ; 179  |    int PMSB        :1;     /* Pass Most Significant Byte          */
                            16716 ; 180  |    int P16L        :1;     /* Pass Least Significant word         */
                            16717 ; 181  |    int P16I        :1;     /* Pass Intermediate significant word  */
                            16718 ; 182  |    int BS_EN       :1;     /* Barrel Shift Enable                 */
                            16719 ; 183  |    unsigned SBYTE  :2;                     /* Start byte                          */
                            16720 ; 184  |    int UNKICK      :1;     /* Halt transfer                       */  
                            16721 ; 185  |    } B;
                            16722 ; 186  |    unsigned int I;
                            16723 ; 187  |    unsigned int U;
                            16724 ; 188  |} swizzlecsr2_type;
                            16725 ; 189  |///////////////////////////////////////////////////////////////////////////////
                            16726 ; 190  |#define HW_SWIZZLECS2R (*(volatile swizzlecsr2_type _X*) (HW_SWIZZLE_BASEADDR+1))     /* S
                                  wizzle Control & Status Register 2 */
                            16727 ; 191  |
                            16728 ; 192  |////  Swizzle SIZER (HW_SWIZZLESIZER) Bit Definitions
                            16729 ; 193  |#define HW_SWIZZLESIZER_SIZE_BITPOS (0)
                            16730 ; 194  |#define HW_SWIZZLESIZER_NEW_SHIFT_BITPOS (16)
                            16731 ; 195  |#define HW_SWIZZLESIZER_RSVD_BITPOS (21)
                            16732 ; 196  |
                            16733 ; 197  |#define HW_SWIZZLESIZER_SIZE_WIDTH (16)
                            16734 ; 198  |#define HW_SWIZZLESIZER_NEW_SHIFT_WIDTH (5)
                            16735 ; 199  |#define HW_SWIZZLESIZER_RSVD_WIDTH (3)
                            16736 ; 200  |
                            16737 ; 201  |#define HW_SWIZZLESIZER_SIZE_SETMASK (((1<HW_SWIZZLESIZER_SIZE_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  SIZE_BITPOS)
                            16738 ; 202  |#define HW_SWIZZLESIZER_NEW_SHIFT_SETMASK (((1<HW_SWIZZLESIZER_NEW_SHIFT_WIDTH)-1)<<HW_SWI
                                  ZZLESIZER_NEW_SHIFT_BITPOS)
                            16739 ; 203  |#define HW_SWIZZLESIZER_RSVD_SETMASK (((1<HW_SWIZZLESIZER_RSVD_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  RSVD_BITPOS)
                            16740 ; 204  |
                            16741 ; 205  |#define HW_SWIZZLESIZER_SIZE_CLRMASK (~(WORD)HW_SWIZZLESIZER_SIZE_SETMASK)
                            16742 ; 206  |#define HW_SWIZZLESIZER_NEW_SHIFT_CLRMASK (~(WORD)HW_SWIZZLESIZER_NEW_SHIFT_SETMASK)
                            16743 ; 207  |#define HW_SWIZZLESIZER_RSVD_CLRMASK (~(WORD)HW_SWIZZLESIZER_RSVD_SETMASK)
                            16744 ; 208  |
                            16745 ; 209  |///////////////////////////////////////////////////////////////////////////////
                            16746 ; 210  |typedef union
                            16747 ; 211  |{
                            16748 ; 212  |    struct
                            16749 ; 213  |    {
                            16750 ; 214  |    unsigned SIZE      :16;        /* Number of memory words to manipulate */
                            16751 ; 215  |    unsigned NEW_SHIFT :5;         /* Source memory Select                 */
                            16752 ; 216  |    } B;
                            16753 ; 217  |    int I;
                            16754 ; 218  |    unsigned U;
                            16755 ; 219  |} swizzlesizer_type;
                            16756 ; 220  |///////////////////////////////////////////////////////////////////////////////
                            16757 ; 221  |#define HW_SWIZZLESIZER (*(volatile swizzlesizer_type _X*) (HW_SWIZZLE_BASEADDR+2))       
                                   /* Swizzle Transfer Size Register */
                            16758 ; 222  |#define HW_SWIZZLESOURCER (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+3))      /* S
                                  wizzle Source Address Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 280

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16759 ; 223  |#define HW_SWIZZLEDATA1R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+4))       /* S
                                  wizzle Data1 Register */
                            16760 ; 224  |#define HW_SWIZZLEDATA2R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+5))       /* S
                                  wizzle Data2 Register */
                            16761 ; 225  |#define HW_SWIZZLEDESTADDRR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+6))    /* S
                                  wizzle Destination Address Register */
                            16762 ; 226  |#define HW_SWIZZLEBIGENDIANR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+7))   /* S
                                  wizzle Big Endian Register */
                            16763 ; 227  |#define HW_SWIZZLEBITREVR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+8))      /* S
                                  wizzle BITREV Register */
                            16764 ; 228  |#define HW_SWIZZLEPASSLSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+9))     /* S
                                  wizzle Pass Least Significant Byte Register */
                            16765 ; 229  |#define HW_SWIZZLEPASSISBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+10))    /* S
                                  wizzle Pass Intermediate Byte Register */
                            16766 ; 230  |#define HW_SWIZZLEPASSMSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+11))    /* S
                                  wizzle Pass Most Significant Byte Register */
                            16767 ; 231  |#define HW_SWIZZLEPASSLSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+12))    /* S
                                  wizzle Pass Least Significant Word Register */
                            16768 ; 232  |#define HW_SWIZZLEPASSISWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+13))    /* S
                                  wizzle Pass Intermediate Significant Word Register */
                            16769 ; 233  |#define HW_SWIZZLEPASSMSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+14))    /* S
                                  wizzle Pass Most Significant Word Register */
                            16770 ; 234  |#define HW_SWIZZLEBARRELR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+15))    /* Sw
                                  izzle Barrel Shift Register */
                            16771 ; 235  |#define HW_SWIZZLEDIV3LR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+16))    /* Swi
                                  zzle Divide By 3 Lower Register */
                            16772 ; 236  |
                            16773 ; 237  |
                            16774 ; 238  |////  Swizzle DIV3UR (HW_SWIZZLEDIV3UR) Bit Definitions
                            16775 ; 239  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS (0)
                            16776 ; 240  |#define HW_SWIZZLEDIV3UR_RSVD0_BITPOS (8)
                            16777 ; 241  |#define HW_SWIZZLEDIV3UR_REMAINDER_BITPOS (20)
                            16778 ; 242  |#define HW_SWIZZLEDIV3UR_RSVD1_BITPOS (22)
                            16779 ; 243  |
                            16780 ; 244  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH (8)
                            16781 ; 245  |#define HW_SWIZZLEDIV3UR_RSVD0_WIDTH (12)
                            16782 ; 246  |#define HW_SWIZZLEDIV3UR_REMAINDER_WIDTH (2)
                            16783 ; 247  |#define HW_SWIZZLEDIV3UR_RSVD1_WIDTH (2)
                            16784 ; 248  |
                            16785 ; 249  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK (((1<HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH)-1)<<HW
                                  _SWIZZLEDIV3UR_DIV3_UPPER_BITPOS)
                            16786 ; 250  |#define HW_SWIZZLEDIV3UR_RSVD0_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD0_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD0_BITPOS)
                            16787 ; 251  |#define HW_SWIZZLEDIV3UR_REMAINDER_SETMASK (((1<HW_SWIZZLEDIV3UR_REMAINDER_WIDTH)-1)<<HW_S
                                  WIZZLEDIV3UR_REMAINDER_BITPOS)
                            16788 ; 252  |#define HW_SWIZZLEDIV3UR_RSVD1_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD1_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD1_BITPOS)
                            16789 ; 253  |
                            16790 ; 254  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK)
                            16791 ; 255  |#define HW_SWIZZLEDIV3UR_RSVD0_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD0_SETMASK)
                            16792 ; 256  |#define HW_SWIZZLEDIV3UR_REMAINDER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_REMAINDER_SETMASK)
                            16793 ; 257  |#define HW_SWIZZLEDIV3UR_RSVD1_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD1_SETMASK)
                            16794 ; 258  |
                            16795 ; 259  |///////////////////////////////////////////////////////////////////////////////
                            16796 ; 260  |typedef union
                            16797 ; 261  |{
                            16798 ; 262  |    struct
                            16799 ; 263  |    {
                            16800 ; 264  |    unsigned DIV3_UPPER    :8;     /* Number of memory words to manipulate */
                            16801 ; 265  |    unsigned RSVD0         :12;         /* Source memory Select                 */
                            16802 ; 266  |    unsigned REMAINDER     :2;         /* Source memory Select                 */
                            16803 ; 267  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 281

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16804 ; 268  |    int I;
                            16805 ; 269  |    unsigned U;
                            16806 ; 270  |} swizzlediv3ur_type;
                            16807 ; 271  |///////////////////////////////////////////////////////////////////////////////
                            16808 ; 272  |#define HW_SWIZZLEDIV3UR (*(volatile swizzlediv3ur_type _X*) (HW_SWIZZLE_BASEADDR+17))    
                                  /* Swizzle Divide By 3 Upper Register */
                            16809 ; 273  |
                            16810 ; 274  |#endif
                            16811 ; 275  |
                            16812 
                            16814 
                            16815 ; 33   |#include "regssdram.h"
                            16816 
                            16818 
                            16819 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16820 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            16821 ; 3    |//;  File        : regssdram.inc
                            16822 ; 4    |//;  Description : Mixed Signal IP Register definition
                            16823 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16824 ; 6    |
                            16825 ; 7    |// The following naming conventions are followed in this file.
                            16826 ; 8    |// All registers are named using the format...
                            16827 ; 9    |//     HW_<module>_<regname>
                            16828 ; 10   |// where <module> is the module name which can be any of the following...
                            16829 ; 11   |//     SYSTEM
                            16830 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            16831 ; 13   |// module name includes a number starting from 0 for the first instance of
                            16832 ; 14   |// that module)
                            16833 ; 15   |// <regname> is the specific register within that module
                            16834 ; 16   |// We also define the following...
                            16835 ; 17   |//     HW_<module>_<regname>_BITPOS
                            16836 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16837 ; 19   |//     HW_<module>_<regname>_SETMASK
                            16838 ; 20   |// which does something else, and
                            16839 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            16840 ; 22   |// which does something else.
                            16841 ; 23   |// Other rules
                            16842 ; 24   |//     All caps
                            16843 ; 25   |//     Numeric identifiers start at 0
                            16844 ; 26   |
                            16845 ; 27   |#if !(defined(regssdraminc))
                            16846 ; 28   |#define regssdraminc 1
                            16847 ; 29   |
                            16848 ; 30   |#include "types.h"
                            16849 
                            16851 
                            16852 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16853 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16854 ; 3    |//
                            16855 ; 4    |// Filename: types.h
                            16856 ; 5    |// Description: Standard data types
                            16857 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16858 ; 7    |
                            16859 ; 8    |#ifndef _TYPES_H
                            16860 ; 9    |#define _TYPES_H
                            16861 ; 10   |
                            16862 ; 11   |// TODO:  move this outta here!
                            16863 ; 12   |#if !defined(NOERROR)
                            16864 ; 13   |#define NOERROR 0
                            16865 ; 14   |#define SUCCESS 0
                            16866 ; 15   |#endif 
                            16867 ; 16   |#if !defined(SUCCESS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 282

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16868 ; 17   |#define SUCCESS  0
                            16869 ; 18   |#endif
                            16870 ; 19   |#if !defined(ERROR)
                            16871 ; 20   |#define ERROR   -1
                            16872 ; 21   |#endif
                            16873 ; 22   |#if !defined(FALSE)
                            16874 ; 23   |#define FALSE 0
                            16875 ; 24   |#endif
                            16876 ; 25   |#if !defined(TRUE)
                            16877 ; 26   |#define TRUE  1
                            16878 ; 27   |#endif
                            16879 ; 28   |
                            16880 ; 29   |#if !defined(NULL)
                            16881 ; 30   |#define NULL 0
                            16882 ; 31   |#endif
                            16883 ; 32   |
                            16884 ; 33   |#define MAX_INT     0x7FFFFF
                            16885 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16886 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16887 ; 36   |#define MAX_ULONG   (-1) 
                            16888 ; 37   |
                            16889 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16890 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16891 ; 40   |
                            16892 ; 41   |
                            16893 ; 42   |#define BYTE    unsigned char       // btVarName
                            16894 ; 43   |#define CHAR    signed char         // cVarName
                            16895 ; 44   |#define USHORT  unsigned short      // usVarName
                            16896 ; 45   |#define SHORT   unsigned short      // sVarName
                            16897 ; 46   |#define WORD    unsigned int        // wVarName
                            16898 ; 47   |#define INT     signed int          // iVarName
                            16899 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16900 ; 49   |#define LONG    signed long         // lVarName
                            16901 ; 50   |#define BOOL    unsigned int        // bVarName
                            16902 ; 51   |#define FRACT   _fract              // frVarName
                            16903 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16904 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16905 ; 54   |#define FLOAT   float               // fVarName
                            16906 ; 55   |#define DBL     double              // dVarName
                            16907 ; 56   |#define ENUM    enum                // eVarName
                            16908 ; 57   |#define CMX     _complex            // cmxVarName
                            16909 ; 58   |typedef WORD UCS3;                   // 
                            16910 ; 59   |
                            16911 ; 60   |#define UINT16  unsigned short
                            16912 ; 61   |#define UINT8   unsigned char   
                            16913 ; 62   |#define UINT32  unsigned long
                            16914 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16915 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16916 ; 65   |#define WCHAR   UINT16
                            16917 ; 66   |
                            16918 ; 67   |//UINT128 is 16 bytes or 6 words
                            16919 ; 68   |typedef struct UINT128_3500 {   
                            16920 ; 69   |    int val[6];     
                            16921 ; 70   |} UINT128_3500;
                            16922 ; 71   |
                            16923 ; 72   |#define UINT128   UINT128_3500
                            16924 ; 73   |
                            16925 ; 74   |// Little endian word packed byte strings:   
                            16926 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16927 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 283

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16928 ; 77   |// Little endian word packed byte strings:   
                            16929 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16930 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16931 ; 80   |
                            16932 ; 81   |// Declare Memory Spaces To Use When Coding
                            16933 ; 82   |// A. Sector Buffers
                            16934 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16935 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16936 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16937 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16938 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16939 ; 88   |// B. Media DDI Memory
                            16940 ; 89   |#define MEDIA_DDI_MEM _Y
                            16941 ; 90   |
                            16942 ; 91   |
                            16943 ; 92   |
                            16944 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16945 ; 94   |// Examples of circular pointers:
                            16946 ; 95   |//    INT CIRC cpiVarName
                            16947 ; 96   |//    DWORD CIRC cpdwVarName
                            16948 ; 97   |
                            16949 ; 98   |#define RETCODE INT                 // rcVarName
                            16950 ; 99   |
                            16951 ; 100  |// generic bitfield structure
                            16952 ; 101  |struct Bitfield {
                            16953 ; 102  |    unsigned int B0  :1;
                            16954 ; 103  |    unsigned int B1  :1;
                            16955 ; 104  |    unsigned int B2  :1;
                            16956 ; 105  |    unsigned int B3  :1;
                            16957 ; 106  |    unsigned int B4  :1;
                            16958 ; 107  |    unsigned int B5  :1;
                            16959 ; 108  |    unsigned int B6  :1;
                            16960 ; 109  |    unsigned int B7  :1;
                            16961 ; 110  |    unsigned int B8  :1;
                            16962 ; 111  |    unsigned int B9  :1;
                            16963 ; 112  |    unsigned int B10 :1;
                            16964 ; 113  |    unsigned int B11 :1;
                            16965 ; 114  |    unsigned int B12 :1;
                            16966 ; 115  |    unsigned int B13 :1;
                            16967 ; 116  |    unsigned int B14 :1;
                            16968 ; 117  |    unsigned int B15 :1;
                            16969 ; 118  |    unsigned int B16 :1;
                            16970 ; 119  |    unsigned int B17 :1;
                            16971 ; 120  |    unsigned int B18 :1;
                            16972 ; 121  |    unsigned int B19 :1;
                            16973 ; 122  |    unsigned int B20 :1;
                            16974 ; 123  |    unsigned int B21 :1;
                            16975 ; 124  |    unsigned int B22 :1;
                            16976 ; 125  |    unsigned int B23 :1;
                            16977 ; 126  |};
                            16978 ; 127  |
                            16979 ; 128  |union BitInt {
                            16980 ; 129  |        struct Bitfield B;
                            16981 ; 130  |        int        I;
                            16982 ; 131  |};
                            16983 ; 132  |
                            16984 ; 133  |#define MAX_MSG_LENGTH 10
                            16985 ; 134  |struct CMessage
                            16986 ; 135  |{
                            16987 ; 136  |        unsigned int m_uLength;
                            16988 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16989 ; 138  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 284

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16990 ; 139  |
                            16991 ; 140  |typedef struct {
                            16992 ; 141  |    WORD m_wLength;
                            16993 ; 142  |    WORD m_wMessage;
                            16994 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16995 ; 144  |} Message;
                            16996 ; 145  |
                            16997 ; 146  |struct MessageQueueDescriptor
                            16998 ; 147  |{
                            16999 ; 148  |        int *m_pBase;
                            17000 ; 149  |        int m_iModulo;
                            17001 ; 150  |        int m_iSize;
                            17002 ; 151  |        int *m_pHead;
                            17003 ; 152  |        int *m_pTail;
                            17004 ; 153  |};
                            17005 ; 154  |
                            17006 ; 155  |struct ModuleEntry
                            17007 ; 156  |{
                            17008 ; 157  |    int m_iSignaledEventMask;
                            17009 ; 158  |    int m_iWaitEventMask;
                            17010 ; 159  |    int m_iResourceOfCode;
                            17011 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17012 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            17013 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17014 ; 163  |    int m_uTimeOutHigh;
                            17015 ; 164  |    int m_uTimeOutLow;
                            17016 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17017 ; 166  |};
                            17018 ; 167  |
                            17019 ; 168  |union WaitMask{
                            17020 ; 169  |    struct B{
                            17021 ; 170  |        unsigned int m_bNone     :1;
                            17022 ; 171  |        unsigned int m_bMessage  :1;
                            17023 ; 172  |        unsigned int m_bTimer    :1;
                            17024 ; 173  |        unsigned int m_bButton   :1;
                            17025 ; 174  |    } B;
                            17026 ; 175  |    int I;
                            17027 ; 176  |} ;
                            17028 ; 177  |
                            17029 ; 178  |
                            17030 ; 179  |struct Button {
                            17031 ; 180  |        WORD wButtonEvent;
                            17032 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17033 ; 182  |};
                            17034 ; 183  |
                            17035 ; 184  |struct Message {
                            17036 ; 185  |        WORD wMsgLength;
                            17037 ; 186  |        WORD wMsgCommand;
                            17038 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17039 ; 188  |};
                            17040 ; 189  |
                            17041 ; 190  |union EventTypes {
                            17042 ; 191  |        struct CMessage msg;
                            17043 ; 192  |        struct Button Button ;
                            17044 ; 193  |        struct Message Message;
                            17045 ; 194  |};
                            17046 ; 195  |
                            17047 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17048 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17049 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17050 ; 199  |#define BUILD_TYPE_PLAYER   0x102
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 285

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17051 ; 200  |
                            17052 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17053 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17054 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17055 ; 204  |
                            17056 ; 205  |#if DEBUG
                            17057 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17058 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17059 ; 208  |#else 
                            17060 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            17061 ; 210  |#define DebugBuildAssert(x)    
                            17062 ; 211  |#endif
                            17063 ; 212  |
                            17064 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17065 ; 214  |//  #pragma asm
                            17066 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17067 ; 216  |//  #pragma endasm
                            17068 ; 217  |
                            17069 ; 218  |
                            17070 ; 219  |#ifdef COLOR_262K
                            17071 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            17072 ; 221  |#elif defined(COLOR_65K)
                            17073 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            17074 ; 223  |#else
                            17075 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            17076 ; 225  |#endif
                            17077 ; 226  |    
                            17078 ; 227  |#endif // #ifndef _TYPES_H
                            17079 
                            17081 
                            17082 ; 31   |
                            17083 ; 32   |#define HW_SDRAM_BASEADDR 0xF900
                            17084 ; 33   |
                            17085 ; 34   |
                            17086 ; 35   |/////////////////////////////////////////////////////////////////////////////////
                            17087 ; 36   |//  SDRAM CSR (HW_SDRAM_CSR) Bit Definitions
                            17088 ; 37   |#define HW_SDRAM_CSR_SDRAMEN_BITPOS 0
                            17089 ; 38   |#define HW_SDRAM_CSR_IE_BITPOS 1
                            17090 ; 39   |#define HW_SDRAM_CSR_RNW_BITPOS 2
                            17091 ; 40   |#define HW_SDRAM_CSR_KICK_BITPOS 3
                            17092 ; 41   |#define HW_SDRAM_CSR_LM_BITPOS 4
                            17093 ; 42   |#define HW_SDRAM_CSR_ISTAT_BITPOS 5
                            17094 ; 43   |#define HW_SDRAM_CSR_PWDN_BITPOS 6
                            17095 ; 44   |#define HW_SDRAM_CSR_SBYTE_BITPOS 8
                            17096 ; 45   |#define HW_SDRAM_CSR_MEM_BITPOS 10
                            17097 ; 46   |#define HW_SDRAM_CSR_BIGE_BITPOS 12
                            17098 ; 47   |#define HW_SDRAM_CSR_ASIZE_BITPOS 13
                            17099 ; 48   |#define HW_SDRAM_CSR_UKICK_BITPOS 16
                            17100 ; 49   |#define HW_SDRAM_CSR_DIV_BITPOS 17
                            17101 ; 50   |#define HW_SDRAM_CSR_MULTI_BITPOS 21
                            17102 ; 51   |#define HW_SDRAM_CSR_SDRAM_BITPOS 22
                            17103 ; 52   |#define HW_SDRAM_CSR_SIGN_BITPOS 23
                            17104 ; 53   |
                            17105 ; 54   |#define HW_SDRAM_CSR_SDRAMEN_WIDTH 1
                            17106 ; 55   |#define HW_SDRAM_CSR_IE_WIDTH 1
                            17107 ; 56   |#define HW_SDRAM_CSR_RNW_WIDTH 1
                            17108 ; 57   |#define HW_SDRAM_CSR_KICK_WIDTH 1
                            17109 ; 58   |#define HW_SDRAM_CSR_LM_WIDTH 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 286

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17110 ; 59   |#define HW_SDRAM_CSR_ISTAT_WIDTH 1
                            17111 ; 60   |#define HW_SDRAM_CSR_PWDN_WIDTH 1
                            17112 ; 61   |#define HW_SDRAM_CSR_SBYTE_WIDTH 2
                            17113 ; 62   |#define HW_SDRAM_CSR_MEM_WIDTH 2
                            17114 ; 63   |#define HW_SDRAM_CSR_BIGE_WIDTH 1
                            17115 ; 64   |#define HW_SDRAM_CSR_ASIZE_WIDTH 3
                            17116 ; 65   |#define HW_SDRAM_CSR_UKICK_WIDTH 1
                            17117 ; 66   |#define HW_SDRAM_CSR_DIV_WIDTH 4
                            17118 ; 67   |#define HW_SDRAM_CSR_MULTI_WIDTH 1
                            17119 ; 68   |#define HW_SDRAM_CSR_SDRAM_WIDTH 1
                            17120 ; 69   |#define HW_SDRAM_CSR_SIGN_WIDTH 1
                            17121 ; 70   |
                            17122 ; 71   |#define HW_SDRAM_CSR_SDRAMEN_SETMASK (((1<<HW_SDRAM_CSR_SDRAMEN_WIDTH)-1)<<HW_SDRAM_CSR_SD
                                  RAMEN_BITPOS)
                            17123 ; 72   |#define HW_SDRAM_CSR_IE_SETMASK (((1<<HW_SDRAM_CSR_IE_WIDTH)-1)<<HW_SDRAM_CSR_IE_BITPOS)
                            17124 ; 73   |#define HW_SDRAM_CSR_RNW_SETMASK (((1<<HW_SDRAM_CSR_RNW_WIDTH)-1)<<HW_SDRAM_CSR_RNW_BITPOS
                                  )
                            17125 ; 74   |#define HW_SDRAM_CSR_KICK_SETMASK (((1<<HW_SDRAM_CSR_KICK_WIDTH)-1)<<HW_SDRAM_CSR_KICK_BIT
                                  POS)
                            17126 ; 75   |#define HW_SDRAM_CSR_LM_SETMASK (((1<<HW_SDRAM_CSR_LM_WIDTH)-1)<<HW_SDRAM_CSR_LM_BITPOS)
                            17127 ; 76   |#define HW_SDRAM_CSR_ISTAT_SETMASK (((1<<HW_SDRAM_CSR_ISTAT_WIDTH)-1)<<HW_SDRAM_CSR_ISTAT_
                                  BITPOS)
                            17128 ; 77   |#define HW_SDRAM_CSR_PWDN_SETMASK (((1<<HW_SDRAM_CSR_PWDN_WIDTH)-1)<<HW_SDRAM_CSR_PWDN_BIT
                                  POS)
                            17129 ; 78   |#define HW_SDRAM_CSR_SBYTE_SETMASK (((1<<HW_SDRAM_CSR_SBYTE_WIDTH)-1)<<HW_SDRAM_CSR_SBYTE_
                                  BITPOS)
                            17130 ; 79   |#define HW_SDRAM_CSR_MEM_SETMASK (((1<<HW_SDRAM_CSR_MEM_WIDTH)-1)<<HW_SDRAM_CSR_MEM_BITPOS
                                  )
                            17131 ; 80   |#define HW_SDRAM_CSR_BIGE_SETMASK (((1<<HW_SDRAM_CSR_BIGE_WIDTH)-1)<<HW_SDRAM_CSR_BIGE_BIT
                                  POS)
                            17132 ; 81   |#define HW_SDRAM_CSR_ASIZE_SETMASK (((1<<HW_SDRAM_CSR_ASIZE_WIDTH)-1)<<HW_SDRAM_CSR_ASIZE_
                                  BITPOS)
                            17133 ; 82   |#define HW_SDRAM_CSR_UKICK_SETMASK (((1<<HW_SDRAM_CSR_UKICK_WIDTH)-1)<<HW_SDRAM_CSR_UKICK_
                                  BITPOS)
                            17134 ; 83   |#define HW_SDRAM_CSR_DIV_SETMASK (((1<<HW_SDRAM_CSR_DIV_WIDTH)-1)<<HW_SDRAM_CSR_DIV_BITPOS
                                  )
                            17135 ; 84   |#define HW_SDRAM_CSR_MULTI_SETMASK (((1<<HW_SDRAM_CSR_MULTI_WIDTH)-1)<<HW_SDRAM_CSR_MULTI_
                                  BITPOS)
                            17136 ; 85   |#define HW_SDRAM_CSR_SDRAM_SETMASK (((1<<HW_SDRAM_CSR_SDRAM_WIDTH)-1)<<HW_SDRAM_CSR_SDRAM_
                                  BITPOS)
                            17137 ; 86   |#define HW_SDRAM_CSR_SIGN_SETMASK (((1<<HW_SDRAM_CSR_SIGN_WIDTH)-1)<<HW_SDRAM_CSR_SIGN_BIT
                                  POS)
                            17138 ; 87   |
                            17139 ; 88   |#define HW_SDRAM_CSR_SDRAMEN_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAMEN_SETMASK
                            17140 ; 89   |#define HW_SDRAM_CSR_IE_CLRMASK ~(WORD)HW_SDRAM_CSR_IE_SETMASK
                            17141 ; 90   |#define HW_SDRAM_CSR_RNW_CLRMASK ~(WORD)HW_SDRAM_CSR_RNW_SETMASK
                            17142 ; 91   |#define HW_SDRAM_CSR_KICK_CLRMASK ~(WORD)HW_SDRAM_CSR_KICK_SETMASK
                            17143 ; 92   |#define HW_SDRAM_CSR_LM_CLRMASK ~(WORD)HW_SDRAM_CSR_LM_SETMASK
                            17144 ; 93   |#define HW_SDRAM_CSR_ISTAT_CLRMASK ~(WORD)HW_SDRAM_CSR_ISTAT_SETMASK
                            17145 ; 94   |#define HW_SDRAM_CSR_PWDN_CLRMASK ~(WORD)HW_SDRAM_CSR_PWDN_SETMASK
                            17146 ; 95   |#define HW_SDRAM_CSR_SBYTE_CLRMASK ~(WORD)HW_SDRAM_CSR_SBYTE_SETMASK
                            17147 ; 96   |#define HW_SDRAM_CSR_MEM_CLRMASK ~(WORD)HW_SDRAM_CSR_MEM_SETMASK
                            17148 ; 97   |#define HW_SDRAM_CSR_BIGE_CLRMASK ~(WORD)HW_SDRAM_CSR_BIGE_SETMASK
                            17149 ; 98   |#define HW_SDRAM_CSR_ASIZE_CLRMASK ~(WORD)HW_SDRAM_CSR_ASIZE_SETMASK
                            17150 ; 99   |#define HW_SDRAM_CSR_UKICK_CLRMASK ~(WORD)HW_SDRAM_CSR_UKICK_SETMASK
                            17151 ; 100  |#define HW_SDRAM_CSR_DIV_CLRMASK ~(WORD)HW_SDRAM_CSR_DIV_SETMASK
                            17152 ; 101  |#define HW_SDRAM_CSR_MULTI_CLRMASK ~(WORD)HW_SDRAM_CSR_MULTI_SETMASK
                            17153 ; 102  |#define HW_SDRAM_CSR_SDRAM_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAM_SETMASK
                            17154 ; 103  |#define HW_SDRAM_CSR_SIGN_CLRMASK ~(WORD)HW_SDRAM_CSR_SIGN_SETMASK
                            17155 ; 104  |
                            17156 ; 105  |typedef union               
                            17157 ; 106  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 287

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17158 ; 107  |    struct {
                            17159 ; 108  |        int SDRAMEN                     :1;
                            17160 ; 109  |        int IE                          :1;
                            17161 ; 110  |        int RNW                         :1;
                            17162 ; 111  |        int KICK                        :1;
                            17163 ; 112  |        int LM                          :1;
                            17164 ; 113  |        int ISTAT                       :1;
                            17165 ; 114  |        int PWDN                        :1;
                            17166 ; 115  |        int RSVD                        :1;
                            17167 ; 116  |        int SBYTE                       :2;
                            17168 ; 117  |        int MEM                         :2;
                            17169 ; 118  |        int BIGE                        :1;
                            17170 ; 119  |        int ASIZE                       :3;
                            17171 ; 120  |        int UKICK                       :1;
                            17172 ; 121  |        int DIV                         :4;
                            17173 ; 122  |        int MULTI                       :1;
                            17174 ; 123  |        int SDRAM                       :1;
                            17175 ; 124  |        int SIGN                        :1;
                            17176 ; 125  |    } B;
                            17177 ; 126  |    int I;
                            17178 ; 127  |} sdramcsr_type;
                            17179 ; 128  |#define HW_SDRAM_CSR (*(volatile sdramcsr_type _X*) (HW_SDRAM_BASEADDR))        
                            17180 ; 129  |#define HW_SDRAM_ADDR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+1))
                            17181 ; 130  |#define HW_SDRAM_ADDR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+2))
                            17182 ; 131  |#define HW_SDRAM_SYSADDR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+3))
                            17183 ; 132  |#define HW_SDRAM_SIZE (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+4))
                            17184 ; 133  |#define HW_SDRAM_BAR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+7))
                            17185 ; 134  |#define HW_SDRAM_MR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+8))
                            17186 ; 135  |#define HW_SDRAM_DBAR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+9))
                            17187 ; 136  |#define HW_SDRAM_DBAR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+10))
                            17188 ; 137  |#define HW_SDRAM_DMR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+11))
                            17189 ; 138  |#define HW_SDRAM_DMR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+12))
                            17190 ; 139  |
                            17191 ; 140  |/////////////////////////////////////////////////////////////////////////////////
                            17192 ; 141  |//  SDRAM Start Address Low Register (HW_SDRAM_ADDR1) Bit Definitions
                            17193 ; 142  |#define HW_SDRAM_ADDR1_XA_BITPOS 0
                            17194 ; 143  |
                            17195 ; 144  |#define HW_SDRAM_ADDR1_XA_SETMASK 0xFFFFFF<<HW_SDRAM_ADDR1_XA_BITPOS
                            17196 ; 145  |
                            17197 ; 146  |#define HW_SDRAM_ADDR1_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR1_XA_SETMASK
                            17198 ; 147  |
                            17199 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            17200 ; 149  |//  SDRAM Start Address High Register (HW_SDRAM_ADDR2) Bit Definitions
                            17201 ; 150  |#define HW_SDRAM_ADDR2_XA_BITPOS 0
                            17202 ; 151  |
                            17203 ; 152  |#define HW_SDRAM_ADDR2_XA_SETMASK 0x1F<<HW_SDRAM_ADDR2_XA_BITPOS
                            17204 ; 153  |
                            17205 ; 154  |#define HW_SDRAM_ADDR2_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR2_XA_SETMASK
                            17206 ; 155  |
                            17207 ; 156  |/////////////////////////////////////////////////////////////////////////////////
                            17208 ; 157  |//  System Start Address Register (HW_SDRAM_SYSADDR) Bit Definitions
                            17209 ; 158  |#define HW_SDRAM_SYSADDR_XA_BITPOS 0
                            17210 ; 159  |
                            17211 ; 160  |#define HW_SDRAM_SYSADDR_XA_SETMASK 0xFFFF<<HW_SDRAM_SYSADDR_XA_BITPOS
                            17212 ; 161  |
                            17213 ; 162  |#define HW_SDRAM_SYSADDR_XA_CLRMASK ~(WORD)HW_SDRAM_SYSADDR_XA_SETMASK
                            17214 ; 163  |
                            17215 ; 164  |/////////////////////////////////////////////////////////////////////////////////
                            17216 ; 165  |//  Number of Bytes to be transfered Register (HW_SDRAM_SIZE) Bit Definitions
                            17217 ; 166  |#define HW_SDRAM_SIZE_XA_BITPOS 0
                            17218 ; 167  |
                            17219 ; 168  |#define HW_SDRAM_SIZE_XA_SETMASK 0x3FFFF<<HW_SDRAM_SIZE_XA_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 288

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17220 ; 169  |
                            17221 ; 170  |#define HW_SDRAM_SIZE_XA_CLRMASK ~(WORD)HW_SDRAM_SIZE_XA_SETMASK
                            17222 ; 171  |
                            17223 ; 172  |/////////////////////////////////////////////////////////////////////////////////
                            17224 ; 173  |//  SDRAM Timer1 Register (HW_SDRAM_TIMER1) Bit Definitions
                            17225 ; 174  |#define HW_SDRAM_TIMER1_INIT_BITPOS 0
                            17226 ; 175  |#define HW_SDRAM_TIMER1_TRP_BITPOS 16
                            17227 ; 176  |#define HW_SDRAM_TIMER1_TRFC_BITPOS 20
                            17228 ; 177  |
                            17229 ; 178  |#define HW_SDRAM_TIMER1_INIT_WIDTH 16
                            17230 ; 179  |#define HW_SDRAM_TIMER1_TRP_WIDTH 4
                            17231 ; 180  |#define HW_SDRAM_TIMER1_TRFC_WIDTH 4
                            17232 ; 181  |
                            17233 ; 182  |#define HW_SDRAM_TIMER1_INIT_SETMASK (((1<<HW_SDRAM_TIMER1_INIT_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _INIT_BITPOS)
                            17234 ; 183  |#define HW_SDRAM_TIMER1_TRP_SETMASK (((1<<HW_SDRAM_TIMER1_TRP_WIDTH)-1)<<HW_SDRAM_TIMER1_T
                                  RP_BITPOS)
                            17235 ; 184  |#define HW_SDRAM_TIMER1_TRFC_SETMASK (((1<<HW_SDRAM_TIMER1_TRFC_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _TRFC_BITPOS)
                            17236 ; 185  |
                            17237 ; 186  |#define HW_SDRAM_TIMER1_INIT_CLRMASK ~(WORD)HW_SDRAM_TIMER1_INIT_SETMASK
                            17238 ; 187  |#define HW_SDRAM_TIMER1_TRP_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRP_SETMASK
                            17239 ; 188  |#define HW_SDRAM_TIMER1_TRFC_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRFC_SETMASK
                            17240 ; 189  |
                            17241 ; 190  |typedef union               
                            17242 ; 191  |{
                            17243 ; 192  |    struct {
                            17244 ; 193  |        int INIT                :16;
                            17245 ; 194  |        int TRP                 :4;
                            17246 ; 195  |        int TRFC                :4;
                            17247 ; 196  |    } B;
                            17248 ; 197  |    int I;
                            17249 ; 198  |} sdramtimer1_type;
                            17250 ; 199  |#define HW_SDRAM_TIMER1 (*(volatile sdramtimer1_type _X*) (HW_SDRAM_BASEADDR+5))
                            17251 ; 200  |
                            17252 ; 201  |/////////////////////////////////////////////////////////////////////////////////
                            17253 ; 202  |//  SDRAM Timer2 Register (HW_SDRAM_TIMER2) Bit Definitions
                            17254 ; 203  |#define HW_SDRAM_TIMER2_TXSR_BITPOS 0
                            17255 ; 204  |#define HW_SDRAM_TIMER2_TREF_BITPOS 4
                            17256 ; 205  |#define HW_SDRAM_TIMER2_TRCD_BITPOS 16
                            17257 ; 206  |
                            17258 ; 207  |#define HW_SDRAM_TIMER2_TXSR_WIDTH 4
                            17259 ; 208  |#define HW_SDRAM_TIMER2_TREF_WIDTH 12
                            17260 ; 209  |#define HW_SDRAM_TIMER2_TRCD_WIDTH 4
                            17261 ; 210  |
                            17262 ; 211  |#define HW_SDRAM_TIMER2_TXSR_SETMASK (((1<<HW_SDRAM_TIMER2_TXSR_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TXSR_BITPOS)
                            17263 ; 212  |#define HW_SDRAM_TIMER2_TREF_SETMASK (((1<<HW_SDRAM_TIMER2_TREF_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TREF_BITPOS)
                            17264 ; 213  |#define HW_SDRAM_TIMER2_TRCD_SETMASK (((1<<HW_SDRAM_TIMER2_TRCD_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TRCD_BITPOS)
                            17265 ; 214  |
                            17266 ; 215  |#define HW_SDRAM_TIMER2_TXSR_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TXSR_SETMASK
                            17267 ; 216  |#define HW_SDRAM_TIMER2_TREF_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TREF_SETMASK
                            17268 ; 217  |#define HW_SDRAM_TIMER2_TRCD_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TRCD_SETMASK
                            17269 ; 218  |
                            17270 ; 219  |typedef union               
                            17271 ; 220  |{
                            17272 ; 221  |    struct {
                            17273 ; 222  |        int TXSR                :4;
                            17274 ; 223  |        int TREF                :12;
                            17275 ; 224  |        int TRCD                :4;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 289

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17276 ; 225  |        int RSVD                :4; 
                            17277 ; 226  |    } B;
                            17278 ; 227  |    int I;
                            17279 ; 228  |} sdramtimer2_type;
                            17280 ; 229  |#define HW_SDRAM_TIMER2 (*(volatile sdramtimer2_type _X*) (HW_SDRAM_BASEADDR+6))
                            17281 ; 230  |
                            17282 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            17283 ; 232  |//  System Modulo Base Address Register (HW_SDRAM_BAR) Bit Definitions
                            17284 ; 233  |#define HW_SDRAM_BAR_XA_BITPOS 0
                            17285 ; 234  |
                            17286 ; 235  |#define HW_SDRAM_BAR_XA_SETMASK 0xFFFF<<HW_SDRAM_BAR_XA_BITPOS
                            17287 ; 236  |
                            17288 ; 237  |#define HW_SDRAM_BAR_XA_CLRMASK ~(WORD)HW_SDRAM_BAR_XA_SETMASK
                            17289 ; 238  |
                            17290 ; 239  |/////////////////////////////////////////////////////////////////////////////////
                            17291 ; 240  |//  System Modulo Register (HW_SDRAM_MR) Bit Definitions
                            17292 ; 241  |#define HW_SDRAM_MR_XA_BITPOS 0
                            17293 ; 242  |
                            17294 ; 243  |#define HW_SDRAM_MR_XA_SETMASK 0xFFFF<<HW_SDRAM_MR_XA_BITPOS
                            17295 ; 244  |
                            17296 ; 245  |#define HW_SDRAM_MR_XA_CLRMASK ~(WORD)HW_SDRAM_MR_XA_SETMASK
                            17297 ; 246  |
                            17298 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            17299 ; 248  |//  SDRAM Mode Register (HW_SDRAM_MODE) Bit Definitions
                            17300 ; 249  |#define HW_SDRAM_MODE_XA_BITPOS 0
                            17301 ; 250  |
                            17302 ; 251  |#define HW_SDRAM_MODE_XA_WIDTH 14
                            17303 ; 252  |
                            17304 ; 253  |#define HW_SDRAM_MODE_XA_SETMASK (((1<<HW_SDRAM_MODE_XA_WIDTH)-1)<<HW_SDRAM_MODE_XA_BITPOS
                                  )
                            17305 ; 254  |
                            17306 ; 255  |#define HW_SDRAM_MODE_XA_CLRMASK ~(WORD)HW_SDRAM_MODE_XA_SETMASK
                            17307 ; 256  |
                            17308 ; 257  |typedef union               
                            17309 ; 258  |{
                            17310 ; 259  |    struct {
                            17311 ; 260  |        int VALUE               :14;
                            17312 ; 261  |        int RSVD                :10; 
                            17313 ; 262  |    } B;
                            17314 ; 263  |    int I;
                            17315 ; 264  |} sdrammode_type;
                            17316 ; 265  |#define HW_SDRAM_MODE (*(volatile sdrammode_type _X*) (HW_SDRAM_BASEADDR+14))
                            17317 ; 266  |
                            17318 ; 267  |/////////////////////////////////////////////////////////////////////////////////
                            17319 ; 268  |//  SDRAM Type Register (HW_SDRAM_TYPE) Bit Definitions
                            17320 ; 269  |#define HW_SDRAM_TYPE_COLWIDTH_BITPOS 0
                            17321 ; 270  |#define HW_SDRAM_TYPE_ROWWIDTH_BITPOS 4
                            17322 ; 271  |
                            17323 ; 272  |#define HW_SDRAM_TYPE_COLWIDTH_WIDTH 4
                            17324 ; 273  |#define HW_SDRAM_TYPE_ROWWIDTH_WIDTH 4
                            17325 ; 274  |
                            17326 ; 275  |#define HW_SDRAM_TYPE_COLWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_COLWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_COLWIDTH_BITPOS)
                            17327 ; 276  |#define HW_SDRAM_TYPE_ROWWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_ROWWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_ROWWIDTH_BITPOS)
                            17328 ; 277  |
                            17329 ; 278  |#define HW_SDRAM_TYPE_COLWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_COLWIDTH_SETMASK)
                            17330 ; 279  |#define HW_SDRAM_TYPE_ROWWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_ROWWIDTH_SETMASK)
                            17331 ; 280  |
                            17332 ; 281  |typedef union               
                            17333 ; 282  |{
                            17334 ; 283  |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 290

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17335 ; 284  |        int COLWIDTH               :4;
                            17336 ; 285  |        int ROWWIDTH               :4; 
                            17337 ; 286  |    } B;
                            17338 ; 287  |    int I;
                            17339 ; 288  |} sdramtype_type;
                            17340 ; 289  |#define HW_SDRAM_TYPE (*(volatile sdramtype_type _X*) (HW_SDRAM_BASEADDR+14))
                            17341 ; 290  |
                            17342 ; 291  |#endif
                            17343 ; 292  |
                            17344 ; 293  |
                            17345 ; 294  |
                            17346 ; 295  |
                            17347 ; 296  |
                            17348 ; 297  |
                            17349 
                            17351 
                            17352 ; 34   |#include "regstb.h"
                            17353 
                            17355 
                            17356 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            17357 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            17358 ; 3    |// Filename: regstb.inc
                            17359 ; 4    |// Description: Register definitions for Trace Buffer
                            17360 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            17361 ; 6    |// The following naming conventions are followed in this file.
                            17362 ; 7    |// All registers are named using the format...
                            17363 ; 8    |//     HW_<module>_<regname>
                            17364 ; 9    |// where <module> is the module name which can be any of the following...
                            17365 ; 10   |//     USB20
                            17366 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            17367 ; 12   |// module name includes a number starting from 0 for the first instance of
                            17368 ; 13   |// that module)
                            17369 ; 14   |// <regname> is the specific register within that module
                            17370 ; 15   |// We also define the following...
                            17371 ; 16   |//     HW_<module>_<regname>_BITPOS
                            17372 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            17373 ; 18   |//     HW_<module>_<regname>_SETMASK
                            17374 ; 19   |// which does something else, and
                            17375 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            17376 ; 21   |// which does something else.
                            17377 ; 22   |// Other rules
                            17378 ; 23   |//     All caps
                            17379 ; 24   |//     Numeric identifiers start at 0
                            17380 ; 25   |#if !(defined(regstbinc))
                            17381 ; 26   |#define regstbinc 1
                            17382 ; 27   |
                            17383 ; 28   |#include "types.h"
                            17384 
                            17386 
                            17387 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17388 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17389 ; 3    |//
                            17390 ; 4    |// Filename: types.h
                            17391 ; 5    |// Description: Standard data types
                            17392 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17393 ; 7    |
                            17394 ; 8    |#ifndef _TYPES_H
                            17395 ; 9    |#define _TYPES_H
                            17396 ; 10   |
                            17397 ; 11   |// TODO:  move this outta here!
                            17398 ; 12   |#if !defined(NOERROR)
                            17399 ; 13   |#define NOERROR 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 291

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17400 ; 14   |#define SUCCESS 0
                            17401 ; 15   |#endif 
                            17402 ; 16   |#if !defined(SUCCESS)
                            17403 ; 17   |#define SUCCESS  0
                            17404 ; 18   |#endif
                            17405 ; 19   |#if !defined(ERROR)
                            17406 ; 20   |#define ERROR   -1
                            17407 ; 21   |#endif
                            17408 ; 22   |#if !defined(FALSE)
                            17409 ; 23   |#define FALSE 0
                            17410 ; 24   |#endif
                            17411 ; 25   |#if !defined(TRUE)
                            17412 ; 26   |#define TRUE  1
                            17413 ; 27   |#endif
                            17414 ; 28   |
                            17415 ; 29   |#if !defined(NULL)
                            17416 ; 30   |#define NULL 0
                            17417 ; 31   |#endif
                            17418 ; 32   |
                            17419 ; 33   |#define MAX_INT     0x7FFFFF
                            17420 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17421 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17422 ; 36   |#define MAX_ULONG   (-1) 
                            17423 ; 37   |
                            17424 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17425 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17426 ; 40   |
                            17427 ; 41   |
                            17428 ; 42   |#define BYTE    unsigned char       // btVarName
                            17429 ; 43   |#define CHAR    signed char         // cVarName
                            17430 ; 44   |#define USHORT  unsigned short      // usVarName
                            17431 ; 45   |#define SHORT   unsigned short      // sVarName
                            17432 ; 46   |#define WORD    unsigned int        // wVarName
                            17433 ; 47   |#define INT     signed int          // iVarName
                            17434 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17435 ; 49   |#define LONG    signed long         // lVarName
                            17436 ; 50   |#define BOOL    unsigned int        // bVarName
                            17437 ; 51   |#define FRACT   _fract              // frVarName
                            17438 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17439 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17440 ; 54   |#define FLOAT   float               // fVarName
                            17441 ; 55   |#define DBL     double              // dVarName
                            17442 ; 56   |#define ENUM    enum                // eVarName
                            17443 ; 57   |#define CMX     _complex            // cmxVarName
                            17444 ; 58   |typedef WORD UCS3;                   // 
                            17445 ; 59   |
                            17446 ; 60   |#define UINT16  unsigned short
                            17447 ; 61   |#define UINT8   unsigned char   
                            17448 ; 62   |#define UINT32  unsigned long
                            17449 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17450 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17451 ; 65   |#define WCHAR   UINT16
                            17452 ; 66   |
                            17453 ; 67   |//UINT128 is 16 bytes or 6 words
                            17454 ; 68   |typedef struct UINT128_3500 {   
                            17455 ; 69   |    int val[6];     
                            17456 ; 70   |} UINT128_3500;
                            17457 ; 71   |
                            17458 ; 72   |#define UINT128   UINT128_3500
                            17459 ; 73   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 292

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17460 ; 74   |// Little endian word packed byte strings:   
                            17461 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17462 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17463 ; 77   |// Little endian word packed byte strings:   
                            17464 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17465 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17466 ; 80   |
                            17467 ; 81   |// Declare Memory Spaces To Use When Coding
                            17468 ; 82   |// A. Sector Buffers
                            17469 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17470 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17471 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17472 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17473 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17474 ; 88   |// B. Media DDI Memory
                            17475 ; 89   |#define MEDIA_DDI_MEM _Y
                            17476 ; 90   |
                            17477 ; 91   |
                            17478 ; 92   |
                            17479 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17480 ; 94   |// Examples of circular pointers:
                            17481 ; 95   |//    INT CIRC cpiVarName
                            17482 ; 96   |//    DWORD CIRC cpdwVarName
                            17483 ; 97   |
                            17484 ; 98   |#define RETCODE INT                 // rcVarName
                            17485 ; 99   |
                            17486 ; 100  |// generic bitfield structure
                            17487 ; 101  |struct Bitfield {
                            17488 ; 102  |    unsigned int B0  :1;
                            17489 ; 103  |    unsigned int B1  :1;
                            17490 ; 104  |    unsigned int B2  :1;
                            17491 ; 105  |    unsigned int B3  :1;
                            17492 ; 106  |    unsigned int B4  :1;
                            17493 ; 107  |    unsigned int B5  :1;
                            17494 ; 108  |    unsigned int B6  :1;
                            17495 ; 109  |    unsigned int B7  :1;
                            17496 ; 110  |    unsigned int B8  :1;
                            17497 ; 111  |    unsigned int B9  :1;
                            17498 ; 112  |    unsigned int B10 :1;
                            17499 ; 113  |    unsigned int B11 :1;
                            17500 ; 114  |    unsigned int B12 :1;
                            17501 ; 115  |    unsigned int B13 :1;
                            17502 ; 116  |    unsigned int B14 :1;
                            17503 ; 117  |    unsigned int B15 :1;
                            17504 ; 118  |    unsigned int B16 :1;
                            17505 ; 119  |    unsigned int B17 :1;
                            17506 ; 120  |    unsigned int B18 :1;
                            17507 ; 121  |    unsigned int B19 :1;
                            17508 ; 122  |    unsigned int B20 :1;
                            17509 ; 123  |    unsigned int B21 :1;
                            17510 ; 124  |    unsigned int B22 :1;
                            17511 ; 125  |    unsigned int B23 :1;
                            17512 ; 126  |};
                            17513 ; 127  |
                            17514 ; 128  |union BitInt {
                            17515 ; 129  |        struct Bitfield B;
                            17516 ; 130  |        int        I;
                            17517 ; 131  |};
                            17518 ; 132  |
                            17519 ; 133  |#define MAX_MSG_LENGTH 10
                            17520 ; 134  |struct CMessage
                            17521 ; 135  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 293

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17522 ; 136  |        unsigned int m_uLength;
                            17523 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17524 ; 138  |};
                            17525 ; 139  |
                            17526 ; 140  |typedef struct {
                            17527 ; 141  |    WORD m_wLength;
                            17528 ; 142  |    WORD m_wMessage;
                            17529 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17530 ; 144  |} Message;
                            17531 ; 145  |
                            17532 ; 146  |struct MessageQueueDescriptor
                            17533 ; 147  |{
                            17534 ; 148  |        int *m_pBase;
                            17535 ; 149  |        int m_iModulo;
                            17536 ; 150  |        int m_iSize;
                            17537 ; 151  |        int *m_pHead;
                            17538 ; 152  |        int *m_pTail;
                            17539 ; 153  |};
                            17540 ; 154  |
                            17541 ; 155  |struct ModuleEntry
                            17542 ; 156  |{
                            17543 ; 157  |    int m_iSignaledEventMask;
                            17544 ; 158  |    int m_iWaitEventMask;
                            17545 ; 159  |    int m_iResourceOfCode;
                            17546 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17547 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            17548 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17549 ; 163  |    int m_uTimeOutHigh;
                            17550 ; 164  |    int m_uTimeOutLow;
                            17551 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17552 ; 166  |};
                            17553 ; 167  |
                            17554 ; 168  |union WaitMask{
                            17555 ; 169  |    struct B{
                            17556 ; 170  |        unsigned int m_bNone     :1;
                            17557 ; 171  |        unsigned int m_bMessage  :1;
                            17558 ; 172  |        unsigned int m_bTimer    :1;
                            17559 ; 173  |        unsigned int m_bButton   :1;
                            17560 ; 174  |    } B;
                            17561 ; 175  |    int I;
                            17562 ; 176  |} ;
                            17563 ; 177  |
                            17564 ; 178  |
                            17565 ; 179  |struct Button {
                            17566 ; 180  |        WORD wButtonEvent;
                            17567 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17568 ; 182  |};
                            17569 ; 183  |
                            17570 ; 184  |struct Message {
                            17571 ; 185  |        WORD wMsgLength;
                            17572 ; 186  |        WORD wMsgCommand;
                            17573 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17574 ; 188  |};
                            17575 ; 189  |
                            17576 ; 190  |union EventTypes {
                            17577 ; 191  |        struct CMessage msg;
                            17578 ; 192  |        struct Button Button ;
                            17579 ; 193  |        struct Message Message;
                            17580 ; 194  |};
                            17581 ; 195  |
                            17582 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 294

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17583 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17584 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17585 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17586 ; 200  |
                            17587 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17588 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17589 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17590 ; 204  |
                            17591 ; 205  |#if DEBUG
                            17592 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17593 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17594 ; 208  |#else 
                            17595 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            17596 ; 210  |#define DebugBuildAssert(x)    
                            17597 ; 211  |#endif
                            17598 ; 212  |
                            17599 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17600 ; 214  |//  #pragma asm
                            17601 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17602 ; 216  |//  #pragma endasm
                            17603 ; 217  |
                            17604 ; 218  |
                            17605 ; 219  |#ifdef COLOR_262K
                            17606 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            17607 ; 221  |#elif defined(COLOR_65K)
                            17608 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            17609 ; 223  |#else
                            17610 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            17611 ; 225  |#endif
                            17612 ; 226  |    
                            17613 ; 227  |#endif // #ifndef _TYPES_H
                            17614 
                            17616 
                            17617 ; 29   |
                            17618 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17619 ; 31   |
                            17620 ; 32   |//   Trace Buffer STMP Registers 
                            17621 ; 33   |//   Last Updated 6.30.2003 D. Baker
                            17622 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17623 ; 35   |
                            17624 ; 36   |#define HW_TB_BASEADDR (0xF080)
                            17625 ; 37   |
                            17626 ; 38   |
                            17627 ; 39   |
                            17628 ; 40   |
                            17629 ; 41   |/////////////////////////////////////////////////////////////////////////////////
                            17630 ; 42   |
                            17631 ; 43   |//  Trace Buffer Configuration Register (HW_TB_CFG) Bit Definitions
                            17632 ; 44   |
                            17633 ; 45   |#define HW_TB_CFG_CLK_ENABLE_BITPOS (0)
                            17634 ; 46   |#define HW_TB_CFG_ENABLE_BITPOS (1)
                            17635 ; 47   |#define HW_TB_CFG_DONE_BITPOS (3)
                            17636 ; 48   |#define HW_TB_CFG_DMA_ASEL_BITPOS (4)
                            17637 ; 49   |#define HW_TB_CFG_TRIG_EVENT_BITPOS (6)
                            17638 ; 50   |
                            17639 ; 51   |#define HW_TB_CFG_CLK_ENABLE_WIDTH (1)
                            17640 ; 52   |#define HW_TB_CFG_ENABLE_WIDTH (1)
                            17641 ; 53   |#define HW_TB_CFG_RSVD1_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 295

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17642 ; 54   |#define HW_TB_CFG_DONE_WIDTH (1)
                            17643 ; 55   |#define HW_TB_CFG_DMA_ASEL_WIDTH (2)
                            17644 ; 56   |#define HW_TB_CFG_TRIG_EVENT_WIDTH (1)
                            17645 ; 57   |#define HW_TB_CFG_RSVD2_WIDTH (17)
                            17646 ; 58   |
                            17647 ; 59   |#define HW_TB_CFG_CLK_ENABLE_SETMASK (((1<<HW_TB_CFG_CLK_ENABLE_WIDTH)-1)<<HW_TB_CFG_CLK_E
                                  NABLE_BITPOS) 
                            17648 ; 60   |#define HW_TB_CFG_ENABLE_SETMASK (((1<<HW_TB_CFG_ENABLE_WIDTH)-1)<<HW_TB_CFG_ENABLE_BITPOS
                                  ) 
                            17649 ; 61   |#define HW_TB_CFG_DONE_SETMASK (((1<<HW_TB_CFG_DONE_WIDTH)-1)<<HW_TB_CFG_DONE_BITPOS) 
                            17650 ; 62   |#define HW_TB_CFG_DMA_ASEL_SETMASK (((1<<HW_TB_CFG_DMA_ASEL_WIDTH)-1)<<HW_TB_CFG_DMA_ASEL_
                                  BITPOS) 
                            17651 ; 63   |#define HW_TB_CFG_TRIG_EVENT_SETMASK (((1<<HW_TB_CFG_TRIG_EVENT_WIDTH)-1)<<HW_TB_CFG_TRIG_
                                  EVENT_BITPOS) 
                            17652 ; 64   |
                            17653 ; 65   |#define HW_TB_CFG_CLK_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_CLK_ENABLE_SETMASK)
                            17654 ; 66   |#define HW_TB_CFG_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_ENABLE_SETMASK)
                            17655 ; 67   |#define HW_TB_CFG_DONE_CLRMASK (~(WORD)HW_TB_CFG_DONE_SETMASK)
                            17656 ; 68   |#define HW_TB_CFG_DMA_ASEL_CLRMASK (~(WORD)HW_TB_CFG_DMA_ASEL_SETMASK)
                            17657 ; 69   |#define HW_TB_CFG_TRIG_EVENT_CLRMASK (~(WORD)HW_TB_CFG_TRIG_EVENT_SETMASK)
                            17658 ; 70   |
                            17659 ; 71   |typedef union               
                            17660 ; 72   |{
                            17661 ; 73   |    struct {
                            17662 ; 74   |         int CLK_ENABLE      : HW_TB_CFG_CLK_ENABLE_WIDTH;
                            17663 ; 75   |         int ENABLE          : HW_TB_CFG_ENABLE_WIDTH;
                            17664 ; 76   |        int rsvd1           : HW_TB_CFG_RSVD1_WIDTH;
                            17665 ; 77   |         int DONE            : HW_TB_CFG_DONE_WIDTH;
                            17666 ; 78   |         int DMA_ASEL        : HW_TB_CFG_DMA_ASEL_WIDTH;
                            17667 ; 79   |         int TRIG_EVENT      : HW_TB_CFG_TRIG_EVENT_WIDTH;
                            17668 ; 80   |        int rsvd2           : HW_TB_CFG_RSVD2_WIDTH;
                            17669 ; 81   |    } B;
                            17670 ; 82   |    int I;
                            17671 ; 83   |    unsigned int U;
                            17672 ; 84   |} tb_cfg_type;
                            17673 ; 85   |#define HW_TB_CFG      (*(volatile tb_cfg_type _X*) (HW_TB_BASEADDR+0))    /* Trace Buffer
                                   Configuration Register */
                            17674 ; 86   |
                            17675 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            17676 ; 88   |
                            17677 ; 89   |//  Trace Buffer Base Address Register (HW_TB_BAR) Bit Definitions
                            17678 ; 90   |
                            17679 ; 91   |#define HW_TB_BAR_ADDRESS_BITPOS (0)
                            17680 ; 92   |
                            17681 ; 93   |#define HW_TB_BAR_ADDRESS_WIDTH (16)        
                            17682 ; 94   |#define HW_TB_BAR_RSVD_WIDTH (8)
                            17683 ; 95   |
                            17684 ; 96   |#define HW_TB_BAR_ADDRESS_SETMASK (((1<<HW_TB_BAR_ADDRESS_WIDTH)-1)<<HW_TB_BAR_ADDRESS_BIT
                                  POS) 
                            17685 ; 97   |
                            17686 ; 98   |#define HW_TB_BAR_ADDRESS_CLRMASK (~(WORD)HW_TB_BAR_ADDRESS_SETMASK)
                            17687 ; 99   |
                            17688 ; 100  |typedef union               
                            17689 ; 101  |{
                            17690 ; 102  |    struct {
                            17691 ; 103  |         int ADDRESS      : HW_TB_BAR_ADDRESS_WIDTH;
                            17692 ; 104  |        int reserved     : HW_TB_BAR_RSVD_WIDTH;
                            17693 ; 105  |    } B;
                            17694 ; 106  |    int I;
                            17695 ; 107  |    unsigned int U;
                            17696 ; 108  |} tb_bar_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 296

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17697 ; 109  |#define HW_TB_BAR      (*(volatile tb_bar_type _X*) (HW_TB_BASEADDR+1))    /* Trace Buffer
                                   Base Address Register */
                            17698 ; 110  |
                            17699 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            17700 ; 112  |
                            17701 ; 113  |//  Trace Buffer Modulo Register (HW_TB_MOD) Bit Definitions
                            17702 ; 114  |
                            17703 ; 115  |#define HW_TB_MOD_MODULUS_BITPOS (0)
                            17704 ; 116  |
                            17705 ; 117  |#define HW_TB_MOD_MODULUS_WIDTH (14)        
                            17706 ; 118  |#define HW_TB_MOD_RSVD_WIDTH (10)
                            17707 ; 119  |
                            17708 ; 120  |#define HW_TB_MOD_MODULUS_SETMASK (((1<<HW_TB_MOD_MODULUS_WIDTH)-1)<<HW_TB_MOD_MODULUS_BIT
                                  POS) 
                            17709 ; 121  |
                            17710 ; 122  |#define HW_TB_MOD_MODULUS_CLRMASK (~(WORD)HW_TB_MOD_MODULUS_SETMASK)
                            17711 ; 123  |
                            17712 ; 124  |typedef union               
                            17713 ; 125  |{
                            17714 ; 126  |    struct {
                            17715 ; 127  |         int MODULUS      : HW_TB_MOD_MODULUS_WIDTH;
                            17716 ; 128  |        int reserved        : HW_TB_MOD_RSVD_WIDTH;
                            17717 ; 129  |    } B;
                            17718 ; 130  |    int I;
                            17719 ; 131  |    unsigned int U;
                            17720 ; 132  |} tb_mod_type;
                            17721 ; 133  |#define HW_TB_MOD      (*(volatile tb_mod_type _X*) (HW_TB_BASEADDR+2))    /* Trace Buffer
                                   Modulus Register */
                            17722 ; 134  |
                            17723 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            17724 ; 136  |
                            17725 ; 137  |//  Trace Buffer Current Index Register (HW_TB_CIR) Bit Definitions
                            17726 ; 138  |
                            17727 ; 139  |#define HW_TB_CIR_INDEX_BITPOS (0)
                            17728 ; 140  |
                            17729 ; 141  |#define HW_TB_CIR_INDEX_WIDTH (14)        
                            17730 ; 142  |#define HW_TB_CIR_RSVD_WIDTH (10)
                            17731 ; 143  |
                            17732 ; 144  |#define HW_TB_CIR_INDEX_SETMASK (((1<<HW_TB_CIR_INDEX_WIDTH)-1)<<HW_TB_CIR_INDEX_BITPOS) 
                            17733 ; 145  |
                            17734 ; 146  |#define HW_TB_CIR_INDEX_CLRMASK (~(WORD)HW_TB_CIR_INDEX_SETMASK)
                            17735 ; 147  |
                            17736 ; 148  |typedef union               
                            17737 ; 149  |{
                            17738 ; 150  |    struct {
                            17739 ; 151  |         int INDEX        : HW_TB_CIR_INDEX_WIDTH;
                            17740 ; 152  |        int reserved     : HW_TB_CIR_RSVD_WIDTH;
                            17741 ; 153  |    } B;
                            17742 ; 154  |    int I;
                            17743 ; 155  |    unsigned int U;
                            17744 ; 156  |} tb_cir_type;
                            17745 ; 157  |#define HW_TB_CIR      (*(volatile tb_cir_type _X*) (HW_TB_BASEADDR+3))    /* Trace Buffer
                                   Current Index Register */
                            17746 ; 158  |
                            17747 ; 159  |/////////////////////////////////////////////////////////////////////////////////
                            17748 ; 160  |
                            17749 ; 161  |//  Trace Buffer One Byte Code Register (HW_TB_OBC) Bit Definitions
                            17750 ; 162  |
                            17751 ; 163  |#define HW_TB_OBC_CODE_BITPOS (0)
                            17752 ; 164  |
                            17753 ; 165  |#define HW_TB_OBC_CODE_WIDTH (8)        
                            17754 ; 166  |#define HW_TB_OBC_RSVD_WIDTH (16)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 297

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17755 ; 167  |
                            17756 ; 168  |#define HW_TB_OBC_CODE_SETMASK (((1<<HW_TB_OBC_CODE_WIDTH)-1)<<HW_TB_OBC_CODE_BITPOS) 
                            17757 ; 169  |
                            17758 ; 170  |#define HW_TB_OBC_CODE_CLRMASK (~(WORD)HW_TB_OBC_CODE_SETMASK)
                            17759 ; 171  |
                            17760 ; 172  |typedef union               
                            17761 ; 173  |{
                            17762 ; 174  |    struct {
                            17763 ; 175  |         int CODE        : HW_TB_OBC_CODE_WIDTH;
                            17764 ; 176  |        int reserved    : HW_TB_OBC_RSVD_WIDTH;
                            17765 ; 177  |    } B;
                            17766 ; 178  |    int I;
                            17767 ; 179  |    unsigned int U;
                            17768 ; 180  |} tb_obc_type;
                            17769 ; 181  |#define HW_TB_OBC      (*(volatile tb_obc_type _X*) (HW_TB_BASEADDR+4))    /* Trace Buffer
                                   one byte code Register */
                            17770 ; 182  |
                            17771 ; 183  |/////////////////////////////////////////////////////////////////////////////////
                            17772 ; 184  |
                            17773 ; 185  |//  Trace Buffer Trigger Command Register (HW_TB_TCS) Bit Definitions
                            17774 ; 186  |
                            17775 ; 187  |#define HW_TB_TCS_TRG_STYLE_BITPOS (0)
                            17776 ; 188  |#define HW_TB_TCS_CAP_CLASS_BITPOS (1)
                            17777 ; 189  |#define HW_TB_TCS_TRG_CLASS_BITPOS (3)
                            17778 ; 190  |#define HW_TB_TCS_FREEZE_BITPOS (5)
                            17779 ; 191  |
                            17780 ; 192  |#define HW_TB_TCS_TRG_STYLE_WIDTH (1)        
                            17781 ; 193  |#define HW_TB_TCS_CAP_CLASS_WIDTH (2)        
                            17782 ; 194  |#define HW_TB_TCS_TRG_CLASS_WIDTH (2)        
                            17783 ; 195  |#define HW_TB_TCS_FREEZE_WIDTH (1)        
                            17784 ; 196  |#define HW_TB_TCS_RSVD_WIDTH (18)
                            17785 ; 197  |
                            17786 ; 198  |#define HW_TB_TCS_TRG_STYLE_SETMASK (((1<<HW_TB_TCS_TRG_STYLE_WIDTH)-1)<<HW_TB_TCS_TRG_STY
                                  LE_BITPOS) 
                            17787 ; 199  |#define HW_TB_TCS_CAP_CLASS_SETMASK (((1<<HW_TB_TCS_CAP_CLASS_WIDTH)-1)<<HW_TB_TCS_CAP_CLA
                                  SS_BITPOS) 
                            17788 ; 200  |#define HW_TB_TCS_TRG_CLASS_SETMASK (((1<<HW_TB_TCS_TRG_CLASS_WIDTH)-1)<<HW_TB_TCS_TRG_CLA
                                  SS_BITPOS) 
                            17789 ; 201  |#define HW_TB_TCS_FREEZE_SETMASK (((1<<HW_TB_TCS_FREEZE_WIDTH)-1)<<HW_TB_TCS_FREEZE_BITPOS
                                  ) 
                            17790 ; 202  |
                            17791 ; 203  |#define HW_TB_TCS_TRG_STYLE_CLRMASK (~(WORD)HW_TB_TCS_TRG_STYLE_SETMASK)
                            17792 ; 204  |#define HW_TB_TCS_CAP_CLASS_CLRMASK (~(WORD)HW_TB_TCS_CAP_CLASS_SETMASK)
                            17793 ; 205  |#define HW_TB_TCS_TRG_CLASS_CLRMASK (~(WORD)HW_TB_TCS_TRG_CLASS_SETMASK)
                            17794 ; 206  |#define HW_TB_TCS_FREEZE_CLRMASK (~(WORD)HW_TB_TCS_FREEZE_SETMASK)
                            17795 ; 207  |
                            17796 ; 208  |typedef union               
                            17797 ; 209  |{
                            17798 ; 210  |    struct {
                            17799 ; 211  |         int TRG_STYLE       : HW_TB_TCS_TRG_STYLE_WIDTH;
                            17800 ; 212  |         int CAP_CLASS       : HW_TB_TCS_CAP_CLASS_WIDTH;
                            17801 ; 213  |         int TRG_CLASS       : HW_TB_TCS_TRG_CLASS_WIDTH;
                            17802 ; 214  |         int FREEZE          : HW_TB_TCS_FREEZE_WIDTH;
                            17803 ; 215  |        int reserved        : HW_TB_TCS_RSVD_WIDTH;
                            17804 ; 216  |    } B;
                            17805 ; 217  |    int I;
                            17806 ; 218  |    unsigned int U;
                            17807 ; 219  |} tb_tcs_type;
                            17808 ; 220  |#define HW_TB_TCS      (*(volatile tb_tcs_type _X*) (HW_TB_BASEADDR+16))    /* Trace Buffe
                                  r Trigger Command Register */
                            17809 ; 221  |
                            17810 ; 222  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 298

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17811 ; 223  |
                            17812 ; 224  |//  Trace Buffer Trigger Value Register (HW_TB_TVR) Bit Definitions
                            17813 ; 225  |
                            17814 ; 226  |#define HW_TB_TVR_MATCH_ADDR_BITPOS (0)
                            17815 ; 227  |
                            17816 ; 228  |#define HW_TB_TVR_MATCH_ADDR_WIDTH (16)        
                            17817 ; 229  |#define HW_TB_TVR_RSVD_WIDTH (8)
                            17818 ; 230  |
                            17819 ; 231  |#define HW_TB_TVR_MATCH_ADDR_SETMASK (((1<<HW_TB_TVR_MATCH_ADDR_WIDTH)-1)<<HW_TB_TVR_MATCH
                                  _ADDR_BITPOS) 
                            17820 ; 232  |
                            17821 ; 233  |#define HW_TB_TVR_MATCH_ADDR_CLRMASK (~(WORD)HW_TB_TVR_MATCH_ADDR_SETMASK)
                            17822 ; 234  |
                            17823 ; 235  |typedef union               
                            17824 ; 236  |{
                            17825 ; 237  |    struct {
                            17826 ; 238  |         int MATCH_ADDR      : HW_TB_TVR_MATCH_ADDR_WIDTH;
                            17827 ; 239  |        int reserved        : HW_TB_TVR_RSVD_WIDTH;
                            17828 ; 240  |    } B;
                            17829 ; 241  |    int I;
                            17830 ; 242  |    unsigned int U;
                            17831 ; 243  |} tb_tvr_type;
                            17832 ; 244  |#define HW_TB_TVR      (*(volatile tb_tvr_type _X*) (HW_TB_BASEADDR+24))    /* Trace Buffe
                                  r Trigger Value Register */
                            17833 ; 245  |
                            17834 ; 246  |
                            17835 ; 247  |
                            17836 ; 248  |#endif
                            17837 ; 249  |
                            17838 ; 250  |
                            17839 ; 251  |
                            17840 ; 252  |
                            17841 ; 253  |
                            17842 ; 254  |
                            17843 ; 255  |
                            17844 ; 256  |
                            17845 ; 257  |
                            17846 ; 258  |
                            17847 ; 259  |
                            17848 ; 260  |
                            17849 ; 261  |
                            17850 ; 262  |
                            17851 ; 263  |
                            17852 ; 264  |
                            17853 ; 265  |
                            17854 
                            17856 
                            17857 ; 35   |#include "regstimer.h"
                            17858 
                            17860 
                            17861 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            17862 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            17863 ; 3    |// Filename: regstimer.inc
                            17864 ; 4    |// Description: Register definitions for  Timers interface
                            17865 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            17866 ; 6    |// The following naming conventions are followed in this file.
                            17867 ; 7    |// All registers are named using the format...
                            17868 ; 8    |//     HW_<module>_<regname>
                            17869 ; 9    |// where <module> is the module name which can be any of the following...
                            17870 ; 10   |//     USB20
                            17871 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            17872 ; 12   |// module name includes a number starting from 0 for the first instance of
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 299

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17873 ; 13   |// that module)
                            17874 ; 14   |// <regname> is the specific register within that module
                            17875 ; 15   |// We also define the following...
                            17876 ; 16   |//     HW_<module>_<regname>_BITPOS
                            17877 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            17878 ; 18   |//     HW_<module>_<regname>_SETMASK
                            17879 ; 19   |// which does something else, and
                            17880 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            17881 ; 21   |// which does something else.
                            17882 ; 22   |// Other rules
                            17883 ; 23   |//     All caps
                            17884 ; 24   |//     Numeric identifiers start at 0
                            17885 ; 25   |#if !(defined(regstimerinc))
                            17886 ; 26   |#define regstimerinc 1
                            17887 ; 27   |
                            17888 ; 28   |#include "types.h"
                            17889 
                            17891 
                            17892 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17893 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17894 ; 3    |//
                            17895 ; 4    |// Filename: types.h
                            17896 ; 5    |// Description: Standard data types
                            17897 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17898 ; 7    |
                            17899 ; 8    |#ifndef _TYPES_H
                            17900 ; 9    |#define _TYPES_H
                            17901 ; 10   |
                            17902 ; 11   |// TODO:  move this outta here!
                            17903 ; 12   |#if !defined(NOERROR)
                            17904 ; 13   |#define NOERROR 0
                            17905 ; 14   |#define SUCCESS 0
                            17906 ; 15   |#endif 
                            17907 ; 16   |#if !defined(SUCCESS)
                            17908 ; 17   |#define SUCCESS  0
                            17909 ; 18   |#endif
                            17910 ; 19   |#if !defined(ERROR)
                            17911 ; 20   |#define ERROR   -1
                            17912 ; 21   |#endif
                            17913 ; 22   |#if !defined(FALSE)
                            17914 ; 23   |#define FALSE 0
                            17915 ; 24   |#endif
                            17916 ; 25   |#if !defined(TRUE)
                            17917 ; 26   |#define TRUE  1
                            17918 ; 27   |#endif
                            17919 ; 28   |
                            17920 ; 29   |#if !defined(NULL)
                            17921 ; 30   |#define NULL 0
                            17922 ; 31   |#endif
                            17923 ; 32   |
                            17924 ; 33   |#define MAX_INT     0x7FFFFF
                            17925 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17926 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17927 ; 36   |#define MAX_ULONG   (-1) 
                            17928 ; 37   |
                            17929 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17930 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17931 ; 40   |
                            17932 ; 41   |
                            17933 ; 42   |#define BYTE    unsigned char       // btVarName
                            17934 ; 43   |#define CHAR    signed char         // cVarName
                            17935 ; 44   |#define USHORT  unsigned short      // usVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 300

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17936 ; 45   |#define SHORT   unsigned short      // sVarName
                            17937 ; 46   |#define WORD    unsigned int        // wVarName
                            17938 ; 47   |#define INT     signed int          // iVarName
                            17939 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17940 ; 49   |#define LONG    signed long         // lVarName
                            17941 ; 50   |#define BOOL    unsigned int        // bVarName
                            17942 ; 51   |#define FRACT   _fract              // frVarName
                            17943 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17944 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17945 ; 54   |#define FLOAT   float               // fVarName
                            17946 ; 55   |#define DBL     double              // dVarName
                            17947 ; 56   |#define ENUM    enum                // eVarName
                            17948 ; 57   |#define CMX     _complex            // cmxVarName
                            17949 ; 58   |typedef WORD UCS3;                   // 
                            17950 ; 59   |
                            17951 ; 60   |#define UINT16  unsigned short
                            17952 ; 61   |#define UINT8   unsigned char   
                            17953 ; 62   |#define UINT32  unsigned long
                            17954 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17955 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17956 ; 65   |#define WCHAR   UINT16
                            17957 ; 66   |
                            17958 ; 67   |//UINT128 is 16 bytes or 6 words
                            17959 ; 68   |typedef struct UINT128_3500 {   
                            17960 ; 69   |    int val[6];     
                            17961 ; 70   |} UINT128_3500;
                            17962 ; 71   |
                            17963 ; 72   |#define UINT128   UINT128_3500
                            17964 ; 73   |
                            17965 ; 74   |// Little endian word packed byte strings:   
                            17966 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17967 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17968 ; 77   |// Little endian word packed byte strings:   
                            17969 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17970 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17971 ; 80   |
                            17972 ; 81   |// Declare Memory Spaces To Use When Coding
                            17973 ; 82   |// A. Sector Buffers
                            17974 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17975 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17976 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17977 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17978 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17979 ; 88   |// B. Media DDI Memory
                            17980 ; 89   |#define MEDIA_DDI_MEM _Y
                            17981 ; 90   |
                            17982 ; 91   |
                            17983 ; 92   |
                            17984 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17985 ; 94   |// Examples of circular pointers:
                            17986 ; 95   |//    INT CIRC cpiVarName
                            17987 ; 96   |//    DWORD CIRC cpdwVarName
                            17988 ; 97   |
                            17989 ; 98   |#define RETCODE INT                 // rcVarName
                            17990 ; 99   |
                            17991 ; 100  |// generic bitfield structure
                            17992 ; 101  |struct Bitfield {
                            17993 ; 102  |    unsigned int B0  :1;
                            17994 ; 103  |    unsigned int B1  :1;
                            17995 ; 104  |    unsigned int B2  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 301

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17996 ; 105  |    unsigned int B3  :1;
                            17997 ; 106  |    unsigned int B4  :1;
                            17998 ; 107  |    unsigned int B5  :1;
                            17999 ; 108  |    unsigned int B6  :1;
                            18000 ; 109  |    unsigned int B7  :1;
                            18001 ; 110  |    unsigned int B8  :1;
                            18002 ; 111  |    unsigned int B9  :1;
                            18003 ; 112  |    unsigned int B10 :1;
                            18004 ; 113  |    unsigned int B11 :1;
                            18005 ; 114  |    unsigned int B12 :1;
                            18006 ; 115  |    unsigned int B13 :1;
                            18007 ; 116  |    unsigned int B14 :1;
                            18008 ; 117  |    unsigned int B15 :1;
                            18009 ; 118  |    unsigned int B16 :1;
                            18010 ; 119  |    unsigned int B17 :1;
                            18011 ; 120  |    unsigned int B18 :1;
                            18012 ; 121  |    unsigned int B19 :1;
                            18013 ; 122  |    unsigned int B20 :1;
                            18014 ; 123  |    unsigned int B21 :1;
                            18015 ; 124  |    unsigned int B22 :1;
                            18016 ; 125  |    unsigned int B23 :1;
                            18017 ; 126  |};
                            18018 ; 127  |
                            18019 ; 128  |union BitInt {
                            18020 ; 129  |        struct Bitfield B;
                            18021 ; 130  |        int        I;
                            18022 ; 131  |};
                            18023 ; 132  |
                            18024 ; 133  |#define MAX_MSG_LENGTH 10
                            18025 ; 134  |struct CMessage
                            18026 ; 135  |{
                            18027 ; 136  |        unsigned int m_uLength;
                            18028 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            18029 ; 138  |};
                            18030 ; 139  |
                            18031 ; 140  |typedef struct {
                            18032 ; 141  |    WORD m_wLength;
                            18033 ; 142  |    WORD m_wMessage;
                            18034 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            18035 ; 144  |} Message;
                            18036 ; 145  |
                            18037 ; 146  |struct MessageQueueDescriptor
                            18038 ; 147  |{
                            18039 ; 148  |        int *m_pBase;
                            18040 ; 149  |        int m_iModulo;
                            18041 ; 150  |        int m_iSize;
                            18042 ; 151  |        int *m_pHead;
                            18043 ; 152  |        int *m_pTail;
                            18044 ; 153  |};
                            18045 ; 154  |
                            18046 ; 155  |struct ModuleEntry
                            18047 ; 156  |{
                            18048 ; 157  |    int m_iSignaledEventMask;
                            18049 ; 158  |    int m_iWaitEventMask;
                            18050 ; 159  |    int m_iResourceOfCode;
                            18051 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            18052 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            18053 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            18054 ; 163  |    int m_uTimeOutHigh;
                            18055 ; 164  |    int m_uTimeOutLow;
                            18056 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 302

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18057 ; 166  |};
                            18058 ; 167  |
                            18059 ; 168  |union WaitMask{
                            18060 ; 169  |    struct B{
                            18061 ; 170  |        unsigned int m_bNone     :1;
                            18062 ; 171  |        unsigned int m_bMessage  :1;
                            18063 ; 172  |        unsigned int m_bTimer    :1;
                            18064 ; 173  |        unsigned int m_bButton   :1;
                            18065 ; 174  |    } B;
                            18066 ; 175  |    int I;
                            18067 ; 176  |} ;
                            18068 ; 177  |
                            18069 ; 178  |
                            18070 ; 179  |struct Button {
                            18071 ; 180  |        WORD wButtonEvent;
                            18072 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            18073 ; 182  |};
                            18074 ; 183  |
                            18075 ; 184  |struct Message {
                            18076 ; 185  |        WORD wMsgLength;
                            18077 ; 186  |        WORD wMsgCommand;
                            18078 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            18079 ; 188  |};
                            18080 ; 189  |
                            18081 ; 190  |union EventTypes {
                            18082 ; 191  |        struct CMessage msg;
                            18083 ; 192  |        struct Button Button ;
                            18084 ; 193  |        struct Message Message;
                            18085 ; 194  |};
                            18086 ; 195  |
                            18087 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            18088 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            18089 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            18090 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            18091 ; 200  |
                            18092 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            18093 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            18094 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            18095 ; 204  |
                            18096 ; 205  |#if DEBUG
                            18097 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            18098 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            18099 ; 208  |#else 
                            18100 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            18101 ; 210  |#define DebugBuildAssert(x)    
                            18102 ; 211  |#endif
                            18103 ; 212  |
                            18104 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            18105 ; 214  |//  #pragma asm
                            18106 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            18107 ; 216  |//  #pragma endasm
                            18108 ; 217  |
                            18109 ; 218  |
                            18110 ; 219  |#ifdef COLOR_262K
                            18111 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            18112 ; 221  |#elif defined(COLOR_65K)
                            18113 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            18114 ; 223  |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 303

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18115 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            18116 ; 225  |#endif
                            18117 ; 226  |    
                            18118 ; 227  |#endif // #ifndef _TYPES_H
                            18119 
                            18121 
                            18122 ; 29   |
                            18123 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18124 ; 31   |//   TIMER STMP Registers 
                            18125 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18126 ; 33   |#define HW_TMR_BASEADDR (0xF100)
                            18127 ; 34   |
                            18128 ; 35   |#define HW_TMR0_BASEADDR HW_TMR_BASEADDR
                            18129 ; 36   |#define HW_TMR1_BASEADDR HW_TMR_BASEADDR+0x40
                            18130 ; 37   |#define HW_TMR2_BASEADDR HW_TMR_BASEADDR+0x80
                            18131 ; 38   |#define HW_TMR3_BASEADDR HW_TMR_BASEADDR+0xC0
                            18132 ; 39   |
                            18133 ; 40   |#define HW_TIMER_NUMBER_0 0
                            18134 ; 41   |#define HW_TIMER_NUMBER_1 1
                            18135 ; 42   |#define HW_TIMER_NUMBER_2 2
                            18136 ; 43   |#define HW_TIMER_NUMBER_3 3
                            18137 ; 44   |
                            18138 ; 45   |#define HW_TMRCSR 0
                            18139 ; 46   |#define HW_TMRCNTR 1
                            18140 ; 47   |
                            18141 ; 48   |
                            18142 ; 49   |/////////////////////////////////////////////////////////////////////////////////
                            18143 ; 50   |//  TIMER CSR (HW_TMR0CSR) Bit Definitions
                            18144 ; 51   |#define HW_TMR0CSR_TIMER_ENABLE_BITPOS (0)
                            18145 ; 52   |#define HW_TMR0CSR_TIMER_INT_EN_BITPOS (1)
                            18146 ; 53   |#define HW_TMR0CSR_INVERT_BITPOS (2)
                            18147 ; 54   |#define HW_TMR0CSR_TIMER_CONTROL_BITPOS (3)
                            18148 ; 55   |#define HW_TMR0CSR_TIMER_STATUS_BITPOS (7)
                            18149 ; 56   |#define HW_TMR0CSR_TIMER_MODE_BITPOS (8)
                            18150 ; 57   |#define HW_TMR0CSR_CLKGT_BITPOS (23)
                            18151 ; 58   |
                            18152 ; 59   |#define HW_TMR0CSR_TIMER_ENABLE_WIDTH (1)
                            18153 ; 60   |#define HW_TMR0CSR_TIMER_INT_EN_WIDTH (1)
                            18154 ; 61   |#define HW_TMR0CSR_INVERT_WIDTH (1)
                            18155 ; 62   |#define HW_TMR0CSR_TIMER_CONTROL_WIDTH (3)
                            18156 ; 63   |#define HW_TMR0CSR_TIMER_STATUS_WIDTH (1)
                            18157 ; 64   |#define HW_TMR0CSR_TIMER_MODE_WIDTH (2)
                            18158 ; 65   |#define HW_TMR0CSR_CLKGT_WIDTH (1)
                            18159 ; 66   |
                            18160 ; 67   |#define HW_TMR0CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR0CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_ENABLE_BITPOS)
                            18161 ; 68   |#define HW_TMR0CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR0CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_INT_EN_BITPOS)
                            18162 ; 69   |#define HW_TMR0CSR_INVERT_SETMASK (((1<<HW_TMR0CSR_INVERT_WIDTH)-1)<<HW_TMR0CSR_INVERT_BIT
                                  POS)
                            18163 ; 70   |#define HW_TMR0CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR0CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR0
                                  CSR_TIMER_CONTROL_BITPOS)
                            18164 ; 71   |#define HW_TMR0CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR0CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_STATUS_BITPOS)
                            18165 ; 72   |#define HW_TMR0CSR_TIMER_MODE_SETMASK (((1<<HW_TMR0CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR0CSR_TI
                                  MER_MODE_BITPOS)
                            18166 ; 73   |#define HW_TMR0CSR_CLKGT_SETMASK (((1<<HW_TMR0CSR_CLKGT_WIDTH)-1)<<HW_TMR0CSR_CLKGT_BITPOS
                                  )
                            18167 ; 74   |
                            18168 ; 75   |#define HW_TMR0CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_ENABLE_SETMASK)
                            18169 ; 76   |#define HW_TMR0CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_INT_EN_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 304

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18170 ; 77   |#define HW_TMR0CSR_INVERT_CLRMASK (~(WORD)HW_TMR0CSR_INVERT_SETMASK)
                            18171 ; 78   |#define HW_TMR0CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_CONTROL_SETMASK)
                            18172 ; 79   |#define HW_TMR0CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_STATUS_SETMASK)
                            18173 ; 80   |#define HW_TMR0CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_MODE_SETMASK)
                            18174 ; 81   |#define HW_TMR0CSR_CLKGT_CLRMASK (~(WORD)HW_TMR0CSR_CLKGT_SETMASK)
                            18175 ; 82   |
                            18176 ; 83   |/////////////////////////////////////////////////////////////////////////////////
                            18177 ; 84   |//  TIMER CSR (HW_TMR1CSR) Bit Definitions
                            18178 ; 85   |#define HW_TMR1CSR_TIMER_ENABLE_BITPOS (0)
                            18179 ; 86   |#define HW_TMR1CSR_TIMER_INT_EN_BITPOS (1)
                            18180 ; 87   |#define HW_TMR1CSR_INVERT_BITPOS (2)
                            18181 ; 88   |#define HW_TMR1CSR_TIMER_CONTROL_BITPOS (3)
                            18182 ; 89   |#define HW_TMR1CSR_TIMER_STATUS_BITPOS (7)
                            18183 ; 90   |#define HW_TMR1CSR_TIMER_MODE_BITPOS (8)
                            18184 ; 91   |#define HW_TMR1CSR_CLKGT_BITPOS (23)
                            18185 ; 92   |
                            18186 ; 93   |#define HW_TMR1CSR_TIMER_ENABLE_WIDTH (1)
                            18187 ; 94   |#define HW_TMR1CSR_TIMER_INT_EN_WIDTH (1)
                            18188 ; 95   |#define HW_TMR1CSR_INVERT_WIDTH (1)
                            18189 ; 96   |#define HW_TMR1CSR_TIMER_CONTROL_WIDTH (3)
                            18190 ; 97   |#define HW_TMR1CSR_TIMER_STATUS_WIDTH (1)
                            18191 ; 98   |#define HW_TMR1CSR_TIMER_MODE_WIDTH (2)
                            18192 ; 99   |#define HW_TMR1CSR_CLKGT_WIDTH (1)
                            18193 ; 100  |
                            18194 ; 101  |#define HW_TMR1CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR1CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_ENABLE_BITPOS)
                            18195 ; 102  |#define HW_TMR1CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR1CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_INT_EN_BITPOS)
                            18196 ; 103  |#define HW_TMR1CSR_INVERT_SETMASK (((1<<HW_TMR1CSR_INVERT_WIDTH)-1)<<HW_TMR1CSR_INVERT_BIT
                                  POS)
                            18197 ; 104  |#define HW_TMR1CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR1CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR1
                                  CSR_TIMER_CONTROL_BITPOS)
                            18198 ; 105  |#define HW_TMR1CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR1CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_STATUS_BITPOS)
                            18199 ; 106  |#define HW_TMR1CSR_TIMER_MODE_SETMASK (((1<<HW_TMR1CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR1CSR_TI
                                  MER_MODE_BITPOS)
                            18200 ; 107  |#define HW_TMR1CSR_CLKGT_SETMASK (((1<<HW_TMR1CSR_CLKGT_WIDTH)-1)<<HW_TMR1CSR_CLKGT_BITPOS
                                  )
                            18201 ; 108  |
                            18202 ; 109  |#define HW_TMR1CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_ENABLE_SETMASK)
                            18203 ; 110  |#define HW_TMR1CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_INT_EN_SETMASK)
                            18204 ; 111  |#define HW_TMR1CSR_INVERT_CLRMASK (~(WORD)HW_TMR1CSR_INVERT_SETMASK)
                            18205 ; 112  |#define HW_TMR1CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_CONTROL_SETMASK)
                            18206 ; 113  |#define HW_TMR1CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_STATUS_SETMASK)
                            18207 ; 114  |#define HW_TMR1CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_MODE_SETMASK)
                            18208 ; 115  |#define HW_TMR1CSR_CLKGT_CLRMASK (~(WORD)HW_TMR1CSR_CLKGT_SETMASK)
                            18209 ; 116  |
                            18210 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            18211 ; 118  |//  TIMER CSR (HW_TMR2CSR) Bit Definitions
                            18212 ; 119  |#define HW_TMR2CSR_TIMER_ENABLE_BITPOS (0)
                            18213 ; 120  |#define HW_TMR2CSR_TIMER_INT_EN_BITPOS (1)
                            18214 ; 121  |#define HW_TMR2CSR_INVERT_BITPOS (2)
                            18215 ; 122  |#define HW_TMR2CSR_TIMER_CONTROL_BITPOS (3)
                            18216 ; 123  |#define HW_TMR2CSR_TIMER_STATUS_BITPOS (7)
                            18217 ; 124  |#define HW_TMR2CSR_TIMER_MODE_BITPOS (8)
                            18218 ; 125  |#define HW_TMR2CSR_CLKGT_BITPOS (23)
                            18219 ; 126  |
                            18220 ; 127  |#define HW_TMR2CSR_TIMER_ENABLE_WIDTH (1)
                            18221 ; 128  |#define HW_TMR2CSR_TIMER_INT_EN_WIDTH (1)
                            18222 ; 129  |#define HW_TMR2CSR_INVERT_WIDTH (1)
                            18223 ; 130  |#define HW_TMR2CSR_TIMER_CONTROL_WIDTH (3)
                            18224 ; 131  |#define HW_TMR2CSR_TIMER_STATUS_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 305

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18225 ; 132  |#define HW_TMR2CSR_TIMER_MODE_WIDTH (2)
                            18226 ; 133  |#define HW_TMR2CSR_CLKGT_WIDTH (1)
                            18227 ; 134  |
                            18228 ; 135  |#define HW_TMR2CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR2CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_ENABLE_BITPOS)
                            18229 ; 136  |#define HW_TMR2CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR2CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_INT_EN_BITPOS)
                            18230 ; 137  |#define HW_TMR2CSR_INVERT_SETMASK (((1<<HW_TMR2CSR_INVERT_WIDTH)-1)<<HW_TMR2CSR_INVERT_BIT
                                  POS)
                            18231 ; 138  |#define HW_TMR2CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR2CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR2
                                  CSR_TIMER_CONTROL_BITPOS)
                            18232 ; 139  |#define HW_TMR2CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR2CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_STATUS_BITPOS)
                            18233 ; 140  |#define HW_TMR2CSR_TIMER_MODE_SETMASK (((1<<HW_TMR2CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR2CSR_TI
                                  MER_MODE_BITPOS)
                            18234 ; 141  |#define HW_TMR2CSR_CLKGT_SETMASK (((1<<HW_TMR2CSR_CLKGT_WIDTH)-1)<<HW_TMR2CSR_CLKGT_BITPOS
                                  )
                            18235 ; 142  |
                            18236 ; 143  |#define HW_TMR2CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_ENABLE_SETMASK)
                            18237 ; 144  |#define HW_TMR2CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_INT_EN_SETMASK)
                            18238 ; 145  |#define HW_TMR2CSR_INVERT_CLRMASK (~(WORD)HW_TMR2CSR_INVERT_SETMASK)
                            18239 ; 146  |#define HW_TMR2CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_CONTROL_SETMASK)
                            18240 ; 147  |#define HW_TMR2CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_STATUS_SETMASK)
                            18241 ; 148  |#define HW_TMR2CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_MODE_SETMASK)
                            18242 ; 149  |#define HW_TMR2CSR_CLKGT_CLRMASK (~(WORD)HW_TMR2CSR_CLKGT_SETMASK)
                            18243 ; 150  |
                            18244 ; 151  |/////////////////////////////////////////////////////////////////////////////////
                            18245 ; 152  |//  TIMER CSR (HW_TMR3CSR) Bit Definitions
                            18246 ; 153  |#define HW_TMR3CSR_TIMER_ENABLE_BITPOS (0)
                            18247 ; 154  |#define HW_TMR3CSR_TIMER_INT_EN_BITPOS (1)
                            18248 ; 155  |#define HW_TMR3CSR_INVERT_BITPOS (2)
                            18249 ; 156  |#define HW_TMR3CSR_TIMER_CONTROL_BITPOS (3)
                            18250 ; 157  |#define HW_TMR3CSR_TIMER_STATUS_BITPOS (7)
                            18251 ; 158  |#define HW_TMR3CSR_TIMER_MODE_BITPOS (8)
                            18252 ; 159  |#define HW_TMR3CSR_CLKGT_BITPOS (23)
                            18253 ; 160  |
                            18254 ; 161  |#define HW_TMR3CSR_TIMER_ENABLE_WIDTH (1)
                            18255 ; 162  |#define HW_TMR3CSR_TIMER_INT_EN_WIDTH (1)
                            18256 ; 163  |#define HW_TMR3CSR_INVERT_WIDTH (1)
                            18257 ; 164  |#define HW_TMR3CSR_TIMER_CONTROL_WIDTH (3)
                            18258 ; 165  |#define HW_TMR3CSR_TIMER_STATUS_WIDTH (1)
                            18259 ; 166  |#define HW_TMR3CSR_TIMER_MODE_WIDTH (2)
                            18260 ; 167  |#define HW_TMR3CSR_CLKGT_WIDTH (1)
                            18261 ; 168  |
                            18262 ; 169  |#define HW_TMR3CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR3CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_ENABLE_BITPOS)
                            18263 ; 170  |#define HW_TMR3CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR3CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_INT_EN_BITPOS)
                            18264 ; 171  |#define HW_TMR3CSR_INVERT_SETMASK (((1<<HW_TMR3CSR_INVERT_WIDTH)-1)<<HW_TMR3CSR_INVERT_BIT
                                  POS)
                            18265 ; 172  |#define HW_TMR3CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR3CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR3
                                  CSR_TIMER_CONTROL_BITPOS)
                            18266 ; 173  |#define HW_TMR3CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR3CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_STATUS_BITPOS)
                            18267 ; 174  |#define HW_TMR3CSR_TIMER_MODE_SETMASK (((1<<HW_TMR3CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR3CSR_TI
                                  MER_MODE_BITPOS)
                            18268 ; 175  |#define HW_TMR3CSR_CLKGT_SETMASK (((1<<HW_TMR3CSR_CLKGT_WIDTH)-1)<<HW_TMR3CSR_CLKGT_BITPOS
                                  )
                            18269 ; 176  |
                            18270 ; 177  |#define HW_TMR3CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_ENABLE_SETMASK)
                            18271 ; 178  |#define HW_TMR3CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_INT_EN_SETMASK)
                            18272 ; 179  |#define HW_TMR3CSR_INVERT_CLRMASK (~(WORD)HW_TMR3CSR_INVERT_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 306

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18273 ; 180  |#define HW_TMR3CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_CONTROL_SETMASK)
                            18274 ; 181  |#define HW_TMR3CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_STATUS_SETMASK)
                            18275 ; 182  |#define HW_TMR3CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_MODE_SETMASK)
                            18276 ; 183  |#define HW_TMR3CSR_CLKGT_CLRMASK (~(WORD)HW_TMR3CSR_CLKGT_SETMASK)
                            18277 ; 184  |
                            18278 ; 185  |typedef union               
                            18279 ; 186  |{
                            18280 ; 187  |    struct {
                            18281 ; 188  |       int TIMER_ENABLE              :1;
                            18282 ; 189  |       int TIMER_INT_EN              :1;
                            18283 ; 190  |       int INVERT                    :1;
                            18284 ; 191  |       int TIMER_CONTROL             :3;
                            18285 ; 192  |       int RSVD0                     :1;
                            18286 ; 193  |       int TIMER_STATUS              :1;
                            18287 ; 194  |       int TIMER_MODE                :2;
                            18288 ; 195  |       int RSVD1                     :13;
                            18289 ; 196  |       int CLKGT                     :1;
                            18290 ; 197  |    } B;
                            18291 ; 198  |    int I;
                            18292 ; 199  |} timercsr_type;
                            18293 ; 200  |#define HW_TMR0CSR        (*(volatile timercsr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCSR))  /*
                                   Timer0 Control Status Register */
                            18294 ; 201  |#define HW_TMR1CSR        (*(volatile timercsr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCSR))  /*
                                   Timer1 Control Status Register */
                            18295 ; 202  |#define HW_TMR2CSR        (*(volatile timercsr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCSR))  /*
                                   Timer2 Control Status Register */
                            18296 ; 203  |#define HW_TMR3CSR        (*(volatile timercsr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCSR))  /*
                                   Timer3 Control Status Register */
                            18297 ; 204  |
                            18298 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            18299 ; 206  |//  TIMER CNTR register (HW_TMR0CNTR) Bit Definitions
                            18300 ; 207  |#define HW_TMR0CNTR_COUNT_BITPOS 0
                            18301 ; 208  |#define HW_TMR0CNTR_COUNT_WIDTH 24
                            18302 ; 209  |#define HW_TMR0CNTR_COUNT_SETMASK (((1<<HW_TMR0CNTR_COUNT_WIDTH)-1)<<HW_TMR0CNTR_COUNT_BIT
                                  POS)
                            18303 ; 210  |#define HW_TMR0CNTR_COUNT_CLRMASK (~(WORD)HW_TMR0CNTR_COUNT_SETMASK)
                            18304 ; 211  |
                            18305 ; 212  |/////////////////////////////////////////////////////////////////////////////////
                            18306 ; 213  |//  TIMER CNTR register (HW_TMR1CNTR) Bit Definitions
                            18307 ; 214  |#define HW_TMR1CNTR_COUNT_BITPOS 0
                            18308 ; 215  |#define HW_TMR1CNTR_COUNT_WIDTH 24
                            18309 ; 216  |#define HW_TMR1CNTR_COUNT_SETMASK (((1<<HW_TMR1CNTR_COUNT_WIDTH)-1)<<HW_TMR1CNTR_COUNT_BIT
                                  POS)
                            18310 ; 217  |#define HW_TMR1CNTR_COUNT_CLRMASK (~(WORD)HW_TMR1CNTR_COUNT_SETMASK)
                            18311 ; 218  |
                            18312 ; 219  |/////////////////////////////////////////////////////////////////////////////////
                            18313 ; 220  |//  TIMER CNTR register (HW_TMR2CNTR) Bit Definitions
                            18314 ; 221  |#define HW_TMR2CNTR_COUNT_BITPOS 0
                            18315 ; 222  |#define HW_TMR2CNTR_COUNT_WIDTH 24
                            18316 ; 223  |#define HW_TMR2CNTR_COUNT_SETMASK (((1<<HW_TMR2CNTR_COUNT_WIDTH)-1)<<HW_TMR2CNTR_COUNT_BIT
                                  POS)
                            18317 ; 224  |#define HW_TMR2CNTR_COUNT_CLRMASK (~(WORD)HW_TMR2CNTR_COUNT_SETMASK)
                            18318 ; 225  |
                            18319 ; 226  |typedef union               
                            18320 ; 227  |{
                            18321 ; 228  |    struct {
                            18322 ; 229  |       int COUNT                    :24;
                            18323 ; 230  |    } B;
                            18324 ; 231  |    int I;
                            18325 ; 232  |} tmrcntr_type;
                            18326 ; 233  |#define HW_TMR0CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCNTR))  /
                                  * Timer0 Count Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 307

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18327 ; 234  |#define HW_TMR1CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCNTR))  /
                                  * Timer1 Count Register */
                            18328 ; 235  |#define HW_TMR2CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCNTR))  /
                                  * Timer2 Count Register */
                            18329 ; 236  |#define HW_TMR3CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCNTR))  /
                                  * Timer3 Count Register */
                            18330 ; 237  |
                            18331 ; 238  |
                            18332 ; 239  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            18333 ; 240  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            18334 ; 241  |// to update the actual files. Only the defines needed to build SDK2.400 were added.   
                            18335 ; 242  |#define HW_TIMER_BASEADDR 0xF100
                            18336 ; 243  |
                            18337 ; 244  |#define HW_TIMER0_BASEADDR HW_TIMER_BASEADDR
                            18338 ; 245  |#define HW_TIMER1_BASEADDR HW_TIMER0_BASEADDR+0x40
                            18339 ; 246  |#define HW_TIMER2_BASEADDR HW_TIMER1_BASEADDR+0x40
                            18340 ; 247  |#define HW_TIMER3_BASEADDR HW_TIMER2_BASEADDR+0x40
                            18341 ; 248  |
                            18342 ; 249  |#define HW_TMR0CR HW_TMR0_BASEADDR
                            18343 ; 250  |#define HW_TMR1CR HW_TMR1_BASEADDR
                            18344 ; 251  |#define HW_TMR2CR HW_TMR2_BASEADDR
                            18345 ; 252  |#define HW_TMR3CR HW_TIMER3_BASEADDR
                            18346 ; 253  |
                            18347 ; 254  |// Timer enable
                            18348 ; 255  |#define HW_TMRCR_TE_BITPOS 0   
                            18349 ; 256  |// Timer clock gating control
                            18350 ; 257  |#define HW_TMR3CR_CG_BITPOS 23  
                            18351 ; 258  |#define HW_TMR3CR_CG_SETMASK 1<<HW_TMR3CR_CG_BITPOS
                            18352 ; 259  |#define HW_TMR3CR_CG_CLRMASK ~(WORD)HW_TMR3CR_CG_SETMASK
                            18353 ; 260  |#endif
                            18354 ; 261  |
                            18355 ; 262  |
                            18356 ; 263  |
                            18357 ; 264  |
                            18358 
                            18360 
                            18361 ; 36   |#include "regsusb20.h"
                            18362 
                            18364 
                            18365 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18366 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            18367 ; 3    |//;  File        : regsusb20ip.inc
                            18368 ; 4    |//;  Description : USB20 IP Register definition
                            18369 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18370 ; 6    |
                            18371 ; 7    |// The following naming conventions are followed in this file.
                            18372 ; 8    |// All registers are named using the format...
                            18373 ; 9    |//     HW_<module>_<regname>
                            18374 ; 10   |// where <module> is the module name which can be any of the following...
                            18375 ; 11   |//     USB20
                            18376 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            18377 ; 13   |// module name includes a number starting from 0 for the first instance of
                            18378 ; 14   |// that module)
                            18379 ; 15   |// <regname> is the specific register within that module
                            18380 ; 16   |// We also define the following...
                            18381 ; 17   |//     HW_<module>_<regname>_BITPOS
                            18382 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            18383 ; 19   |//     HW_<module>_<regname>_SETMASK
                            18384 ; 20   |// which does something else, and
                            18385 ; 21   |//     HW_<module>_<regname>_CLRMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 308

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18386 ; 22   |// which does something else.
                            18387 ; 23   |// Other rules
                            18388 ; 24   |//     All caps
                            18389 ; 25   |//     Numeric identifiers start at 0
                            18390 ; 26   |
                            18391 ; 27   |#if !(defined(regsusb20inc))
                            18392 ; 28   |#define regsusb20inc 1
                            18393 ; 29   |
                            18394 ; 30   |#include "types.h"
                            18395 
                            18397 
                            18398 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            18399 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            18400 ; 3    |//
                            18401 ; 4    |// Filename: types.h
                            18402 ; 5    |// Description: Standard data types
                            18403 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            18404 ; 7    |
                            18405 ; 8    |#ifndef _TYPES_H
                            18406 ; 9    |#define _TYPES_H
                            18407 ; 10   |
                            18408 ; 11   |// TODO:  move this outta here!
                            18409 ; 12   |#if !defined(NOERROR)
                            18410 ; 13   |#define NOERROR 0
                            18411 ; 14   |#define SUCCESS 0
                            18412 ; 15   |#endif 
                            18413 ; 16   |#if !defined(SUCCESS)
                            18414 ; 17   |#define SUCCESS  0
                            18415 ; 18   |#endif
                            18416 ; 19   |#if !defined(ERROR)
                            18417 ; 20   |#define ERROR   -1
                            18418 ; 21   |#endif
                            18419 ; 22   |#if !defined(FALSE)
                            18420 ; 23   |#define FALSE 0
                            18421 ; 24   |#endif
                            18422 ; 25   |#if !defined(TRUE)
                            18423 ; 26   |#define TRUE  1
                            18424 ; 27   |#endif
                            18425 ; 28   |
                            18426 ; 29   |#if !defined(NULL)
                            18427 ; 30   |#define NULL 0
                            18428 ; 31   |#endif
                            18429 ; 32   |
                            18430 ; 33   |#define MAX_INT     0x7FFFFF
                            18431 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            18432 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            18433 ; 36   |#define MAX_ULONG   (-1) 
                            18434 ; 37   |
                            18435 ; 38   |#define WORD_SIZE   24              // word size in bits
                            18436 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            18437 ; 40   |
                            18438 ; 41   |
                            18439 ; 42   |#define BYTE    unsigned char       // btVarName
                            18440 ; 43   |#define CHAR    signed char         // cVarName
                            18441 ; 44   |#define USHORT  unsigned short      // usVarName
                            18442 ; 45   |#define SHORT   unsigned short      // sVarName
                            18443 ; 46   |#define WORD    unsigned int        // wVarName
                            18444 ; 47   |#define INT     signed int          // iVarName
                            18445 ; 48   |#define DWORD   unsigned long       // dwVarName
                            18446 ; 49   |#define LONG    signed long         // lVarName
                            18447 ; 50   |#define BOOL    unsigned int        // bVarName
                            18448 ; 51   |#define FRACT   _fract              // frVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 309

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18449 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            18450 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            18451 ; 54   |#define FLOAT   float               // fVarName
                            18452 ; 55   |#define DBL     double              // dVarName
                            18453 ; 56   |#define ENUM    enum                // eVarName
                            18454 ; 57   |#define CMX     _complex            // cmxVarName
                            18455 ; 58   |typedef WORD UCS3;                   // 
                            18456 ; 59   |
                            18457 ; 60   |#define UINT16  unsigned short
                            18458 ; 61   |#define UINT8   unsigned char   
                            18459 ; 62   |#define UINT32  unsigned long
                            18460 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            18461 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            18462 ; 65   |#define WCHAR   UINT16
                            18463 ; 66   |
                            18464 ; 67   |//UINT128 is 16 bytes or 6 words
                            18465 ; 68   |typedef struct UINT128_3500 {   
                            18466 ; 69   |    int val[6];     
                            18467 ; 70   |} UINT128_3500;
                            18468 ; 71   |
                            18469 ; 72   |#define UINT128   UINT128_3500
                            18470 ; 73   |
                            18471 ; 74   |// Little endian word packed byte strings:   
                            18472 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18473 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18474 ; 77   |// Little endian word packed byte strings:   
                            18475 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18476 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18477 ; 80   |
                            18478 ; 81   |// Declare Memory Spaces To Use When Coding
                            18479 ; 82   |// A. Sector Buffers
                            18480 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            18481 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            18482 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            18483 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            18484 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            18485 ; 88   |// B. Media DDI Memory
                            18486 ; 89   |#define MEDIA_DDI_MEM _Y
                            18487 ; 90   |
                            18488 ; 91   |
                            18489 ; 92   |
                            18490 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            18491 ; 94   |// Examples of circular pointers:
                            18492 ; 95   |//    INT CIRC cpiVarName
                            18493 ; 96   |//    DWORD CIRC cpdwVarName
                            18494 ; 97   |
                            18495 ; 98   |#define RETCODE INT                 // rcVarName
                            18496 ; 99   |
                            18497 ; 100  |// generic bitfield structure
                            18498 ; 101  |struct Bitfield {
                            18499 ; 102  |    unsigned int B0  :1;
                            18500 ; 103  |    unsigned int B1  :1;
                            18501 ; 104  |    unsigned int B2  :1;
                            18502 ; 105  |    unsigned int B3  :1;
                            18503 ; 106  |    unsigned int B4  :1;
                            18504 ; 107  |    unsigned int B5  :1;
                            18505 ; 108  |    unsigned int B6  :1;
                            18506 ; 109  |    unsigned int B7  :1;
                            18507 ; 110  |    unsigned int B8  :1;
                            18508 ; 111  |    unsigned int B9  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 310

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18509 ; 112  |    unsigned int B10 :1;
                            18510 ; 113  |    unsigned int B11 :1;
                            18511 ; 114  |    unsigned int B12 :1;
                            18512 ; 115  |    unsigned int B13 :1;
                            18513 ; 116  |    unsigned int B14 :1;
                            18514 ; 117  |    unsigned int B15 :1;
                            18515 ; 118  |    unsigned int B16 :1;
                            18516 ; 119  |    unsigned int B17 :1;
                            18517 ; 120  |    unsigned int B18 :1;
                            18518 ; 121  |    unsigned int B19 :1;
                            18519 ; 122  |    unsigned int B20 :1;
                            18520 ; 123  |    unsigned int B21 :1;
                            18521 ; 124  |    unsigned int B22 :1;
                            18522 ; 125  |    unsigned int B23 :1;
                            18523 ; 126  |};
                            18524 ; 127  |
                            18525 ; 128  |union BitInt {
                            18526 ; 129  |        struct Bitfield B;
                            18527 ; 130  |        int        I;
                            18528 ; 131  |};
                            18529 ; 132  |
                            18530 ; 133  |#define MAX_MSG_LENGTH 10
                            18531 ; 134  |struct CMessage
                            18532 ; 135  |{
                            18533 ; 136  |        unsigned int m_uLength;
                            18534 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            18535 ; 138  |};
                            18536 ; 139  |
                            18537 ; 140  |typedef struct {
                            18538 ; 141  |    WORD m_wLength;
                            18539 ; 142  |    WORD m_wMessage;
                            18540 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            18541 ; 144  |} Message;
                            18542 ; 145  |
                            18543 ; 146  |struct MessageQueueDescriptor
                            18544 ; 147  |{
                            18545 ; 148  |        int *m_pBase;
                            18546 ; 149  |        int m_iModulo;
                            18547 ; 150  |        int m_iSize;
                            18548 ; 151  |        int *m_pHead;
                            18549 ; 152  |        int *m_pTail;
                            18550 ; 153  |};
                            18551 ; 154  |
                            18552 ; 155  |struct ModuleEntry
                            18553 ; 156  |{
                            18554 ; 157  |    int m_iSignaledEventMask;
                            18555 ; 158  |    int m_iWaitEventMask;
                            18556 ; 159  |    int m_iResourceOfCode;
                            18557 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            18558 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            18559 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            18560 ; 163  |    int m_uTimeOutHigh;
                            18561 ; 164  |    int m_uTimeOutLow;
                            18562 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            18563 ; 166  |};
                            18564 ; 167  |
                            18565 ; 168  |union WaitMask{
                            18566 ; 169  |    struct B{
                            18567 ; 170  |        unsigned int m_bNone     :1;
                            18568 ; 171  |        unsigned int m_bMessage  :1;
                            18569 ; 172  |        unsigned int m_bTimer    :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 311

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18570 ; 173  |        unsigned int m_bButton   :1;
                            18571 ; 174  |    } B;
                            18572 ; 175  |    int I;
                            18573 ; 176  |} ;
                            18574 ; 177  |
                            18575 ; 178  |
                            18576 ; 179  |struct Button {
                            18577 ; 180  |        WORD wButtonEvent;
                            18578 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            18579 ; 182  |};
                            18580 ; 183  |
                            18581 ; 184  |struct Message {
                            18582 ; 185  |        WORD wMsgLength;
                            18583 ; 186  |        WORD wMsgCommand;
                            18584 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            18585 ; 188  |};
                            18586 ; 189  |
                            18587 ; 190  |union EventTypes {
                            18588 ; 191  |        struct CMessage msg;
                            18589 ; 192  |        struct Button Button ;
                            18590 ; 193  |        struct Message Message;
                            18591 ; 194  |};
                            18592 ; 195  |
                            18593 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            18594 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            18595 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            18596 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            18597 ; 200  |
                            18598 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            18599 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            18600 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            18601 ; 204  |
                            18602 ; 205  |#if DEBUG
                            18603 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            18604 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            18605 ; 208  |#else 
                            18606 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            18607 ; 210  |#define DebugBuildAssert(x)    
                            18608 ; 211  |#endif
                            18609 ; 212  |
                            18610 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            18611 ; 214  |//  #pragma asm
                            18612 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            18613 ; 216  |//  #pragma endasm
                            18614 ; 217  |
                            18615 ; 218  |
                            18616 ; 219  |#ifdef COLOR_262K
                            18617 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            18618 ; 221  |#elif defined(COLOR_65K)
                            18619 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            18620 ; 223  |#else
                            18621 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            18622 ; 225  |#endif
                            18623 ; 226  |    
                            18624 ; 227  |#endif // #ifndef _TYPES_H
                            18625 
                            18627 
                            18628 ; 31   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 312

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18629 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18630 ; 33   |//   USB2.0 STMP Registers 
                            18631 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18632 ; 35   |#define HW_USB_BASEADDR (0xF200)
                            18633 ; 36   |
                            18634 ; 37   |
                            18635 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            18636 ; 39   |//  USB Control Status Register (HW_USBCSR) Bit Definitions
                            18637 ; 40   |#define HW_USBCSR_USBEN_BITPOS (0)
                            18638 ; 41   |#define HW_USBCSR_WAKEUPIRQ_BITPOS (1)
                            18639 ; 42   |#define HW_USBCSR_WAKEUPIE_BITPOS (2)
                            18640 ; 43   |#define HW_USBCSR_VBUSCXIRQ_BITPOS (3)
                            18641 ; 44   |#define HW_USBCSR_VBUSCXIE_BITPOS (4)
                            18642 ; 45   |#define HW_USBCSR_VBUSDISCXIRQ_BITPOS (5)
                            18643 ; 46   |#define HW_USBCSR_VBUSDISCXIE_BITPOS (6)
                            18644 ; 47   |#define HW_USBCSR_CLKOFF_BITPOS (7)
                            18645 ; 48   |#define HW_USBCSR_SUSP_BITPOS (8)
                            18646 ; 49   |#define HW_USBCSR_SUSPF_BITPOS (9)
                            18647 ; 50   |#define HW_USBCSR_UTMITST_BITPOS (10)
                            18648 ; 51   |#define HW_USBCSR_UTMI_EXT_BITPOS (11)
                            18649 ; 52   |#define HW_USBCSR_PLUGGEDIN_EN_BITPOS (12)
                            18650 ; 53   |#define HW_USBCSR_PLUGGEDIN_BITPOS (13)
                            18651 ; 54   |#define HW_USBCSR_HOSTDISCONNECT_BITPOS (22)
                            18652 ; 55   |#define HW_USBCSR_VBUSSENSE_BITPOS (23)
                            18653 ; 56   |
                            18654 ; 57   |#define HW_USBCSR_USBEN_SETMASK (1<<HW_USBCSR_USBEN_BITPOS)        
                            18655 ; 58   |#define HW_USBCSR_WAKEUPIRQ_SETMASK (1<<HW_USBCSR_WAKEUPIRQ_BITPOS) 
                            18656 ; 59   |#define HW_USBCSR_WAKEUPIE_SETMASK (1<<HW_USBCSR_WAKEUPIE_BITPOS)  
                            18657 ; 60   |#define HW_USBCSR_VBUSCXIRQ_SETMASK (1<<HW_USBCSR_VBUSCXIRQ_BITPOS)
                            18658 ; 61   |#define HW_USBCSR_VBUSCXIE_SETMASK (1<<HW_USBCSR_VBUSCXIE_BITPOS)
                            18659 ; 62   |#define HW_USBCSR_VBUSDISCXIRQ_SETMASK (1<<HW_USBCSR_VBUSDISCXIRQ_BITPOS)
                            18660 ; 63   |#define HW_USBCSR_VBUSDISCXIE_SETMASK (1<<HW_USBCSR_VBUSDISCXIE_BITPOS)
                            18661 ; 64   |#define HW_USBCSR_CLKOFF_SETMASK (1<<HW_USBCSR_CLKOFF_BITPOS)    
                            18662 ; 65   |#define HW_USBCSR_SUSP_SETMASK (1<<HW_USBCSR_SUSP_BITPOS)      
                            18663 ; 66   |#define HW_USBCSR_SUSPF_SETMASK (1<<HW_USBCSR_SUSPF_BITPOS)     
                            18664 ; 67   |#define HW_USBCSR_UTMITST_SETMASK (1<<HW_USBCSR_UTMITST_BITPOS)   
                            18665 ; 68   |#define HW_USBCSR_UTMI_EXT_SETMASK (1<<HW_USBCSR_UTMI_EXT_BITPOS)
                            18666 ; 69   |#define HW_USBCSR_VBUSSENSE_SETMASK (1<<HW_USBCSR_VBUSSENSE_BITPOS)
                            18667 ; 70   |
                            18668 ; 71   |
                            18669 ; 72   |#define HW_USBCSR_USBEN_CLRMASK (~(WORD)HW_USBCSR_USBEN_SETMASK)     
                            18670 ; 73   |#define HW_USBCSR_WAKEUPIRQ_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIRQ_SETMASK) 
                            18671 ; 74   |#define HW_USBCSR_WAKEUPIE_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIE_SETMASK)  
                            18672 ; 75   |#define HW_USBCSR_VBUSCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIRQ_SETMASK)
                            18673 ; 76   |#define HW_USBCSR_VBUSCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIE_SETMASK)
                            18674 ; 77   |#define HW_USBCSR_VBUSDISCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIRQ_SETMASK)
                            18675 ; 78   |#define HW_USBCSR_VBUSDISCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIE_SETMASK) 
                            18676 ; 79   |#define HW_USBCSR_CLKOFF_CLRMASK (~(WORD)HW_USBCSR_CLKOFF_SETMASK)    
                            18677 ; 80   |#define HW_USBCSR_SUSP_CLRMASK (~(WORD)HW_USBCSR_SUSP_SETMASK)      
                            18678 ; 81   |#define HW_USBCSR_SUSPF_CLRMASK (~(WORD)HW_USBCSR_SUSPF_SETMASK)     
                            18679 ; 82   |#define HW_USBCSR_UTMITST_CLRMASK (~(WORD)HW_USBCSR_UTMITST_SETMASK)   
                            18680 ; 83   |#define HW_USBCSR_UTMI_EXT_CLRMASK (~(WORD)HW_USBCSR_UTMI_EXT_SETMASK) 
                            18681 ; 84   |#define HW_USBCSR_VBUSSENSE_CLRMASK (~(WORD)HW_USBCSR_VBUSSENSE_SETMASK) 
                            18682 ; 85   |
                            18683 ; 86   |typedef union               
                            18684 ; 87   |{
                            18685 ; 88   |    struct {
                            18686 ; 89   |        int USBEN          :1;
                            18687 ; 90   |        int WAKEUPIRQ      :1;
                            18688 ; 91   |        int WAKEUPIE       :1;
                            18689 ; 92   |        int VBUSCXIRQ      :1;
                            18690 ; 93   |        int VBUSCXIE       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 313

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18691 ; 94   |        int VBUSDISCXIRQ   :1;
                            18692 ; 95   |        int VBUSDISCXIE    :1;
                            18693 ; 96   |        int CLKOFF         :1;
                            18694 ; 97   |        int SUSP           :1;
                            18695 ; 98   |        int SUSPF          :1;
                            18696 ; 99   |        int UTMITST        :1;
                            18697 ; 100  |        int ARCCONNECT     :1;
                            18698 ; 101  |        int PLUGGEDIN_EN   :1;
                            18699 ; 102  |        int PLUGGEDIN      :1;
                            18700 ; 103  |        int                :8;
                            18701 ; 104  |        int HOSTDISCONNECT :1;
                            18702 ; 105  |        int VBUSSENSE      :1;
                            18703 ; 106  |    } B;
                            18704 ; 107  |    int I;
                            18705 ; 108  |} usbcsr_type;
                            18706 ; 109  |#define HW_USBCSR      (*(volatile usbcsr_type _X*) (HW_USB_BASEADDR))    /* USB Control /
                                   Status Register */
                            18707 ; 110  |
                            18708 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            18709 ; 112  |//  USB DMA OFFSET register (HW_USBDMAOFF) Bit Definitions
                            18710 ; 113  |#define HW_USBDMAOFF_MEM_BITPOS (16)
                            18711 ; 114  |
                            18712 ; 115  |#define HW_USBDMAOFF_ADD_SETMASK (0x00FFFF)
                            18713 ; 116  |#define HW_USBDMAOFF_MEM_SETMASK (3<<HW_USBDMAOFF_MEM_BITPOS)
                            18714 ; 117  |
                            18715 ; 118  |#define HW_USBDMAOFF_ADD_CLRMASK (~(WORD)HW_USBDMAOFF_ADD_SETMASK)
                            18716 ; 119  |#define HW_USBDMAOFF_MEM_CLRMASK (~(WORD)HW_USBDMAOFF_MEM_SETMASK)
                            18717 ; 120  |
                            18718 ; 121  |typedef union               
                            18719 ; 122  |{
                            18720 ; 123  |    struct {
                            18721 ; 124  |        int ADD            :16;
                            18722 ; 125  |        int MEM            :2;
                            18723 ; 126  |        int                :6;
                            18724 ; 127  |    } B;
                            18725 ; 128  |    int I;
                            18726 ; 129  |} usbdmaoff_type;
                            18727 ; 130  |#define HW_USBDMAOFF      (*(volatile usbdmaoff_type _X*) (HW_USB_BASEADDR+1))    
                            18728 ; 131  |
                            18729 ; 132  |/////////////////////////////////////////////////////////////////////////////////
                            18730 ; 133  |//  USB ARC ACCESS register (HW_USBARCACCESS) Bit Definitions
                            18731 ; 134  |#define HW_USBARCACCESS_RWB_BITPOS (16)
                            18732 ; 135  |#define HW_USBARCACCESS_KICK_BITPOS (23)
                            18733 ; 136  |
                            18734 ; 137  |#define HW_USBARCACCESS_ADD_SETMASK (0x0001FF)
                            18735 ; 138  |#define HW_USBARCACCESS_RWB_SETMASK (1<<HW_USBARCACCESS_RWB_BITPOS)
                            18736 ; 139  |#define HW_USBARCACCESS_KICK_SETMASK (23<<HW_USBDMAOFF_MEM_BITPOS)
                            18737 ; 140  |
                            18738 ; 141  |#define HW_USBARCACCESS_ADD_CLRMASK (~(WORD)HW_USBARCACCESS_ADD_SETMASK)
                            18739 ; 142  |#define HW_USBARCACCESS_RWB_CLRMASK (~(WORD)HW_USBARCACCESS_RWB_SETMASK) 
                            18740 ; 143  |#define HW_USBARCACCESS_KICK_CLRMASK (~(WORD)HW_USBARCACCESS_KICK_SETMASK)
                            18741 ; 144  |
                            18742 ; 145  |typedef union               
                            18743 ; 146  |{
                            18744 ; 147  |    struct {
                            18745 ; 148  |        int ADD            :9;
                            18746 ; 149  |        int                :7;
                            18747 ; 150  |        int RWB            :1;
                            18748 ; 151  |        int                :14;
                            18749 ; 152  |        int KICK           :1;
                            18750 ; 153  |    } B;
                            18751 ; 154  |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 314

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18752 ; 155  |} usbarcaccess_type;
                            18753 ; 156  |#define HW_USBARCACCESS      (*(volatile usbarcaccess_type _X*) (HW_USB_BASEADDR+2))    
                            18754 ; 157  |
                            18755 ; 158  |/////////////////////////////////////////////////////////////////////////////////
                            18756 ; 159  |//  USB ARC DATA LOW register (HW_USBARCDATALOW) Bit Definitions
                            18757 ; 160  |#define HW_USBARCDATALOW_DATA_SETMASK (0x00FFFF)
                            18758 ; 161  |
                            18759 ; 162  |#define HW_USBARCDATALOW_ADD_CLRMASK (~(WORD)HW_USBARCDATALOW_DATA_SETMASK)
                            18760 ; 163  |
                            18761 ; 164  |typedef union               
                            18762 ; 165  |{
                            18763 ; 166  |    struct {
                            18764 ; 167  |        int DATA           :16;
                            18765 ; 168  |        int                :8;
                            18766 ; 169  |    } B;
                            18767 ; 170  |    int I;
                            18768 ; 171  |} usbarcdatalow_type;
                            18769 ; 172  |#define HW_USBARCDATALOW      (*(volatile usbarcdatalow_type _X*) (HW_USB_BASEADDR+3))    
                                  
                            18770 ; 173  |
                            18771 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            18772 ; 175  |//  USB ARC DATA HIGH register (HW_USBARCDATAHIGH) Bit Definitions
                            18773 ; 176  |#define HW_USBARCDATAHIGH_DATA_SETMASK (0x00FFFF)
                            18774 ; 177  |
                            18775 ; 178  |#define HW_USBARCDATAHIGH_ADD_CLRMASK (~(WORD)HW_USBARCDATAHIGH_DATA_SETMASK)
                            18776 ; 179  |
                            18777 ; 180  |typedef union               
                            18778 ; 181  |{
                            18779 ; 182  |    struct {
                            18780 ; 183  |        int DATA           :16;
                            18781 ; 184  |        int                :8;
                            18782 ; 185  |    } B;
                            18783 ; 186  |    int I;
                            18784 ; 187  |} usbarcdatahigh_type;
                            18785 ; 188  |#define HW_USBARCDATAHIGH     (*(volatile usbarcdatahigh_type _X*) (HW_USB_BASEADDR+4))   
                                   
                            18786 ; 189  |
                            18787 ; 190  |
                            18788 ; 191  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18789 ; 192  |//   USB2.0 ARC Registers 
                            18790 ; 193  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18791 ; 194  |#define HW_ARC_BASE_ADDR (0x0000)
                            18792 ; 195  |
                            18793 ; 196  |#define HW_ARC_HCSPARAMS (HW_ARC_BASE_ADDR+0x104)
                            18794 ; 197  |#define HW_ARC_USBCMD (HW_ARC_BASE_ADDR+0x140)
                            18795 ; 198  |#define HW_ARC_USBSTS (HW_ARC_BASE_ADDR+0x144)
                            18796 ; 199  |#define HW_ARC_USBINTR (HW_ARC_BASE_ADDR+0x148)
                            18797 ; 200  |#define HW_ARC_DEVADDR (HW_ARC_BASE_ADDR+0x154)
                            18798 ; 201  |#define HW_ARC_ENDPTLISTADDR (HW_ARC_BASE_ADDR+0x158)
                            18799 ; 202  |#define HW_ARC_PORTSC1 (HW_ARC_BASE_ADDR+0x184)
                            18800 ; 203  |#define HW_ARC_USBMODE (HW_ARC_BASE_ADDR+0x1a8)
                            18801 ; 204  |#define HW_ARC_ENDPTSETUPSTAT (HW_ARC_BASE_ADDR+0x1ac)
                            18802 ; 205  |#define HW_ARC_ENDPTPRIME (HW_ARC_BASE_ADDR+0x1b0)
                            18803 ; 206  |#define HW_ARC_ENDPTFLUSH (HW_ARC_BASE_ADDR+0x1b4)
                            18804 ; 207  |#define HW_ARC_ENDPTSTATUS (HW_ARC_BASE_ADDR+0x1b8)
                            18805 ; 208  |#define HW_ARC_ENDPTCOMPLETE (HW_ARC_BASE_ADDR+0x1bc)
                            18806 ; 209  |#define HW_ARC_ENDPTCTRL0 (HW_ARC_BASE_ADDR+0x1c0)
                            18807 ; 210  |#define HW_ARC_ENDPTCTRL1 (HW_ARC_BASE_ADDR+0x1c4)
                            18808 ; 211  |#define HW_ARC_ENDPTCTRL2 (HW_ARC_BASE_ADDR+0x1c8)
                            18809 ; 212  |#define HW_ARC_ENDPTCTRL3 (HW_ARC_BASE_ADDR+0x1cc)
                            18810 ; 213  |#define HW_ARC_ENDPTCTRL4 (HW_ARC_BASE_ADDR+0x1d0)
                            18811 ; 214  |#define HW_ARC_ENDPTCTRL5 (HW_ARC_BASE_ADDR+0x1d4)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 315

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18812 ; 215  |#define HW_ARC_ENDPTCTRL6 (HW_ARC_BASE_ADDR+0x1d8)
                            18813 ; 216  |#define HW_ARC_ENDPTCTRL7 (HW_ARC_BASE_ADDR+0x1dc)
                            18814 ; 217  |#define HW_ARC_ENDPTCTRL8 (HW_ARC_BASE_ADDR+0x1e0)
                            18815 ; 218  |#define HW_ARC_ENDPTCTRL9 (HW_ARC_BASE_ADDR+0x1e4)
                            18816 ; 219  |#define HW_ARC_ENDPTCTRL10 (HW_ARC_BASE_ADDR+0x1e8)
                            18817 ; 220  |#define HW_ARC_ENDPTCTRL11 (HW_ARC_BASE_ADDR+0x1ec)
                            18818 ; 221  |#define HW_ARC_ENDPTCTRL12 (HW_ARC_BASE_ADDR+0x1f0)
                            18819 ; 222  |#define HW_ARC_ENDPTCTRL13 (HW_ARC_BASE_ADDR+0x1f4)
                            18820 ; 223  |#define HW_ARC_ENDPTCTRL14 (HW_ARC_BASE_ADDR+0x1f8)
                            18821 ; 224  |#define HW_ARC_ENDPTCTRL15 (HW_ARC_BASE_ADDR+0x1fc)
                            18822 ; 225  |
                            18823 ; 226  |#define HW_ARC_ENDPTCTRL(n) (HW_ARC_ENDPTCTRL0+((n)*4))    
                            18824 ; 227  |/////////////////////////////////////////////////////////////////////////////////
                            18825 ; 228  |//  USB ARC Register Host Control Structural Parameters (HW_ARC_HCSPARAMS)
                            18826 ; 229  |
                            18827 ; 230  |#define HW_ARC_HCSPARAMS_NPORTS_BITPOS (0)
                            18828 ; 231  |#define HW_ARC_HCSPARAMS_PPC_BITPOS (4)
                            18829 ; 232  |#define HW_ARC_HCSPARAMS_NPCC_BITPOS (8)
                            18830 ; 233  |#define HW_ARC_HCSPARAMS_NCC_BITPOS (12)
                            18831 ; 234  |#define HW_ARC_HCSPARAMS_PI_BITPOS (16)
                            18832 ; 235  |#define HW_ARC_HCSPARAMS_NPTT_BITPOS (20)
                            18833 ; 236  |#define HW_ARC_HCSPARAMS_NTT_BITPOS (24)
                            18834 ; 237  |
                            18835 ; 238  |#define HW_ARC_HCSPARAMS_NPORTS_SETMASK (15<<HW_ARC_HCSPARAMS_NPORTS_BITPOS)
                            18836 ; 239  |#define HW_ARC_HCSPARAMS_PPC_SETMASK (1<<HW_ARC_HCSPARAMS_PPC_BITPOS)        
                            18837 ; 240  |#define HW_ARC_HCSPARAMS_NPCC_SETMASK (15<<HW_ARC_HCSPARAMS_NPCC_BITPOS)  
                            18838 ; 241  |#define HW_ARC_HCSPARAMS_NCC_SETMASK (15<<HW_ARC_HCSPARAMS_NCC_BITPOS)       
                            18839 ; 242  |#define HW_ARC_HCSPARAMS_PI_SETMASK (1<<HW_ARC_HCSPARAMS_PI_BITPOS)     
                            18840 ; 243  |#define HW_ARC_HCSPARAMS_NPTT_SETMASK (15<<HW_ARC_HCSPARAMS_NPTT_BITPOS)  
                            18841 ; 244  |#define HW_ARC_HCSPARAMS_NTT_SETMASK (15<<HW_ARC_HCSPARAMS_NTT_BITPOS)       
                            18842 ; 245  |
                            18843 ; 246  |#define HW_ARC_HCSPARAMS_NPORTS_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPORTS_SETMASK)
                            18844 ; 247  |#define HW_ARC_HCSPARAMS_PPC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PPC_SETMASK)
                            18845 ; 248  |#define HW_ARC_HCSPARAMS_NPCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPCC_SETMASK)
                            18846 ; 249  |#define HW_ARC_HCSPARAMS_NCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NCC_SETMASK)
                            18847 ; 250  |#define HW_ARC_HCSPARAMS_PI_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PI_SETMASK)  
                            18848 ; 251  |#define HW_ARC_HCSPARAMS_NPTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPTT_SETMASK)
                            18849 ; 252  |#define HW_ARC_HCSPARAMS_NTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NTT_SETMASK)
                            18850 ; 253  |
                            18851 ; 254  |typedef union               
                            18852 ; 255  |{
                            18853 ; 256  |    struct {
                            18854 ; 257  |        int N_PORTS         :4;
                            18855 ; 258  |        int PPC             :1;
                            18856 ; 259  |        int                 :3;
                            18857 ; 260  |        int N_PCC           :4;
                            18858 ; 261  |        int N_CC            :4;
                            18859 ; 262  |        int PI              :1;
                            18860 ; 263  |        int                 :3;
                            18861 ; 264  |        int N_PTT           :4;
                            18862 ; 265  |        int N_TT            :4;
                            18863 ; 266  |        int                 :20;
                            18864 ; 267  |    } B;
                            18865 ; 268  |    DWORD I;
                            18866 ; 269  |} hcsparams_type;
                            18867 ; 270  |// #define HW_ARC_HCSPARAMS (*(volatile hcsparams_type _X*) (HW_ARC_BASEADDR))    
                            18868 ; 271  |
                            18869 ; 272  |/////////////////////////////////////////////////////////////////////////////////
                            18870 ; 273  |//  USB ARC Register USB Command (HW_ARC_USBCMD)
                            18871 ; 274  |
                            18872 ; 275  |#define HW_ARC_USBCMD_RS_BITPOS (0)
                            18873 ; 276  |#define HW_ARC_USBCMD_RST_BITPOS (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 316

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18874 ; 277  |#define HW_ARC_USBCMD_FS0_BITPOS (2)
                            18875 ; 278  |#define HW_ARC_USBCMD_FS1_BITPOS (3)
                            18876 ; 279  |#define HW_ARC_USBCMD_PSE_BITPOS (4)
                            18877 ; 280  |#define HW_ARC_USBCMD_ASE_BITPOS (5)
                            18878 ; 281  |#define HW_ARC_USBCMD_IAA_BITPOS (6)
                            18879 ; 282  |#define HW_ARC_USBCMD_LR_BITPOS (7)
                            18880 ; 283  |#define HW_ARC_USBCMD_ASP0_BITPOS (8)
                            18881 ; 284  |#define HW_ARC_USBCMD_ASP1_BITPOS (9)
                            18882 ; 285  |#define HW_ARC_USBCMD_ASPE_BITPOS (11)
                            18883 ; 286  |#define HW_ARC_USBCMD_FS2_BITPOS (15)
                            18884 ; 287  |#define HW_ARC_USBCMD_ITC_BITPOS (16)
                            18885 ; 288  |
                            18886 ; 289  |#define HW_ARC_USBCMD_RS_SETMASK (1<<HW_ARC_USBCMD_RS_BITPOS)                
                            18887 ; 290  |#define HW_ARC_USBCMD_RST_SETMASK (1<<HW_ARC_USBCMD_RST_BITPOS)   
                            18888 ; 291  |#define HW_ARC_USBCMD_FS0_SETMASK (1<<HW_ARC_USBCMD_FS0_BITPOS)   
                            18889 ; 292  |#define HW_ARC_USBCMD_FS1_SETMASK (1<<HW_ARC_USBCMD_FS1_BITPOS)   
                            18890 ; 293  |#define HW_ARC_USBCMD_PSE_SETMASK (1<<HW_ARC_USBCMD_PSE_BITPOS)   
                            18891 ; 294  |#define HW_ARC_USBCMD_ASE_SETMASK (1<<HW_ARC_USBCMD_ASE_BITPOS)   
                            18892 ; 295  |#define HW_ARC_USBCMD_IAA_SETMASK (1<<HW_ARC_USBCMD_IAA_BITPOS)   
                            18893 ; 296  |#define HW_ARC_USBCMD_LR_SETMASK (1<<HW_ARC_USBCMD_LR_BITPOS)        
                            18894 ; 297  |#define HW_ARC_USBCMD_ASP0_SETMASK (1<<HW_ARC_USBCMD_ASP0_BITPOS)
                            18895 ; 298  |#define HW_ARC_USBCMD_ASP1_SETMASK (1<<HW_ARC_USBCMD_ASP1_BITPOS)
                            18896 ; 299  |#define HW_ARC_USBCMD_ASPE_SETMASK (1<<HW_ARC_USBCMD_ASPE_BITPOS)
                            18897 ; 300  |#define HW_ARC_USBCMD_FS2_SETMASK (1<<HW_ARC_USBCMD_FS2_BITPOS)    
                            18898 ; 301  |#define HW_ARC_USBCMD_ITC_SETMASK (255<<HW_ARC_USBCMD_ITC_BITPOS)
                            18899 ; 302  |
                            18900 ; 303  |#define HW_ARC_USBCMD_RS_CLRMASK (~(WORD)HW_ARC_USBCMD_RS_SETMASK)     
                            18901 ; 304  |#define HW_ARC_USBCMD_RST_CLRMASK (~(WORD)HW_ARC_USBCMD_RST_SETMASK)    
                            18902 ; 305  |#define HW_ARC_USBCMD_FS0_CLRMASK (~(WORD)HW_ARC_USBCMD_FS0_SETMASK)    
                            18903 ; 306  |#define HW_ARC_USBCMD_FS1_CLRMASK (~(WORD)HW_ARC_USBCMD_FS1_SETMASK)    
                            18904 ; 307  |#define HW_ARC_USBCMD_PSE_CLRMASK (~(WORD)HW_ARC_USBCMD_PSE_SETMASK)    
                            18905 ; 308  |#define HW_ARC_USBCMD_ASE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASE_SETMASK)    
                            18906 ; 309  |#define HW_ARC_USBCMD_IAA_CLRMASK (~(WORD)HW_ARC_USBCMD_IAA_SETMASK)    
                            18907 ; 310  |#define HW_ARC_USBCMD_LR_CLRMASK (~(WORD)HW_ARC_USBCMD_LR_SETMASK) 
                            18908 ; 311  |#define HW_ARC_USBCMD_ASP0_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP0_SETMASK)
                            18909 ; 312  |#define HW_ARC_USBCMD_ASP1_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP1_SETMASK)
                            18910 ; 313  |#define HW_ARC_USBCMD_ASPE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASPE_SETMASK)
                            18911 ; 314  |#define HW_ARC_USBCMD_FS2_CLRMASK (~(WORD)HW_ARC_USBCMD_FS2_SETMASK)    
                            18912 ; 315  |#define HW_ARC_USBCMD_ITC_CLRMASK (~(WORD)HW_ARC_USBCMD_ITC_SETMASK)    
                            18913 ; 316  |
                            18914 ; 317  |typedef union               
                            18915 ; 318  |{
                            18916 ; 319  |    struct {
                            18917 ; 320  |        int RS              :1;
                            18918 ; 321  |        int RST             :1;
                            18919 ; 322  |        int FS0             :1;
                            18920 ; 323  |        int FS1             :1;
                            18921 ; 324  |        int PSE             :1;
                            18922 ; 325  |        int ASE             :1;
                            18923 ; 326  |        int IAA             :1;
                            18924 ; 327  |        int LR              :1;
                            18925 ; 328  |        int ASP0            :1;
                            18926 ; 329  |        int ASP1            :1;
                            18927 ; 330  |        int                 :1;
                            18928 ; 331  |        int ASPE            :1;
                            18929 ; 332  |        int                 :3;
                            18930 ; 333  |        int FS2             :1;
                            18931 ; 334  |        int ITC             :8;
                            18932 ; 335  |        int                 :24;
                            18933 ; 336  |    } B;
                            18934 ; 337  |    DWORD I;
                            18935 ; 338  |} usbcmd_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 317

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18936 ; 339  |//#define HW_ARC_USBCMD ((volatile usbcmd_type _X*) (HW_ARC_BASEADDR+0x140))    
                            18937 ; 340  |
                            18938 ; 341  |/////////////////////////////////////////////////////////////////////////////////
                            18939 ; 342  |//  USB ARC Register USB Status (HW_ARC_USBSTS)
                            18940 ; 343  |
                            18941 ; 344  |#define HW_ARC_USBSTS_UI_BITPOS (0)
                            18942 ; 345  |#define HW_ARC_USBSTS_UEI_BITPOS (1)
                            18943 ; 346  |#define HW_ARC_USBSTS_PCI_BITPOS (2)
                            18944 ; 347  |#define HW_ARC_USBSTS_FRI_BITPOS (3)
                            18945 ; 348  |#define HW_ARC_USBSTS_SEI_BITPOS (4)
                            18946 ; 349  |#define HW_ARC_USBSTS_AAI_BITPOS (5)
                            18947 ; 350  |#define HW_ARC_USBSTS_URI_BITPOS (6)
                            18948 ; 351  |#define HW_ARC_USBSTS_SRI_BITPOS (7)
                            18949 ; 352  |#define HW_ARC_USBSTS_SLI_BITPOS (8)
                            18950 ; 353  |#define HW_ARC_USBSTS_HCH_BITPOS (12)
                            18951 ; 354  |#define HW_ARC_USBSTS_RCL_BITPOS (13)
                            18952 ; 355  |#define HW_ARC_USBSTS_PS_BITPOS (14)
                            18953 ; 356  |#define HW_ARC_USBSTS_AS_BITPOS (15)
                            18954 ; 357  |
                            18955 ; 358  |#define HW_ARC_USBSTS_UI_SETMASK (1<<HW_ARC_USBSTS_UI_BITPOS)    
                            18956 ; 359  |#define HW_ARC_USBSTS_UEI_SETMASK (1<<HW_ARC_USBSTS_UEI_BITPOS)
                            18957 ; 360  |#define HW_ARC_USBSTS_PCI_SETMASK (1<<HW_ARC_USBSTS_PCI_BITPOS)
                            18958 ; 361  |#define HW_ARC_USBSTS_FRI_SETMASK (1<<HW_ARC_USBSTS_FRI_BITPOS)
                            18959 ; 362  |#define HW_ARC_USBSTS_SEI_SETMASK (1<<HW_ARC_USBSTS_SEI_BITPOS)
                            18960 ; 363  |#define HW_ARC_USBSTS_AAI_SETMASK (1<<HW_ARC_USBSTS_AAI_BITPOS)
                            18961 ; 364  |#define HW_ARC_USBSTS_URI_SETMASK (1<<HW_ARC_USBSTS_URI_BITPOS)
                            18962 ; 365  |#define HW_ARC_USBSTS_SRI_SETMASK (1<<HW_ARC_USBSTS_SRI_BITPOS)
                            18963 ; 366  |#define HW_ARC_USBSTS_SLI_SETMASK (1<<HW_ARC_USBSTS_SLI_BITPOS)
                            18964 ; 367  |#define HW_ARC_USBSTS_HCH_SETMASK (1<<HW_ARC_USBSTS_HCH_BITPOS)
                            18965 ; 368  |#define HW_ARC_USBSTS_RCL_SETMASK (1<<HW_ARC_USBSTS_RCL_BITPOS)
                            18966 ; 369  |#define HW_ARC_USBSTS_PS_SETMASK (1<<HW_ARC_USBSTS_PS_BITPOS)    
                            18967 ; 370  |#define HW_ARC_USBSTS_AS_SETMASK (1<<HW_ARC_USBSTS_AS_BITPOS)    
                            18968 ; 371  |
                            18969 ; 372  |#define HW_ARC_USBSTS_UI_CLRMASK (~(WORD)HW_ARC_USBSTS_UI_SETMASK)
                            18970 ; 373  |#define HW_ARC_USBSTS_UEI_CLRMASK (~(WORD)HW_ARC_USBSTS_UEI_SETMASK)
                            18971 ; 374  |#define HW_ARC_USBSTS_PCI_CLRMASK (~(WORD)HW_ARC_USBSTS_PCI_SETMASK)
                            18972 ; 375  |#define HW_ARC_USBSTS_FRI_CLRMASK (~(WORD)HW_ARC_USBSTS_FRI_SETMASK)
                            18973 ; 376  |#define HW_ARC_USBSTS_SEI_CLRMASK (~(WORD)HW_ARC_USBSTS_SEI_SETMASK)
                            18974 ; 377  |#define HW_ARC_USBSTS_AAI_CLRMASK (~(WORD)HW_ARC_USBSTS_AAI_SETMASK)
                            18975 ; 378  |#define HW_ARC_USBSTS_URI_CLRMASK (~(WORD)HW_ARC_USBSTS_URI_SETMASK)
                            18976 ; 379  |#define HW_ARC_USBSTS_SRI_CLRMASK (~(WORD)HW_ARC_USBSTS_SRI_SETMASK)
                            18977 ; 380  |#define HW_ARC_USBSTS_SLI_CLRMASK (~(WORD)HW_ARC_USBSTS_SLI_SETMASK)
                            18978 ; 381  |#define HW_ARC_USBSTS_HCH_CLRMASK (~(WORD)HW_ARC_USBSTS_HCH_SETMASK)
                            18979 ; 382  |#define HW_ARC_USBSTS_RCL_CLRMASK (~(WORD)HW_ARC_USBSTS_RCL_SETMASK)
                            18980 ; 383  |#define HW_ARC_USBSTS_PS_CLRMASK (~(WORD)HW_ARC_USBSTS_PS_SETMASK)
                            18981 ; 384  |#define HW_ARC_USBSTS_AS_CLRMASK (~(WORD)HW_ARC_USBSTS_AS_SETMASK)
                            18982 ; 385  |
                            18983 ; 386  |
                            18984 ; 387  |typedef union               
                            18985 ; 388  |{
                            18986 ; 389  |    struct {
                            18987 ; 390  |        int UI              :1;
                            18988 ; 391  |        int UEI             :1;
                            18989 ; 392  |        int PCI             :1;
                            18990 ; 393  |        int FRI             :1;
                            18991 ; 394  |        int SEI             :1;
                            18992 ; 395  |        int AAI             :1;
                            18993 ; 396  |        int URI             :1;
                            18994 ; 397  |        int STI             :1;
                            18995 ; 398  |        int SLI             :1;
                            18996 ; 399  |        int                 :3;
                            18997 ; 400  |        int HCH             :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 318

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18998 ; 401  |        int RCL             :1;
                            18999 ; 402  |        int PS              :1;
                            19000 ; 403  |        int AS              :1;
                            19001 ; 404  |        int                 :24;
                            19002 ; 405  |    } B;
                            19003 ; 406  |    DWORD I;
                            19004 ; 407  |} usbsts_type;
                            19005 ; 408  |//#define HW_ARC_USBSTS (*(volatile usbsts_type _X*) (HW_ARC_BASEADDR+0x144))    
                            19006 ; 409  |
                            19007 ; 410  |/////////////////////////////////////////////////////////////////////////////////
                            19008 ; 411  |//  USB ARC Register USB Interrupt Enable (HW_ARC_USBINTR)
                            19009 ; 412  |
                            19010 ; 413  |#define HW_ARC_USBINTR_UE_BITPOS (0)
                            19011 ; 414  |#define HW_ARC_USBINTR_UEE_BITPOS (1)
                            19012 ; 415  |#define HW_ARC_USBINTR_PCE_BITPOS (2)
                            19013 ; 416  |#define HW_ARC_USBINTR_FRE_BITPOS (3)
                            19014 ; 417  |#define HW_ARC_USBINTR_SEE_BITPOS (4)
                            19015 ; 418  |#define HW_ARC_USBINTR_AAE_BITPOS (5)
                            19016 ; 419  |#define HW_ARC_USBINTR_URE_BITPOS (6)
                            19017 ; 420  |#define HW_ARC_USBINTR_SRE_BITPOS (7)
                            19018 ; 421  |#define HW_ARC_USBINTR_SLE_BITPOS (8)
                            19019 ; 422  |
                            19020 ; 423  |#define HW_ARC_USBINTR_UE_SETMASK (1<<HW_ARC_USBINTR_UE_BITPOS)   
                            19021 ; 424  |#define HW_ARC_USBINTR_UEE_SETMASK (1<<HW_ARC_USBINTR_UEE_BITPOS)
                            19022 ; 425  |#define HW_ARC_USBINTR_PCE_SETMASK (1<<HW_ARC_USBINTR_PCE_BITPOS)
                            19023 ; 426  |#define HW_ARC_USBINTR_FRE_SETMASK (1<<HW_ARC_USBINTR_FRE_BITPOS)
                            19024 ; 427  |#define HW_ARC_USBINTR_SEE_SETMASK (1<<HW_ARC_USBINTR_SEE_BITPOS)
                            19025 ; 428  |#define HW_ARC_USBINTR_AAE_SETMASK (1<<HW_ARC_USBINTR_AAE_BITPOS)
                            19026 ; 429  |#define HW_ARC_USBINTR_URE_SETMASK (1<<HW_ARC_USBINTR_URE_BITPOS)
                            19027 ; 430  |#define HW_ARC_USBINTR_SRE_SETMASK (1<<HW_ARC_USBINTR_SRE_BITPOS)
                            19028 ; 431  |#define HW_ARC_USBINTR_SLE_SETMASK (1<<HW_ARC_USBINTR_SLE_BITPOS)
                            19029 ; 432  |
                            19030 ; 433  |#define HW_ARC_USBINTR_UE_CLRMASK (~(WORD)HW_ARC_USBINTR_UE_SETMASK)
                            19031 ; 434  |#define HW_ARC_USBINTR_UEE_CLRMASK (~(WORD)HW_ARC_USBINTR_UEE_SETMASK)
                            19032 ; 435  |#define HW_ARC_USBINTR_PCE_CLRMASK (~(WORD)HW_ARC_USBINTR_PCE_SETMASK)
                            19033 ; 436  |#define HW_ARC_USBINTR_FRE_CLRMASK (~(WORD)HW_ARC_USBINTR_FRE_SETMASK)
                            19034 ; 437  |#define HW_ARC_USBINTR_SEE_CLRMASK (~(WORD)HW_ARC_USBINTR_SEE_SETMASK)
                            19035 ; 438  |#define HW_ARC_USBINTR_AAE_CLRMASK (~(WORD)HW_ARC_USBINTR_AAE_SETMASK)
                            19036 ; 439  |#define HW_ARC_USBINTR_URE_CLRMASK (~(WORD)HW_ARC_USBINTR_URE_SETMASK)
                            19037 ; 440  |#define HW_ARC_USBINTR_SRE_CLRMASK (~(WORD)HW_ARC_USBINTR_SRE_SETMASK)
                            19038 ; 441  |#define HW_ARC_USBINTR_SLE_CLRMASK (~(WORD)HW_ARC_USBINTR_SLE_SETMASK)
                            19039 ; 442  |
                            19040 ; 443  |
                            19041 ; 444  |typedef union               
                            19042 ; 445  |{
                            19043 ; 446  |    struct {
                            19044 ; 447  |        int UE              :1;
                            19045 ; 448  |        int UEE             :1;
                            19046 ; 449  |        int PCE             :1;
                            19047 ; 450  |        int FRE             :1;
                            19048 ; 451  |        int SEE             :1;
                            19049 ; 452  |        int AAE             :1;
                            19050 ; 453  |        int URE             :1;
                            19051 ; 454  |        int STE             :1;
                            19052 ; 455  |        int SLE             :1;
                            19053 ; 456  |        int                 :39;
                            19054 ; 457  |    } B;
                            19055 ; 458  |    DWORD I;
                            19056 ; 459  |} usbintr_type;
                            19057 ; 460  |//#define HW_ARC_USBINTR (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x148))    
                            19058 ; 461  |
                            19059 ; 462  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 319

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19060 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            19061 ; 464  |//  USB ARC Register USB Device Controller Device Address (HW_ARC_DEVADDR)
                            19062 ; 465  |
                            19063 ; 466  |#define HW_ARC_DEVADDR_ADD_BITPOS (25)
                            19064 ; 467  |
                            19065 ; 468  |#define HW_ARC_DEVADDR_ADD_SETMASK (127<<HW_ARC_DEVADDR_ADD_BITPOS)    
                            19066 ; 469  |
                            19067 ; 470  |#define HW_ARC_DEVEADDR_ADD_CLRMASK (~(WORD)HW_ARC_DEVADDR_ADD_SETMASK)   
                            19068 ; 471  |
                            19069 ; 472  |typedef union               
                            19070 ; 473  |{
                            19071 ; 474  |    struct {
                            19072 ; 475  |        int                 :25;
                            19073 ; 476  |        int ADD             :7;
                            19074 ; 477  |        int                 :16;
                            19075 ; 478  |    } B;
                            19076 ; 479  |    DWORD I;
                            19077 ; 480  |} devaddr_type;
                            19078 ; 481  |//#define HW_ARC_DEVADDR (*(volatile devaddr_type _X*) (HW_ARC_BASEADDR+0x154))    
                            19079 ; 482  |
                            19080 ; 483  |
                            19081 ; 484  |/////////////////////////////////////////////////////////////////////////////////
                            19082 ; 485  |//  USB ARC Register USB Device Controller Endpoint List Address (HW_ARC_ENDPTLISTADDR)
                            19083 ; 486  |
                            19084 ; 487  |#define HW_ARC_ENDPTLISTADDR_ADD_BITPOS (11)
                            19085 ; 488  |
                            19086 ; 489  |#define HW_ARC_ENDPTLISTADDR_ADD_SETMASK (0x400000<<HW_ARC_ENDPTLISTADDR_ADD_BITPOS) 
                            19087 ; 490  |
                            19088 ; 491  |#define HW_ARC_ENDPTLISTADDR_ADD_CLRMASK (~(WORD)HW_ARC_ENDPTLISTADDR_ADD_SETMASK) 
                            19089 ; 492  |
                            19090 ; 493  |typedef union               
                            19091 ; 494  |{
                            19092 ; 495  |    struct {
                            19093 ; 496  |        int                 :10;
                            19094 ; 497  |        int ADD             :22;
                            19095 ; 498  |        int                 :16;
                            19096 ; 499  |    } B;
                            19097 ; 500  |    DWORD I;
                            19098 ; 501  |} endptlistaddr_type;
                            19099 ; 502  |//#define HW_ARC_ENDPTLISTADDR (*(volatile endptlistaddr_type _X*) (HW_ARC_BASEADDR+0x158)
                                  )    
                            19100 ; 503  |
                            19101 ; 504  |
                            19102 ; 505  |/////////////////////////////////////////////////////////////////////////////////
                            19103 ; 506  |//  USB ARC Register USB Port Status Control 1 (HW_ARC_PORTSC1)
                            19104 ; 507  |
                            19105 ; 508  |#define HW_ARC_PORTSC1_CCS_BITPOS (0)
                            19106 ; 509  |#define HW_ARC_PORTSC1_CSC_BITPOS (1)
                            19107 ; 510  |#define HW_ARC_PORTSC1_PE_BITPOS (2)
                            19108 ; 511  |#define HW_ARC_PORTSC1_PEC_BITPOS (3)
                            19109 ; 512  |#define HW_ARC_PORTSC1_OCA_BITPOS (4)
                            19110 ; 513  |#define HW_ARC_PORTSC1_OCC_BITPOS (5)
                            19111 ; 514  |#define HW_ARC_PORTSC1_FPR_BITPOS (6)
                            19112 ; 515  |#define HW_ARC_PORTSC1_SUSP_BITPOS (7)
                            19113 ; 516  |#define HW_ARC_PORTSC1_PR_BITPOS (8)
                            19114 ; 517  |#define HW_ARC_PORTSC1_HSP_BITPOS (9)
                            19115 ; 518  |#define HW_ARC_PORTSC1_LS_BITPOS (10)
                            19116 ; 519  |#define HW_ARC_PORTSC1_PP_BITPOS (12)
                            19117 ; 520  |#define HW_ARC_PORTSC1_PO_BITPOS (13)
                            19118 ; 521  |#define HW_ARC_PORTSC1_PIC_BITPOS (14)
                            19119 ; 522  |#define HW_ARC_PORTSC1_PTC_BITPOS (16)
                            19120 ; 523  |#define HW_ARC_PORTSC1_WKCN_BITPOS (20)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 320

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19121 ; 524  |#define HW_ARC_PORTSC1_WKDS_BITPOS (21)
                            19122 ; 525  |#define HW_ARC_PORTSC1_WKOC_BITPOS (22)
                            19123 ; 526  |#define HW_ARC_PORTSC1_PHCD_BITPOS (23)
                            19124 ; 527  |#define HW_ARC_PORTSC1_PFSC_BITPOS (24)
                            19125 ; 528  |#define HW_ARC_PORTSC1_PSPD_BITPOS (26)
                            19126 ; 529  |#define HW_ARC_PORTSC1_PTW_BITPOS (29)
                            19127 ; 530  |#define HW_ARC_PORTSC1_STS_BITPOS (30)
                            19128 ; 531  |#define HW_ARC_PORTSC1_PTS_BITPOS (31)
                            19129 ; 532  |
                            19130 ; 533  |#define HW_ARC_PORTSC1_CCS_SETMASK (1<<HW_ARC_PORTSC1_CCS_BITPOS)  
                            19131 ; 534  |#define HW_ARC_PORTSC1_CSC_SETMASK (1<<HW_ARC_PORTSC1_CSC_BITPOS)  
                            19132 ; 535  |#define HW_ARC_PORTSC1_PE_SETMASK (1<<HW_ARC_PORTSC1_PE_BITPOS)   
                            19133 ; 536  |#define HW_ARC_PORTSC1_PEC_SETMASK (1<<HW_ARC_PORTSC1_PEC_BITPOS)  
                            19134 ; 537  |#define HW_ARC_PORTSC1_OCA_SETMASK (1<<HW_ARC_PORTSC1_OCA_BITPOS)  
                            19135 ; 538  |#define HW_ARC_PORTSC1_OCC_SETMASK (1<<HW_ARC_PORTSC1_OCC_BITPOS)  
                            19136 ; 539  |#define HW_ARC_PORTSC1_FPR_SETMASK (1<<HW_ARC_PORTSC1_FPR_BITPOS)  
                            19137 ; 540  |#define HW_ARC_PORTSC1_SUSP_SETMASK (1<<HW_ARC_PORTSC1_SUSP_BITPOS)
                            19138 ; 541  |#define HW_ARC_PORTSC1_PR_SETMASK (1<<HW_ARC_PORTSC1_PR_BITPOS)   
                            19139 ; 542  |#define HW_ARC_PORTSC1_HSP_SETMASK (1<<HW_ARC_PORTSC1_HSP_BITPOS)  
                            19140 ; 543  |#define HW_ARC_PORTSC1_LS_SETMASK (3<<HW_ARC_PORTSC1_LS_BITPOS)   
                            19141 ; 544  |#define HW_ARC_PORTSC1_PP_SETMASK (1<<HW_ARC_PORTSC1_PP_BITPOS)   
                            19142 ; 545  |#define HW_ARC_PORTSC1_PO_SETMASK (1<<HW_ARC_PORTSC1_PO_BITPOS)   
                            19143 ; 546  |#define HW_ARC_PORTSC1_PIC_SETMASK (3<<HW_ARC_PORTSC1_PIC_BITPOS)  
                            19144 ; 547  |#define HW_ARC_PORTSC1_PTC_SETMASK (15<<HW_ARC_PORTSC1_PTC_BITPOS) 
                            19145 ; 548  |#define HW_ARC_PORTSC1_WKCN_SETMASK (1<<HW_ARC_PORTSC1_WKCN_BITPOS)
                            19146 ; 549  |#define HW_ARC_PORTSC1_WKDS_SETMASK (1<<HW_ARC_PORTSC1_WKDS_BITPOS)
                            19147 ; 550  |#define HW_ARC_PORTSC1_WKOC_SETMASK (1<<HW_ARC_PORTSC1_WKOC_BITPOS)
                            19148 ; 551  |#define HW_ARC_PORTSC1_PHCD_SETMASK (1<<HW_ARC_PORTSC1_PHCD_BITPOS)
                            19149 ; 552  |
                            19150 ; 553  |// We need to equate the following label like this due to a sign extension problem
                            19151 ; 554  |// if equated like so (1<<HW_ARC_PORTSC1_PFSC_SETMASK)
                            19152 ; 555  |#define HW_ARC_PORTSC1_PFSC_SETMASK (0x01000000)
                            19153 ; 556  |
                            19154 ; 557  |#define HW_ARC_PORTSC1_PSPD_SETMASK (3<<HW_ARC_PORTSC1_PSPD_BITPOS)
                            19155 ; 558  |#define HW_ARC_PORTSC1_PTW_SETMASK (1<<HW_ARC_PORTSC1_PTW_BITPOS)  
                            19156 ; 559  |#define HW_ARC_PORTSC1_STS_SETMASK (1<<HW_ARC_PORTSC1_STS_BITPOS)  
                            19157 ; 560  |#define HW_ARC_PORTSC1_PTS_SETMASK (1<<HW_ARC_PORTSC1_PTS_BITPOS)  
                            19158 ; 561  |
                            19159 ; 562  |#define HW_ARC_PORTSC1_CCS_CLRMASK (~(WORD)HW_ARC_PORTSC1_CCS_SETMASK)   
                            19160 ; 563  |#define HW_ARC_PORTSC1_CSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_CSC_SETMASK)   
                            19161 ; 564  |#define HW_ARC_PORTSC1_PE_CLRMASK (~(WORD)HW_ARC_PORTSC1_PE_SETMASK)    
                            19162 ; 565  |#define HW_ARC_PORTSC1_PEC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PEC_SETMASK)   
                            19163 ; 566  |#define HW_ARC_PORTSC1_OCA_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCA_SETMASK)   
                            19164 ; 567  |#define HW_ARC_PORTSC1_OCC_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCC_SETMASK)   
                            19165 ; 568  |#define HW_ARC_PORTSC1_FPR_CLRMASK (~(WORD)HW_ARC_PORTSC1_FPR_SETMASK)   
                            19166 ; 569  |#define HW_ARC_PORTSC1_SUSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_SUSP_SETMASK)
                            19167 ; 570  |#define HW_ARC_PORTSC1_PR_CLRMASK (~(WORD)HW_ARC_PORTSC1_PR_SETMASK)    
                            19168 ; 571  |#define HW_ARC_PORTSC1_HSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_HSP_SETMASK)   
                            19169 ; 572  |#define HW_ARC_PORTSC1_LS_CLRMASK (~(WORD)HW_ARC_PORTSC1_LS_SETMASK)    
                            19170 ; 573  |#define HW_ARC_PORTSC1_PP_CLRMASK (~(WORD)HW_ARC_PORTSC1_PP_SETMASK)    
                            19171 ; 574  |#define HW_ARC_PORTSC1_PO_CLRMASK (~(WORD)HW_ARC_PORTSC1_PO_SETMASK)    
                            19172 ; 575  |#define HW_ARC_PORTSC1_PIC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PIC_SETMASK)   
                            19173 ; 576  |#define HW_ARC_PORTSC1_PTC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTC_SETMASK)   
                            19174 ; 577  |#define HW_ARC_PORTSC1_WKCN_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKCN_SETMASK)
                            19175 ; 578  |#define HW_ARC_PORTSC1_WKDS_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKDS_SETMASK)
                            19176 ; 579  |#define HW_ARC_PORTSC1_WKOC_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKOC_SETMASK)
                            19177 ; 580  |#define HW_ARC_PORTSC1_PHCD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PHCD_SETMASK)
                            19178 ; 581  |#define HW_ARC_PORTSC1_PFSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PFSC_SETMASK)
                            19179 ; 582  |#define HW_ARC_PORTSC1_PSPD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PSPD_SETMASK)
                            19180 ; 583  |#define HW_ARC_PORTSC1_PTW_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTW_SETMASK)   
                            19181 ; 584  |#define HW_ARC_PORTSC1_STS_CLRMASK (~(WORD)HW_ARC_PORTSC1_STS_SETMASK)   
                            19182 ; 585  |#define HW_ARC_PORTSC1_PTS_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTS_SETMASK)   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 321

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19183 ; 586  |
                            19184 ; 587  |typedef union               
                            19185 ; 588  |{
                            19186 ; 589  |    struct {
                            19187 ; 590  |        int CCS             :1;
                            19188 ; 591  |        int CSC             :1;
                            19189 ; 592  |        int PE              :1;
                            19190 ; 593  |        int PEC             :1;
                            19191 ; 594  |        int OCA             :1;
                            19192 ; 595  |        int OCC             :1;
                            19193 ; 596  |        int FPR             :1;
                            19194 ; 597  |        int SUSP            :1;
                            19195 ; 598  |        int PR              :1;
                            19196 ; 599  |        int HSP             :1;
                            19197 ; 600  |        int LS              :2;
                            19198 ; 601  |        int PP              :1;
                            19199 ; 602  |        int PO              :1;
                            19200 ; 603  |        int PIC             :2;
                            19201 ; 604  |        int PTC             :4;
                            19202 ; 605  |        int WKCN            :1;
                            19203 ; 606  |        int WKDS            :1;
                            19204 ; 607  |        int WKOC            :1;
                            19205 ; 608  |        int PHCD            :1;
                            19206 ; 609  |        int PFSC            :1;
                            19207 ; 610  |        int                 :1;
                            19208 ; 611  |        int PSPD            :2;
                            19209 ; 612  |        int                 :1;
                            19210 ; 613  |        int PTW             :1;
                            19211 ; 614  |        int STS             :1;
                            19212 ; 615  |        int PTS             :1;
                            19213 ; 616  |        int                 :16;
                            19214 ; 617  |    } B;
                            19215 ; 618  |    DWORD I;
                            19216 ; 619  |} portsc1_type;
                            19217 ; 620  |//#define HW_ARC_PORTSC1 (*(volatile portsc1_type _X*) (HW_ARC_BASEADDR+0x184))    
                            19218 ; 621  |
                            19219 ; 622  |
                            19220 ; 623  |/////////////////////////////////////////////////////////////////////////////////
                            19221 ; 624  |//  USB ARC Register USB Device Mode (HW_ARC_USBMODE)
                            19222 ; 625  |
                            19223 ; 626  |#define HW_ARC_USBMODE_CM_BITPOS (0)
                            19224 ; 627  |#define HW_ARC_USBMODE_ES_BITPOS (2)
                            19225 ; 628  |
                            19226 ; 629  |#define HW_ARC_USBMODE_CM_SETMASK (3<<HW_ARC_USBMODE_CM_BITPOS)   
                            19227 ; 630  |#define HW_ARC_USBMODE_ES_SETMASK (1<<HW_ARC_USBMODE_ES_BITPOS)   
                            19228 ; 631  |
                            19229 ; 632  |#define HW_ARC_USBMODE_CM_CLRMASK (~(WORD)HW_ARC_USBMODE_CM_SETMASK) 
                            19230 ; 633  |#define HW_ARC_USBMODE_ES_CLRMASK (~(WORD)HW_ARC_USBMODE_ES_SETMASK)    
                            19231 ; 634  |
                            19232 ; 635  |typedef union               
                            19233 ; 636  |{
                            19234 ; 637  |    struct {
                            19235 ; 638  |        int CM              :2;
                            19236 ; 639  |        int ES              :1;
                            19237 ; 640  |        int                 :46;
                            19238 ; 641  |    } B;
                            19239 ; 642  |    DWORD I;
                            19240 ; 643  |} usbmode_type;
                            19241 ; 644  |//#define HW_ARC_USBMODE (*(volatile usbmode_type _X*) (HW_ARC_BASEADDR+0x1a8))    
                            19242 ; 645  |
                            19243 ; 646  |
                            19244 ; 647  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 322

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19245 ; 648  |//  The following endpoint equates are common for the following registers
                            19246 ; 649  |
                            19247 ; 650  |#define ENDPOINT0_BITPOS (0)
                            19248 ; 651  |#define ENDPOINT1_BITPOS (1)
                            19249 ; 652  |#define ENDPOINT2_BITPOS (2)
                            19250 ; 653  |#define ENDPOINT3_BITPOS (3)
                            19251 ; 654  |#define ENDPOINT4_BITPOS (4)
                            19252 ; 655  |#define ENDPOINT5_BITPOS (5)
                            19253 ; 656  |#define ENDPOINT6_BITPOS (6)
                            19254 ; 657  |#define ENDPOINT7_BITPOS (7)
                            19255 ; 658  |#define ENDPOINT8_BITPOS (8)
                            19256 ; 659  |#define ENDPOINT9_BITPOS (9)
                            19257 ; 660  |#define ENDPOINT10_BITPOS (10)
                            19258 ; 661  |#define ENDPOINT11_BITPOS (11)
                            19259 ; 662  |#define ENDPOINT12_BITPOS (12)
                            19260 ; 663  |#define ENDPOINT13_BITPOS (13)
                            19261 ; 664  |#define ENDPOINT14_BITPOS (14)
                            19262 ; 665  |#define ENDPOINT15_BITPOS (15)
                            19263 ; 666  |
                            19264 ; 667  |#define ENDPOINT0_SETMASK (1<<ENDPOINT0_BITPOS)
                            19265 ; 668  |#define ENDPOINT1_SETMASK (1<<ENDPOINT1_BITPOS)
                            19266 ; 669  |#define ENDPOINT2_SETMASK (1<<ENDPOINT2_BITPOS)
                            19267 ; 670  |#define ENDPOINT3_SETMASK (1<<ENDPOINT3_BITPOS)
                            19268 ; 671  |#define ENDPOINT4_SETMASK (1<<ENDPOINT4_BITPOS)
                            19269 ; 672  |#define ENDPOINT5_SETMASK (1<<ENDPOINT5_BITPOS)
                            19270 ; 673  |#define ENDPOINT6_SETMASK (1<<ENDPOINT6_BITPOS)
                            19271 ; 674  |#define ENDPOINT7_SETMASK (1<<ENDPOINT7_BITPOS)
                            19272 ; 675  |#define ENDPOINT8_SETMASK (1<<ENDPOINT8_BITPOS)
                            19273 ; 676  |#define ENDPOINT9_SETMASK (1<<ENDPOINT9_BITPOS)
                            19274 ; 677  |#define ENDPOINT10_SETMASK (1<<ENDPOINT10_BITPOS)
                            19275 ; 678  |#define ENDPOINT11_SETMASK (1<<ENDPOINT11_BITPOS)
                            19276 ; 679  |#define ENDPOINT12_SETMASK (1<<ENDPOINT12_BITPOS)
                            19277 ; 680  |#define ENDPOINT13_SETMASK (1<<ENDPOINT13_BITPOS)
                            19278 ; 681  |#define ENDPOINT14_SETMASK (1<<ENDPOINT14_BITPOS)
                            19279 ; 682  |#define ENDPOINT15_SETMASK (1<<ENDPOINT15_BITPOS)
                            19280 ; 683  |
                            19281 ; 684  |#define ENDPOINT0_CLRMASK (~(WORD)ENDPOINT0_SETMASK)    
                            19282 ; 685  |#define ENDPOINT1_CLRMASK (~(WORD)ENDPOINT1_SETMASK)    
                            19283 ; 686  |#define ENDPOINT2_CLRMASK (~(WORD)ENDPOINT2_SETMASK)    
                            19284 ; 687  |#define ENDPOINT3_CLRMASK (~(WORD)ENDPOINT3_SETMASK)    
                            19285 ; 688  |#define ENDPOINT4_CLRMASK (~(WORD)ENDPOINT4_SETMASK)    
                            19286 ; 689  |#define ENDPOINT5_CLRMASK (~(WORD)ENDPOINT5_SETMASK)    
                            19287 ; 690  |#define ENDPOINT6_CLRMASK (~(WORD)ENDPOINT6_SETMASK)    
                            19288 ; 691  |#define ENDPOINT7_CLRMASK (~(WORD)ENDPOINT7_SETMASK)    
                            19289 ; 692  |#define ENDPOINT8_CLRMASK (~(WORD)ENDPOINT8_SETMASK)    
                            19290 ; 693  |#define ENDPOINT9_CLRMASK (~(WORD)ENDPOINT9_SETMASK)    
                            19291 ; 694  |#define ENDPOINT10_CLRMASK (~(WORD)ENDPOINT10_SETMASK)
                            19292 ; 695  |#define ENDPOINT11_CLRMASK (~(WORD)ENDPOINT11_SETMASK)
                            19293 ; 696  |#define ENDPOINT12_CLRMASK (~(WORD)ENDPOINT12_SETMASK)
                            19294 ; 697  |#define ENDPOINT13_CLRMASK (~(WORD)ENDPOINT13_SETMASK)
                            19295 ; 698  |#define ENDPOINT14_CLRMASK (~(WORD)ENDPOINT14_SETMASK)
                            19296 ; 699  |#define ENDPOINT15_CLRMASK (~(WORD)ENDPOINT15_SETMASK)
                            19297 ; 700  |
                            19298 ; 701  |typedef union               
                            19299 ; 702  |{
                            19300 ; 703  |    struct {
                            19301 ; 704  |        int EP0              :1;
                            19302 ; 705  |        int EP1              :1;
                            19303 ; 706  |        int EP2              :1;
                            19304 ; 707  |        int EP3              :1;
                            19305 ; 708  |        int EP4              :1;
                            19306 ; 709  |        int EP5              :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 323

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19307 ; 710  |        int EP6              :1;
                            19308 ; 711  |        int EP7              :1;
                            19309 ; 712  |        int EP8              :1;
                            19310 ; 713  |        int EP9              :1;
                            19311 ; 714  |        int EP10             :1;
                            19312 ; 715  |        int EP11             :1;
                            19313 ; 716  |        int EP12             :1;
                            19314 ; 717  |        int EP13             :1;
                            19315 ; 718  |        int EP14             :1;
                            19316 ; 719  |        int EP15             :1;
                            19317 ; 720  |        int                  :32;
                            19318 ; 721  |    } B;
                            19319 ; 722  |    DWORD I;
                            19320 ; 723  |} endpsetupstat_type;
                            19321 ; 724  |
                            19322 ; 725  |//#define HW_ARC_ENDPTSETUPSTAT (*(volatile endpsetupstat_type _X*) (HW_ARC_BASEADDR+0x1ac
                                  ))    
                            19323 ; 726  |
                            19324 ; 727  |typedef union               
                            19325 ; 728  |{
                            19326 ; 729  |    struct {
                            19327 ; 730  |        int EP0              :1;
                            19328 ; 731  |        int EP1              :1;
                            19329 ; 732  |        int EP2              :1;
                            19330 ; 733  |        int EP3              :1;
                            19331 ; 734  |        int EP4              :1;
                            19332 ; 735  |        int EP5              :1;
                            19333 ; 736  |        int EP6              :1;
                            19334 ; 737  |        int EP7              :1;
                            19335 ; 738  |        int EP8              :1;
                            19336 ; 739  |        int EP9              :1;
                            19337 ; 740  |        int EP10             :1;
                            19338 ; 741  |        int EP11             :1;
                            19339 ; 742  |        int EP12             :1;
                            19340 ; 743  |        int EP13             :1;
                            19341 ; 744  |        int EP14             :1;
                            19342 ; 745  |        int EP15             :1;
                            19343 ; 746  |        int                  :8;
                            19344 ; 747  |    } B;
                            19345 ; 748  |    WORD I;
                            19346 ; 749  |} endpt_type;
                            19347 
                            19385 
                            19386 ; 750  |
                            19387 ; 751  |typedef union
                            19388 ; 752  |{
                            19389 ; 753  |   struct {
                            19390 ; 754  |       endpt_type  RX;
                            19391 ; 755  |       endpt_type  TX;
                            19392 ; 756  |   } W;
                            19393 ; 757  |   DWORD DW;
                            19394 ; 758  |} endptrxtx_type;
                            19395 ; 759  |
                            19396 ; 760  |//#define HW_ARC_ENDPTPRIME    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b0))   
                                   
                            19397 ; 761  |//#define HW_ARC_ENDPTFLUSH    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b4))   
                                   
                            19398 ; 762  |//#define HW_ARC_ENDPTSTAT     (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b8))   
                                   
                            19399 ; 763  |//#define HW_ARC_ENDPTCOMPLETE (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1bc))   
                                   
                            19400 ; 764  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 324

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19401 ; 765  |
                            19402 ; 766  |
                            19403 ; 767  |/////////////////////////////////////////////////////////////////////////////////
                            19404 ; 768  |//  USB ARC Register Endpoint control (HW_ARC_ENDPTCTRL)
                            19405 ; 769  |
                            19406 ; 770  |#define HW_ARC_ENDPTCTRL_RXS_BITPOS (0)
                            19407 ; 771  |#define HW_ARC_ENDPTCTRL_RXD_BITPOS (1)
                            19408 ; 772  |#define HW_ARC_ENDPTCTRL_RXT_BITPOS (2)
                            19409 ; 773  |#define HW_ARC_ENDPTCTRL_RXI_BITPOS (5)
                            19410 ; 774  |#define HW_ARC_ENDPTCTRL_RXR_BITPOS (6)
                            19411 ; 775  |#define HW_ARC_ENDPTCTRL_RXE_BITPOS (7)
                            19412 ; 776  |#define HW_ARC_ENDPTCTRL_TXS_BITPOS (16)
                            19413 ; 777  |#define HW_ARC_ENDPTCTRL_TXD_BITPOS (17)
                            19414 ; 778  |#define HW_ARC_ENDPTCTRL_TXT_BITPOS (18)
                            19415 ; 779  |#define HW_ARC_ENDPTCTRL_TXI_BITPOS (21)
                            19416 ; 780  |#define HW_ARC_ENDPTCTRL_TXR_BITPOS (22)
                            19417 ; 781  |#define HW_ARC_ENDPTCTRL_TXE_BITPOS (23)
                            19418 ; 782  |
                            19419 ; 783  |#define HW_ARC_ENDPTCTRL_RXS_SETMASK (1<<HW_ARC_ENDPTCTRL_RXS_BITPOS)
                            19420 ; 784  |#define HW_ARC_ENDPTCTRL_RXD_SETMASK (1<<HW_ARC_ENDPTCTRL_RXD_BITPOS)
                            19421 ; 785  |#define HW_ARC_ENDPTCTRL_RXT_SETMASK (3<<HW_ARC_ENDPTCTRL_RXT_BITPOS)
                            19422 ; 786  |#define HW_ARC_ENDPTCTRL_RXI_SETMASK (1<<HW_ARC_ENDPTCTRL_RXI_BITPOS)
                            19423 ; 787  |#define HW_ARC_ENDPTCTRL_RXR_SETMASK (1<<HW_ARC_ENDPTCTRL_RXR_BITPOS)
                            19424 ; 788  |#define HW_ARC_ENDPTCTRL_RXE_SETMASK (1<<HW_ARC_ENDPTCTRL_RXE_BITPOS)
                            19425 ; 789  |#define HW_ARC_ENDPTCTRL_TXS_SETMASK (1<<HW_ARC_ENDPTCTRL_TXS_BITPOS)
                            19426 ; 790  |#define HW_ARC_ENDPTCTRL_TXD_SETMASK (1<<HW_ARC_ENDPTCTRL_TXD_BITPOS)
                            19427 ; 791  |#define HW_ARC_ENDPTCTRL_TXT_SETMASK (3<<HW_ARC_ENDPTCTRL_TXT_BITPOS)
                            19428 ; 792  |#define HW_ARC_ENDPTCTRL_TXI_SETMASK (1<<HW_ARC_ENDPTCTRL_TXI_BITPOS)
                            19429 ; 793  |#define HW_ARC_ENDPTCTRL_TXR_SETMASK (1<<HW_ARC_ENDPTCTRL_TXR_BITPOS)
                            19430 ; 794  |
                            19431 ; 795  |// We need to equate the following label like this due to a sign extension problem
                            19432 ; 796  |// if equated like so (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            19433 ; 797  |#define HW_ARC_ENDPTCTRL_TXE_SETMASK (0x00800000)
                            19434 ; 798  |//HW_ARC_ENDPTCTRL_TXE_SETMASK    equ     (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            19435 ; 799  |
                            19436 ; 800  |#define HW_ARC_ENDPTCTRL_RXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXS_SETMASK)
                            19437 ; 801  |#define HW_ARC_ENDPTCTRL_RXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXD_SETMASK)
                            19438 ; 802  |#define HW_ARC_ENDPTCTRL_RXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXT_SETMASK)
                            19439 ; 803  |#define HW_ARC_ENDPTCTRL_RXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXI_SETMASK)
                            19440 ; 804  |#define HW_ARC_ENDPTCTRL_RXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXR_SETMASK)
                            19441 ; 805  |#define HW_ARC_ENDPTCTRL_RXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXE_SETMASK)
                            19442 ; 806  |#define HW_ARC_ENDPTCTRL_TXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXS_SETMASK)
                            19443 ; 807  |#define HW_ARC_ENDPTCTRL_TXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXD_SETMASK)
                            19444 ; 808  |#define HW_ARC_ENDPTCTRL_TXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXT_SETMASK)
                            19445 ; 809  |#define HW_ARC_ENDPTCTRL_TXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXI_SETMASK)
                            19446 ; 810  |#define HW_ARC_ENDPTCTRL_TXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXR_SETMASK)
                            19447 ; 811  |#define HW_ARC_ENDPTCTRL_TXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXE_SETMASK)
                            19448 ; 812  |
                            19449 ; 813  |
                            19450 ; 814  |typedef union               
                            19451 ; 815  |{
                            19452 ; 816  |    struct {
                            19453 ; 817  |        int RXS             :1;
                            19454 ; 818  |        int RXD             :1;
                            19455 ; 819  |        int RXT             :2;
                            19456 ; 820  |        int                 :1;
                            19457 ; 821  |        int RXI             :1;
                            19458 ; 822  |        int RXR             :1;
                            19459 ; 823  |        int RXE             :1;
                            19460 ; 824  |        int                 :8;
                            19461 ; 825  |        int TXS             :1;
                            19462 ; 826  |        int TXD             :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 325

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19463 ; 827  |        int TXT             :2;
                            19464 ; 828  |        int                 :1;
                            19465 ; 829  |        int TXI             :1;
                            19466 ; 830  |        int TXR             :1;
                            19467 ; 831  |        int TXE             :1;
                            19468 ; 832  |        int                 :24;
                            19469 ; 833  |    } B;
                            19470 ; 834  |    DWORD I;
                            19471 ; 835  |} endptctrl_type;
                            19472 ; 836  |//#define HW_ARC_ENDPTCTRL[n] (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x1c0+((n)*4)
                                  ))    
                            19473 ; 837  |
                            19474 ; 838  |#endif
                            19475 ; 839  |
                            19476 ; 840  |
                            19477 
                            19479 
                            19480 ; 37   |#include "regsusb20phy.h"
                            19481 
                            19483 
                            19484 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19485 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2005
                            19486 ; 3    |//;  File        : regsusbphy.inc
                            19487 ; 4    |//;  Description : USB20 PHY Register definition
                            19488 ; 5    |//;  Updated 2.23.2003 By M. Henson
                            19489 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19490 ; 7    |
                            19491 ; 8    |// The following naming conventions are followed in this file.
                            19492 ; 9    |// All registers are named using the format...
                            19493 ; 10   |//     HW_<module>_<regname>
                            19494 ; 11   |// where <module> is the module name which can be any of the following...
                            19495 ; 12   |//     USB20
                            19496 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            19497 ; 14   |// module name includes a number starting from 0 for the first instance of
                            19498 ; 15   |// that module)
                            19499 ; 16   |// <regname> is the specific register within that module
                            19500 ; 17   |// We also define the following...
                            19501 ; 18   |//     HW_<module>_<regname>_BITPOS
                            19502 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            19503 ; 20   |//     HW_<module>_<regname>_SETMASK
                            19504 ; 21   |// which does something else, and
                            19505 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            19506 ; 23   |// which does something else.
                            19507 ; 24   |// Other rules
                            19508 ; 25   |//     All caps
                            19509 ; 26   |//     Numeric identifiers start at 0
                            19510 ; 27   |
                            19511 ; 28   |#if !(defined(regsusbphyinc))
                            19512 ; 29   |#define regsusbphyinc 1
                            19513 ; 30   |
                            19514 ; 31   |#include "types.h"
                            19515 
                            19517 
                            19518 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            19519 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            19520 ; 3    |//
                            19521 ; 4    |// Filename: types.h
                            19522 ; 5    |// Description: Standard data types
                            19523 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            19524 ; 7    |
                            19525 ; 8    |#ifndef _TYPES_H
                            19526 ; 9    |#define _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 326

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19527 ; 10   |
                            19528 ; 11   |// TODO:  move this outta here!
                            19529 ; 12   |#if !defined(NOERROR)
                            19530 ; 13   |#define NOERROR 0
                            19531 ; 14   |#define SUCCESS 0
                            19532 ; 15   |#endif 
                            19533 ; 16   |#if !defined(SUCCESS)
                            19534 ; 17   |#define SUCCESS  0
                            19535 ; 18   |#endif
                            19536 ; 19   |#if !defined(ERROR)
                            19537 ; 20   |#define ERROR   -1
                            19538 ; 21   |#endif
                            19539 ; 22   |#if !defined(FALSE)
                            19540 ; 23   |#define FALSE 0
                            19541 ; 24   |#endif
                            19542 ; 25   |#if !defined(TRUE)
                            19543 ; 26   |#define TRUE  1
                            19544 ; 27   |#endif
                            19545 ; 28   |
                            19546 ; 29   |#if !defined(NULL)
                            19547 ; 30   |#define NULL 0
                            19548 ; 31   |#endif
                            19549 ; 32   |
                            19550 ; 33   |#define MAX_INT     0x7FFFFF
                            19551 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            19552 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            19553 ; 36   |#define MAX_ULONG   (-1) 
                            19554 ; 37   |
                            19555 ; 38   |#define WORD_SIZE   24              // word size in bits
                            19556 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            19557 ; 40   |
                            19558 ; 41   |
                            19559 ; 42   |#define BYTE    unsigned char       // btVarName
                            19560 ; 43   |#define CHAR    signed char         // cVarName
                            19561 ; 44   |#define USHORT  unsigned short      // usVarName
                            19562 ; 45   |#define SHORT   unsigned short      // sVarName
                            19563 ; 46   |#define WORD    unsigned int        // wVarName
                            19564 ; 47   |#define INT     signed int          // iVarName
                            19565 ; 48   |#define DWORD   unsigned long       // dwVarName
                            19566 ; 49   |#define LONG    signed long         // lVarName
                            19567 ; 50   |#define BOOL    unsigned int        // bVarName
                            19568 ; 51   |#define FRACT   _fract              // frVarName
                            19569 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            19570 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            19571 ; 54   |#define FLOAT   float               // fVarName
                            19572 ; 55   |#define DBL     double              // dVarName
                            19573 ; 56   |#define ENUM    enum                // eVarName
                            19574 ; 57   |#define CMX     _complex            // cmxVarName
                            19575 ; 58   |typedef WORD UCS3;                   // 
                            19576 ; 59   |
                            19577 ; 60   |#define UINT16  unsigned short
                            19578 ; 61   |#define UINT8   unsigned char   
                            19579 ; 62   |#define UINT32  unsigned long
                            19580 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            19581 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            19582 ; 65   |#define WCHAR   UINT16
                            19583 ; 66   |
                            19584 ; 67   |//UINT128 is 16 bytes or 6 words
                            19585 ; 68   |typedef struct UINT128_3500 {   
                            19586 ; 69   |    int val[6];     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 327

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19587 ; 70   |} UINT128_3500;
                            19588 ; 71   |
                            19589 ; 72   |#define UINT128   UINT128_3500
                            19590 ; 73   |
                            19591 ; 74   |// Little endian word packed byte strings:   
                            19592 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19593 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19594 ; 77   |// Little endian word packed byte strings:   
                            19595 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19596 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19597 ; 80   |
                            19598 ; 81   |// Declare Memory Spaces To Use When Coding
                            19599 ; 82   |// A. Sector Buffers
                            19600 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            19601 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            19602 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            19603 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            19604 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            19605 ; 88   |// B. Media DDI Memory
                            19606 ; 89   |#define MEDIA_DDI_MEM _Y
                            19607 ; 90   |
                            19608 ; 91   |
                            19609 ; 92   |
                            19610 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            19611 ; 94   |// Examples of circular pointers:
                            19612 ; 95   |//    INT CIRC cpiVarName
                            19613 ; 96   |//    DWORD CIRC cpdwVarName
                            19614 ; 97   |
                            19615 ; 98   |#define RETCODE INT                 // rcVarName
                            19616 ; 99   |
                            19617 ; 100  |// generic bitfield structure
                            19618 ; 101  |struct Bitfield {
                            19619 ; 102  |    unsigned int B0  :1;
                            19620 ; 103  |    unsigned int B1  :1;
                            19621 ; 104  |    unsigned int B2  :1;
                            19622 ; 105  |    unsigned int B3  :1;
                            19623 ; 106  |    unsigned int B4  :1;
                            19624 ; 107  |    unsigned int B5  :1;
                            19625 ; 108  |    unsigned int B6  :1;
                            19626 ; 109  |    unsigned int B7  :1;
                            19627 ; 110  |    unsigned int B8  :1;
                            19628 ; 111  |    unsigned int B9  :1;
                            19629 ; 112  |    unsigned int B10 :1;
                            19630 ; 113  |    unsigned int B11 :1;
                            19631 ; 114  |    unsigned int B12 :1;
                            19632 ; 115  |    unsigned int B13 :1;
                            19633 ; 116  |    unsigned int B14 :1;
                            19634 ; 117  |    unsigned int B15 :1;
                            19635 ; 118  |    unsigned int B16 :1;
                            19636 ; 119  |    unsigned int B17 :1;
                            19637 ; 120  |    unsigned int B18 :1;
                            19638 ; 121  |    unsigned int B19 :1;
                            19639 ; 122  |    unsigned int B20 :1;
                            19640 ; 123  |    unsigned int B21 :1;
                            19641 ; 124  |    unsigned int B22 :1;
                            19642 ; 125  |    unsigned int B23 :1;
                            19643 ; 126  |};
                            19644 ; 127  |
                            19645 ; 128  |union BitInt {
                            19646 ; 129  |        struct Bitfield B;
                            19647 ; 130  |        int        I;
                            19648 ; 131  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 328

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19649 ; 132  |
                            19650 ; 133  |#define MAX_MSG_LENGTH 10
                            19651 ; 134  |struct CMessage
                            19652 ; 135  |{
                            19653 ; 136  |        unsigned int m_uLength;
                            19654 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            19655 ; 138  |};
                            19656 ; 139  |
                            19657 ; 140  |typedef struct {
                            19658 ; 141  |    WORD m_wLength;
                            19659 ; 142  |    WORD m_wMessage;
                            19660 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            19661 ; 144  |} Message;
                            19662 ; 145  |
                            19663 ; 146  |struct MessageQueueDescriptor
                            19664 ; 147  |{
                            19665 ; 148  |        int *m_pBase;
                            19666 ; 149  |        int m_iModulo;
                            19667 ; 150  |        int m_iSize;
                            19668 ; 151  |        int *m_pHead;
                            19669 ; 152  |        int *m_pTail;
                            19670 ; 153  |};
                            19671 ; 154  |
                            19672 ; 155  |struct ModuleEntry
                            19673 ; 156  |{
                            19674 ; 157  |    int m_iSignaledEventMask;
                            19675 ; 158  |    int m_iWaitEventMask;
                            19676 ; 159  |    int m_iResourceOfCode;
                            19677 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            19678 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            19679 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            19680 ; 163  |    int m_uTimeOutHigh;
                            19681 ; 164  |    int m_uTimeOutLow;
                            19682 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            19683 ; 166  |};
                            19684 ; 167  |
                            19685 ; 168  |union WaitMask{
                            19686 ; 169  |    struct B{
                            19687 ; 170  |        unsigned int m_bNone     :1;
                            19688 ; 171  |        unsigned int m_bMessage  :1;
                            19689 ; 172  |        unsigned int m_bTimer    :1;
                            19690 ; 173  |        unsigned int m_bButton   :1;
                            19691 ; 174  |    } B;
                            19692 ; 175  |    int I;
                            19693 ; 176  |} ;
                            19694 ; 177  |
                            19695 ; 178  |
                            19696 ; 179  |struct Button {
                            19697 ; 180  |        WORD wButtonEvent;
                            19698 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            19699 ; 182  |};
                            19700 ; 183  |
                            19701 ; 184  |struct Message {
                            19702 ; 185  |        WORD wMsgLength;
                            19703 ; 186  |        WORD wMsgCommand;
                            19704 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            19705 ; 188  |};
                            19706 ; 189  |
                            19707 ; 190  |union EventTypes {
                            19708 ; 191  |        struct CMessage msg;
                            19709 ; 192  |        struct Button Button ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 329

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19710 ; 193  |        struct Message Message;
                            19711 ; 194  |};
                            19712 ; 195  |
                            19713 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            19714 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            19715 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            19716 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            19717 ; 200  |
                            19718 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            19719 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            19720 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            19721 ; 204  |
                            19722 ; 205  |#if DEBUG
                            19723 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            19724 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            19725 ; 208  |#else 
                            19726 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            19727 ; 210  |#define DebugBuildAssert(x)    
                            19728 ; 211  |#endif
                            19729 ; 212  |
                            19730 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            19731 ; 214  |//  #pragma asm
                            19732 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            19733 ; 216  |//  #pragma endasm
                            19734 ; 217  |
                            19735 ; 218  |
                            19736 ; 219  |#ifdef COLOR_262K
                            19737 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            19738 ; 221  |#elif defined(COLOR_65K)
                            19739 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            19740 ; 223  |#else
                            19741 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            19742 ; 225  |#endif
                            19743 ; 226  |    
                            19744 ; 227  |#endif // #ifndef _TYPES_H
                            19745 
                            19747 
                            19748 ; 32   |
                            19749 ; 33   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19750 ; 34   |//   USB2.0 PHY STMP Registers 
                            19751 ; 35   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19752 ; 36   |#define HW_USBPHY_BASEADDR (0xF210)
                            19753 ; 37   |
                            19754 ; 38   |
                            19755 ; 39   |/////////////////////////////////////////////////////////////////////////////////
                            19756 ; 40   |//  USB PHY Powerdown Register (HW_USBPHYPWD) Bit Definitions
                            19757 ; 41   |
                            19758 ; 42   |#define HW_USBPHYPWD_TXDISCON1500_BITPOS (5)
                            19759 ; 43   |#define HW_USBPHYPWD_PLLVCOPWD_BITPOS (6)
                            19760 ; 44   |#define HW_USBPHYPWD_PLLVCPPWD_BITPOS (7)
                            19761 ; 45   |#define HW_USBPHYPWD_TXPWDFS_BITPOS (10)
                            19762 ; 46   |#define HW_USBPHYPWD_TXPWDIBIAS_BITPOS (11)
                            19763 ; 47   |#define HW_USBPHYPWD_TXPWDV2I_BITPOS (12)
                            19764 ; 48   |#define HW_USBPHYPWD_TXPWDVBG_BITPOS (13)
                            19765 ; 49   |#define HW_USBPHYPWD_TXPWDCOMP_BITPOS (14)
                            19766 ; 50   |#define HW_USBPHYPWD_RXPWDDISCONDET_BITPOS (16)
                            19767 ; 51   |#define HW_USBPHYPWD_RXPWDENV_BITPOS (17)
                            19768 ; 52   |#define HW_USBPHYPWD_RXPWD1PT1_BITPOS (18)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 330

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19769 ; 53   |#define HW_USBPHYPWD_RXPWDDIFF_BITPOS (19)
                            19770 ; 54   |#define HW_USBPHYPWD_RXPWDRX_BITPOS (20)
                            19771 ; 55   |#define HW_USBPHYPWD_PWDIBIAS_BITPOS (22)
                            19772 ; 56   |#define HW_USBPHYPWD_REGRESET_BITPOS (23)
                            19773 ; 57   |
                            19774 ; 58   |#define HW_USBPHYPWD_TXDISCON1500_SETMASK (1<<HW_USBPHYPWD_TXDISCON1500_BITPOS)
                            19775 ; 59   |#define HW_USBPHYPWD_PLLVCOPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCOPWD_BITPOS)
                            19776 ; 60   |#define HW_USBPHYPWD_PLLVCPPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCPPWD_BITPOS)
                            19777 ; 61   |#define HW_USBPHYPWD_TXPWDFS_SETMASK (1<<HW_USBPHYPWD_TXPWDFS_BITPOS)
                            19778 ; 62   |#define HW_USBPHYPWD_TXPWDIBIAS_SETMASK (1<<HW_USBPHYPWD_TXPWDIBIAS_BITPOS)
                            19779 ; 63   |#define HW_USBPHYPWD_TXPWDV2I_SETMASK (1<<HW_USBPHYPWD_TXPWDV2I_BITPOS)
                            19780 ; 64   |#define HW_USBPHYPWD_TXPWDVBG_SETMASK (1<<HW_USBPHYPWD_TXPWDVBG_BITPOS)
                            19781 ; 65   |#define HW_USBPHYPWD_TXPWDCOMP_SETMASK (1<<HW_USBPHYPWD_TXPWDCOMP_BITPOS)
                            19782 ; 66   |#define HW_USBPHYPWD_RXPWDDISCONDET_SETMASK (1<<HW_USBPHYPWD_RXPWDDISCONDET_BITPOS)
                            19783 ; 67   |#define HW_USBPHYPWD_RXPWDENV_SETMASK (1<<HW_USBPHYPWD_RXPWDENV_BITPOS)
                            19784 ; 68   |#define HW_USBPHYPWD_RXPWD1PT1_SETMASK (1<<HW_USBPHYPWD_RXPWD1PT1_BITPOS)
                            19785 ; 69   |#define HW_USBPHYPWD_RXPWDDIFF_SETMASK (1<<HW_USBPHYPWD_RXPWDDIFF_BITPOS)
                            19786 ; 70   |#define HW_USBPHYPWD_RXPWDRX_SETMASK (1<<HW_USBPHYPWD_RXPWDRX_BITPOS)
                            19787 ; 71   |#define HW_USBPHYPWD_PWDIBIAS_SETMASK (1<<HW_USBPHYPWD_PWDIBIAS_BITPOS)
                            19788 ; 72   |#define HW_USBPHYPWD_REGRESET_SETMASK (1<<HW_USBPHYPWD_REGRESET_BITPOS)
                            19789 ; 73   |
                            19790 ; 74   |#define HW_USBPHYPWD_TXDISCON1500_CLRMASK (~(WORD)HW_USBPHYPWD_TXDISCON1500_SETMASK)
                            19791 ; 75   |#define HW_USBPHYPWD_PLLVCOPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCOPWD_SETMASK)
                            19792 ; 76   |#define HW_USBPHYPWD_PLLVCPPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCPPWD_SETMASK)
                            19793 ; 77   |#define HW_USBPHYPWD_TXPWDFS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDFS_SETMASK)
                            19794 ; 78   |#define HW_USBPHYPWD_TXPWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDIBIAS_SETMASK)
                            19795 ; 79   |#define HW_USBPHYPWD_TXPWDV2I_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDV2I_SETMASK)
                            19796 ; 80   |#define HW_USBPHYPWD_TXPWDVBG_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDVBG_SETMASK)
                            19797 ; 81   |#define HW_USBPHYPWD_TXPWDCOMP_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDCOMP_SETMASK)
                            19798 ; 82   |#define HW_USBPHYPWD_RXPWDDISCONDET_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDISCONDET_SETMASK)
                            19799 ; 83   |#define HW_USBPHYPWD_RXPWDENV_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDENV_SETMASK)
                            19800 ; 84   |#define HW_USBPHYPWD_RXPWD1PT1_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWD1PT1_SETMASK)
                            19801 ; 85   |#define HW_USBPHYPWD_RXPWDDIFF_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDIFF_SETMASK)
                            19802 ; 86   |#define HW_USBPHYPWD_RXPWDRX_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDRX_SETMASK)
                            19803 ; 87   |#define HW_USBPHYPWD_PWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_PWDIBIAS_SETMASK)
                            19804 ; 88   |#define HW_USBPHYPWD_REGRESET_CLRMASK (~(WORD)HW_USBPHYPWD_REGRESET_SETMASK)
                            19805 ; 89   |
                            19806 ; 90   |typedef union               
                            19807 ; 91   |{
                            19808 ; 92   |    struct {
                            19809 ; 93   |        int RSVD0          :5;
                            19810 ; 94   |        int TXDISCON1500   :1;
                            19811 ; 95   |        int PLLVCOPWD      :1;
                            19812 ; 96   |        int PLLVCPPWD      :1;
                            19813 ; 97   |        int RSVD1          :2;
                            19814 ; 98   |        int TXPWDFS        :1;
                            19815 ; 99   |        int TXPWDIBIAS     :1;
                            19816 ; 100  |        int TXPWDV2I       :1;
                            19817 ; 101  |        int TXPWDVBG       :1;
                            19818 ; 102  |        int TXPWDCOMP      :1;
                            19819 ; 103  |        int RSVD2          :1;
                            19820 ; 104  |        int RXPWDDISCONDET :1;
                            19821 ; 105  |        int RXPWDENV       :1;
                            19822 ; 106  |        int RXPWD1PT1      :1;
                            19823 ; 107  |        int RXPWDDIFF      :1;
                            19824 ; 108  |        int RXPWDRX        :1;
                            19825 ; 109  |        int RSVD3          :1;
                            19826 ; 110  |        int PWDIBIAS       :1;
                            19827 ; 111  |        int REGRESET       :1;
                            19828 ; 112  |    } B;
                            19829 ; 113  |    int I;
                            19830 ; 114  |} usbphypwd_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 331

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19831 ; 115  |#define HW_USBPHYPWD      (*(volatile usbphypwd_type _X*) (HW_USBPHY_BASEADDR))    /* USB 
                                  PHY Powerdown Register */
                            19832 ; 116  |
                            19833 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            19834 ; 118  |//  USB PHY Transmit register (HW_USBPHYTX) Bit Definitions
                            19835 ; 119  |#define HW_USBPHYTX_TXCAL1500_BITPOS (0)
                            19836 ; 120  |#define HW_USBPHYTX_TXENCAL1500_BITPOS (5)
                            19837 ; 121  |#define HW_USBPHYTX_TXHSXCVR_BITPOS (6)
                            19838 ; 122  |#define HW_USBPHYTX_TXCALIBRATE_BITPOS (7)
                            19839 ; 123  |#define HW_USBPHYTX_TXCAL45DN_BITPOS (8)
                            19840 ; 124  |#define HW_USBPHYTX_TXENCAL45DN_BITPOS (13)
                            19841 ; 125  |#define HW_USBPHYTX_TXHSTERM_BITPOS (14)
                            19842 ; 126  |#define HW_USBPHYTX_TXSKEW_BITPOS (15)
                            19843 ; 127  |#define HW_USBPHYTX_TXCAL45DP_BITPOS (16)
                            19844 ; 128  |#define HW_USBPHYTX_TXENCAL45DP_BITPOS (21)
                            19845 ; 129  |#define HW_USBPHYTX_TXFSHIZ_BITPOS (22)
                            19846 ; 130  |#define HW_USBPHYTX_TXCOMPOUT_BITPOS (23)
                            19847 ; 131  |
                            19848 ; 132  |#define HW_USBPHYTX_TXCAL1500_WIDTH (4)
                            19849 ; 133  |#define HW_USBPHYTX_TXENCAL1500_WIDTH (1)
                            19850 ; 134  |#define HW_USBPHYTX_TXHSXCVR_WIDTH (1)
                            19851 ; 135  |#define HW_USBPHYTX_TXCALIBRATE_WIDTH (1)
                            19852 ; 136  |#define HW_USBPHYTX_TXCAL45DN_WIDTH (4)
                            19853 ; 137  |#define HW_USBPHYTX_TXENCAL45DN_WIDTH (1)
                            19854 ; 138  |#define HW_USBPHYTX_TXHSTERM_WIDTH (1)
                            19855 ; 139  |#define HW_USBPHYTX_TXSKEW_WIDTH (1)
                            19856 ; 140  |#define HW_USBPHYTX_TXCAL45DP_WIDTH (4)
                            19857 ; 141  |#define HW_USBPHYTX_TXENCAL45DP_WIDTH (1)
                            19858 ; 142  |#define HW_USBPHYTX_TXFSHIZ_WIDTH (1)
                            19859 ; 143  |#define HW_USBPHYTX_TXCOMPOUT_WIDTH (1)
                            19860 ; 144  |
                            19861 ; 145  |#define HW_USBPHYTX_TXCAL1500_SETMASK (((1<<HW_USBPHYTX_TXCAL1500_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL1500_BITPOS)
                            19862 ; 146  |#define HW_USBPHYTX_TXENCAL1500_SETMASK (((1<<HW_USBPHYTX_TXENCAL1500_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL1500_BITPOS)
                            19863 ; 147  |#define HW_USBPHYTX_TXHSXCVR_SETMASK (((1<<HW_USBPHYTX_TXHSXCVR_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  SXCVR_BITPOS)
                            19864 ; 148  |#define HW_USBPHYTX_TXCALIBRATE_SETMASK (((1<<HW_USBPHYTX_TXCALIBRATE_WIDTH)-1)<<HW_USBPHY
                                  TX_TXCALIBRATE_BITPOS)
                            19865 ; 149  |#define HW_USBPHYTX_TXCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXCAL45DN_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DN_BITPOS)
                            19866 ; 150  |#define HW_USBPHYTX_TXENCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DN_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DN_BITPOS)
                            19867 ; 151  |#define HW_USBPHYTX_TXHSTERM_SETMASK (((1<<HW_USBPHYTX_TXHSTERM_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  STERM_BITPOS)
                            19868 ; 152  |#define HW_USBPHYTX_TXSKEW_SETMASK (((1<<HW_USBPHYTX_TXSKEW_WIDTH)-1)<<HW_USBPHYTX_TXSKEW_
                                  BITPOS)
                            19869 ; 153  |#define HW_USBPHYTX_TXCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXCAL45DP_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DP_BITPOS)
                            19870 ; 154  |#define HW_USBPHYTX_TXENCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DP_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DP_BITPOS)
                            19871 ; 155  |#define HW_USBPHYTX_TXFSHIZ_SETMASK (((1<<HW_USBPHYTX_TXFSHIZ_WIDTH)-1)<<HW_USBPHYTX_TXFSH
                                  IZ_BITPOS)
                            19872 ; 156  |#define HW_USBPHYTX_TXCOMPOUT_SETMASK (((1<<HW_USBPHYTX_TXCOMPOUT_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCOMPOUT_BITPOS)
                            19873 ; 157  |
                            19874 ; 158  |#define HW_USBPHYTX_TXCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL1500_SETMASK)
                            19875 ; 159  |#define HW_USBPHYTX_TXENCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL1500_SETMASK)
                            19876 ; 160  |#define HW_USBPHYTX_TXHSXCVR_CLRMASK (~(WORD)HW_USBPHYTX_TXHSXCVR_SETMASK)
                            19877 ; 161  |#define HW_USBPHYTX_TXCALIBRATE_CLRMASK (~(WORD)HW_USBPHYTX_TXCALIBRATE_SETMASK)
                            19878 ; 162  |#define HW_USBPHYTX_TXCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DN_SETMASK)
                            19879 ; 163  |#define HW_USBPHYTX_TXENCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DN_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 332

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19880 ; 164  |#define HW_USBPHYTX_TXHSTERM_CLRMASK (~(WORD)HW_USBPHYTX_TXHSTERM_SETMASK)
                            19881 ; 165  |#define HW_USBPHYTX_TXSKEW_CLRMASK (~(WORD)HW_USBPHYTX_TXSKEW_SETMASK)
                            19882 ; 166  |#define HW_USBPHYTX_TXCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DP_SETMASK)
                            19883 ; 167  |#define HW_USBPHYTX_TXENCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DP_SETMASK)
                            19884 ; 168  |#define HW_USBPHYTX_TXFSHIZ_CLRMASK (~(WORD)HW_USBPHYTX_TXFSHIZ_SETMASK)
                            19885 ; 169  |#define HW_USBPHYTX_TXCOMPOUT_CLRMASK (~(WORD)HW_USBPHYTX_TXCOMPOUT_SETMASK)
                            19886 ; 170  |
                            19887 ; 171  |typedef union               
                            19888 ; 172  |{
                            19889 ; 173  |    struct {
                            19890 ; 174  |        int TXCAL1500          :4;
                            19891 ; 175  |        int RSVD0              :1;
                            19892 ; 176  |        int TXENCAL1500        :1;
                            19893 ; 177  |        int TXHSXCVR           :1;
                            19894 ; 178  |        int TXCALIBRATE        :1;
                            19895 ; 179  |        int TXCAL45DN          :4;
                            19896 ; 180  |        int RSVD1              :1;
                            19897 ; 181  |        int TXENCAL45DN        :1;
                            19898 ; 182  |        int TXHSTERM           :1;
                            19899 ; 183  |        int TXSKEW             :1;
                            19900 ; 184  |        int TXCAL45DP          :4;
                            19901 ; 185  |        int RSVD2              :1;
                            19902 ; 186  |        int TXENCAL45DP        :1;
                            19903 ; 187  |        int TXFSHIZ            :1;
                            19904 ; 188  |        int TXCOMPOUT          :1;
                            19905 ; 189  |    } B;
                            19906 ; 190  |    int I;
                            19907 ; 191  |} usbphytx_type;
                            19908 ; 192  |#define HW_USBPHYTX      (*(volatile usbphytx_type _X*) (HW_USBPHY_BASEADDR+1))    
                            19909 ; 193  |
                            19910 ; 194  |/////////////////////////////////////////////////////////////////////////////////
                            19911 ; 195  |//  USB PHY PLL register (HW_USBPHYPLL) Bit Definitions
                            19912 ; 196  |#define HW_USBPHYPLL_PLLV2ISEL_BITPOS (0)
                            19913 ; 197  |#define HW_USBPHYPLL_PLLCPDBLIP_BITPOS (5)
                            19914 ; 198  |#define HW_USBPHYPLL_PLLVCOCLK2_BITPOS (6)
                            19915 ; 199  |#define HW_USBPHYPLL_PLLVCOCLK24_BITPOS (7)
                            19916 ; 200  |#define HW_USBPHYPLL_PLLCPNSEL_BITPOS (8)
                            19917 ; 201  |#define HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS (12)
                            19918 ; 202  |#define HW_USBPHYPLL_PLLPFDRST_BITPOS (20)
                            19919 ; 203  |#define HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS (21)
                            19920 ; 204  |#define HW_USBPHYPLL_PLLVCOKSTART_BITPOS (22)
                            19921 ; 205  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS (23)
                            19922 ; 206  |
                            19923 ; 207  |#define HW_USBPHYPLL_PLLV2ISEL_WIDTH (4)
                            19924 ; 208  |#define HW_USBPHYPLL_PLLCPDBLIP_WIDTH (1)
                            19925 ; 209  |#define HW_USBPHYPLL_PLLVCOCLK2_WIDTH (1)
                            19926 ; 210  |#define HW_USBPHYPLL_PLLVCOCLK24_WIDTH (1)
                            19927 ; 211  |#define HW_USBPHYPLL_PLLCPNSEL_WIDTH (4)
                            19928 ; 212  |#define HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH (4)
                            19929 ; 213  |#define HW_USBPHYPLL_PLLPFDRST_WIDTH (1)
                            19930 ; 214  |#define HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH (1)
                            19931 ; 215  |#define HW_USBPHYPLL_PLLVCOKSTART_WIDTH (1)
                            19932 ; 216  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH (1)
                            19933 ; 217  |
                            19934 ; 218  |#define HW_USBPHYPLL_PLLV2ISEL_SETMASK (((1<<HW_USBPHYPLL_PLLV2ISEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLV2ISEL_BITPOS)
                            19935 ; 219  |#define HW_USBPHYPLL_PLLCPDBLIP_SETMASK (((1<<HW_USBPHYPLL_PLLCPDBLIP_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLCPDBLIP_BITPOS)
                            19936 ; 220  |#define HW_USBPHYPLL_PLLVCOCLK2_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK2_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLVCOCLK2_BITPOS)
                            19937 ; 221  |#define HW_USBPHYPLL_PLLVCOCLK24_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK24_WIDTH)-1)<<HW_USBP
                                  HYPLL_PLLVCOCLK24_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 333

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19938 ; 222  |#define HW_USBPHYPLL_PLLCPNSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCPNSEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLCPNSEL_BITPOS)
                            19939 ; 223  |#define HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLCLKDIVSEL_BITPOS)
                            19940 ; 224  |#define HW_USBPHYPLL_PLLPFDRST_SETMASK (((1<<HW_USBPHYPLL_PLLPFDRST_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLPFDRST_BITPOS)
                            19941 ; 225  |#define HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK (((1<<HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCPSHORTLFR_BITPOS)
                            19942 ; 226  |#define HW_USBPHYPLL_PLLVCOKSTART_SETMASK (((1<<HW_USBPHYPLL_PLLVCOKSTART_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLVCOKSTART_BITPOS)
                            19943 ; 227  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCLKDIVRSTZ_BITPOS)
                            19944 ; 228  |
                            19945 ; 229  |#define HW_USBPHYPLL_PLLV2ISEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLV2ISEL_SETMASK)
                            19946 ; 230  |#define HW_USBPHYPLL_PLLCPDBLIP_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPDBLIP_SETMASK)
                            19947 ; 231  |#define HW_USBPHYPLL_PLLVCOCLK2_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK2_SETMASK)
                            19948 ; 232  |#define HW_USBPHYPLL_PLLVCOCLK24_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK24_SETMASK)
                            19949 ; 233  |#define HW_USBPHYPLL_PLLCPNSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPNSEL_SETMASK)
                            19950 ; 234  |#define HW_USBPHYPLL_PLLCLKDIVSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK)
                            19951 ; 235  |#define HW_USBPHYPLL_PLLPFDRST_CLRMASK (~(WORD)HW_USBPHYPLL_PLLPFDRST_SETMASK)
                            19952 ; 236  |#define HW_USBPHYPLL_PLLCPSHORTLFR_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK)
                            19953 ; 237  |#define HW_USBPHYPLL_PLLVCOKSTART_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOKSTART_SETMASK)
                            19954 ; 238  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK)
                            19955 ; 239  |
                            19956 ; 240  |typedef union               
                            19957 ; 241  |{
                            19958 ; 242  |    struct {
                            19959 ; 243  |        int PLLV2ISEL        :4;
                            19960 ; 244  |        int RSVD0            :1;
                            19961 ; 245  |        int PLLCPDBLIP       :1;
                            19962 ; 246  |        int PLLVCOCLK2       :1;
                            19963 ; 247  |        int PLLVCOCLK24      :1;
                            19964 ; 248  |        int PLLCPNSEL        :4;
                            19965 ; 249  |        int PLLCLKDIVSEL     :4;
                            19966 ; 250  |        int RSVD1            :4;
                            19967 ; 251  |        int PLLPFDRST        :1;
                            19968 ; 252  |        int PLLCPSHORTLFR    :1;
                            19969 ; 253  |        int PLLVCOKSTART     :1;
                            19970 ; 254  |        int PLLCLKDIVRSTZ    :1;
                            19971 ; 255  |    } B;
                            19972 ; 256  |    int I;
                            19973 ; 257  |} usbphypll_type;
                            19974 ; 258  |#define HW_USBPHYPLL      (*(volatile usbphypll_type _X*) (HW_USBPHY_BASEADDR+2))    
                            19975 ; 259  |
                            19976 ; 260  |/////////////////////////////////////////////////////////////////////////////////
                            19977 ; 261  |//  USB PHY PLL register (HW_USBPHYRX) Bit Definitions
                            19978 ; 262  |#define HW_USBRX_ENVADJ_BITPOS (0)
                            19979 ; 263  |#define HW_USBRX_DISCONADJ_BITPOS (4)
                            19980 ; 264  |#define HW_USBRX_DEBUGMODE_BITPOS (8)
                            19981 ; 265  |#define HW_USBRX_PLLLKTIMECTL_BITPOS (12)
                            19982 ; 266  |#define HW_USBRX_PLLCKDIVCTL_BITPOS (16)
                            19983 ; 267  |#define HW_USBRX_HOSTMODETEST_BITPOS (20)
                            19984 ; 268  |#define HW_USBRX_FSCKSOURCESEL_BITPOS (21)
                            19985 ; 269  |#define HW_USBRX_REGRXDBYPASS_BITPOS (22)
                            19986 ; 270  |#define HW_USBRX_PLLLOCKED_BITPOS (23)
                            19987 ; 271  |
                            19988 ; 272  |#define HW_USBRX_ENVADJ_WIDTH (4)
                            19989 ; 273  |#define HW_USBRX_DISCONADJ_WIDTH (4)
                            19990 ; 274  |#define HW_USBRX_DEBUGMODE_WIDTH (4)
                            19991 ; 275  |#define HW_USBRX_PLLLKTIMECTL_WIDTH (4)
                            19992 ; 276  |#define HW_USBRX_PLLCKDIVCTL_WIDTH (4)
                            19993 ; 277  |#define HW_USBRX_HOSTMODETEST_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 334

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19994 ; 278  |#define HW_USBRX_FSCKSOURCESEL_WIDTH (1)
                            19995 ; 279  |#define HW_USBRX_REGRXDBYPASS_WIDTH (1)
                            19996 ; 280  |#define HW_USBRX_PLLLOCKED_WIDTH (1)
                            19997 ; 281  |
                            19998 ; 282  |#define HW_USBRX_ENVADJ_SETMASK (((1<<HW_USBRX_ENVADJ_WIDTH)-1)<<HW_USBRX_ENVADJ_BITPOS)
                            19999 ; 283  |#define HW_USBRX_DISCONADJ_SETMASK (((1<<HW_USBRX_DISCONADJ_WIDTH)-1)<<HW_USBRX_DISCONADJ_
                                  BITPOS)
                            20000 ; 284  |#define HW_USBRX_DEBUGMODE_SETMASK (((1<<HW_USBRX_DEBUGMODE_WIDTH)-1)<<HW_USBRX_DEBUGMODE_
                                  BITPOS)
                            20001 ; 285  |#define HW_USBRX_PLLLKTIMECTL_SETMASK (((1<<HW_USBRX_PLLLKTIMECTL_WIDTH)-1)<<HW_USBRX_PLLL
                                  KTIMECTL_BITPOS)
                            20002 ; 286  |#define HW_USBRX_PLLCKDIVCTL_SETMASK (((1<<HW_USBRX_PLLCKDIVCTL_WIDTH)-1)<<HW_USBRX_PLLCKD
                                  IVCTL_BITPOS)
                            20003 ; 287  |// 480 MHz PLL is divided by named number here. Setmask divider field nibble of 7 gives ac
                                  tual divider of 8 and so on. (8 gives 9, 9 gives 10)
                            20004 ; 288  |//              480Mhz/7 =68.57Mhz
                            20005 ; 289  |#define HW_USBPHYRX_PLLDIV_BY_7 0x060000
                            20006 ; 290  |
                            20007 ; 291  |//              480Mhz/8 ~60Mhz
                            20008 ; 292  |#define HW_USBPHYRX_PLLDIV_BY_8 0x070000
                            20009 ; 293  |
                            20010 ; 294  |//              480Mhz/9 =53.3Mhz
                            20011 ; 295  |#define HW_USBPHYRX_PLLDIV_BY_9 0x080000
                            20012 ; 296  |
                            20013 ; 297  |//              480Mhz/10 =48Mhz
                            20014 ; 298  |#define HW_USBPHYRX_PLLDIV_BY_10 0x090000
                            20015 ; 299  |
                            20016 ; 300  |
                            20017 ; 301  |#define HW_USBRX_HOSTMODETEST_SETMASK (((1<<HW_USBRX_HOSTMODETEST_WIDTH)-1)<<HW_USBRX_HOST
                                  MODETEST_BITPOS)
                            20018 ; 302  |#define HW_USBRX_FSCKSOURCESEL_SETMASK (((1<<HW_USBRX_FSCKSOURCESEL_WIDTH)-1)<<HW_USBRX_FS
                                  CKSOURCESEL_BITPOS)
                            20019 ; 303  |#define HW_USBRX_REGRXDBYPASS_SETMASK (((1<<HW_USBRX_REGRXDBYPASS_WIDTH)-1)<<HW_USBRX_REGR
                                  XDBYPASS_BITPOS)
                            20020 ; 304  |#define HW_USBRX_PLLLOCKED_SETMASK (((1<<HW_USBRX_PLLLOCKED_WIDTH)-1)<<HW_USBRX_PLLLOCKED_
                                  BITPOS)
                            20021 ; 305  |
                            20022 ; 306  |#define HW_USBRX_ENVADJ_CLRMASK (~(WORD)HW_USBRX_ENVADJ_SETMASK)
                            20023 ; 307  |#define HW_USBRX_DISCONADJ_CLRMASK (~(WORD)HW_USBRX_DISCONADJ_SETMASK)
                            20024 ; 308  |#define HW_USBRX_DEBUGMODE_CLRMASK (~(WORD)HW_USBRX_DEBUGMODE_SETMASK)
                            20025 ; 309  |#define HW_USBRX_PLLLKTIMECTL_CLRMASK (~(WORD)HW_USBRX_PLLLKTIMECTL_SETMASK)
                            20026 ; 310  |#define HW_USBRX_PLLCKDIVCTL_CLRMASK (~(WORD)HW_USBRX_PLLCKDIVCTL_SETMASK)
                            20027 ; 311  |#define HW_USBRX_HOSTMODETEST_CLRMASK (~(WORD)HW_USBRX_HOSTMODETEST_SETMASK)
                            20028 ; 312  |#define HW_USBRX_FSCKSOURCESEL_CLRMASK (~(WORD)HW_USBRX_FSCKSOURCESEL_SETMASK)
                            20029 ; 313  |#define HW_USBRX_REGRXDBYPASS_CLRMASK (~(WORD)HW_USBRX_REGRXDBYPASS_SETMASK)
                            20030 ; 314  |#define HW_USBRX_PLLLOCKED_CLRMASK (~(WORD)HW_USBRX_PLLLOCKED_SETMASK)
                            20031 ; 315  |
                            20032 ; 316  |typedef union               
                            20033 ; 317  |{
                            20034 ; 318  |    struct {
                            20035 ; 319  |     int ENVADJ               :4;
                            20036 ; 320  |     int DISCONADJ            :4;
                            20037 ; 321  |     int DEBUGMODE            :4;
                            20038 ; 322  |     int PLLLKTIMECTL         :4;
                            20039 ; 323  |     int PLLCKDIVCTL          :4;
                            20040 ; 324  |     int HOSTMODETEST         :1;
                            20041 ; 325  |     int FSCKSOURCESEL        :1;
                            20042 ; 326  |     int REGRXDBYPASS         :1;
                            20043 ; 327  |     int PLLLOCKED            :1;
                            20044 ; 328  |    } B;
                            20045 ; 329  |    int I;
                            20046 ; 330  |} usbphyrx_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 335

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20047 ; 331  |#define HW_USBPHYRX      (*(volatile usbphyrx_type _X*) (HW_USBPHY_BASEADDR+3))    
                            20048 ; 332  |
                            20049 ; 333  |#endif
                            20050 ; 334  |
                            20051 
                            20053 
                            20054 ; 38   |
                            20055 ; 39   |
                            20056 ; 40   |#endif // if (!@def(hwequ))
                            20057 ; 41   |
                            20058 
                            20060 
                            20061 ; 12   |#else 
                            20062 ; 13   |//include "regscodec.inc"
                            20063 ; 14   |#endif
                            20064 ; 15   |
                            20065 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            20066 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            20067 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            20068 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            20069 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            20070 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            20071 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            20072 ; 23   |
                            20073 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            20074 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            20075 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            20076 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            20077 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            20078 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            20079 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            20080 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            20081 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            20082 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            20083 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            20084 ; 35   |
                            20085 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            20086 ; 37   |// MEDIA DEFINITIONS
                            20087 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            20088 ; 39   |
                            20089 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            20090 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            20091 ; 42   |#if defined(NAND1)
                            20092 ; 43   |#define SM_INTERNAL_CHIPS 1
                            20093 ; 44   |#else 
                            20094 ; 45   |#if defined(NAND2)
                            20095 ; 46   |#define SM_INTERNAL_CHIPS 2
                            20096 ; 47   |#else 
                            20097 ; 48   |#if defined(NAND3)
                            20098 ; 49   |#define SM_INTERNAL_CHIPS 3
                            20099 ; 50   |#else 
                            20100 ; 51   |#if defined(NAND4)
                            20101 ; 52   |#define SM_INTERNAL_CHIPS 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 336

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20102 ; 53   |#else 
                            20103 ; 54   |#define SM_INTERNAL_CHIPS 1
                            20104 ; 55   |#endif
                            20105 ; 56   |#endif
                            20106 ; 57   |#endif
                            20107 ; 58   |#endif
                            20108 ; 59   |
                            20109 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            20110 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            20111 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            20112 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            20113 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            20114 ; 65   |//*** comment out if active high ****
                            20115 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            20116 ; 67   |
                            20117 ; 68   |#if defined(SMEDIA)
                            20118 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            20119 ; 70   |#define NUM_SM_EXTERNAL 1
                            20120 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            20121 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            20122 ; 73   |#else 
                            20123 ; 74   |#if defined(MMC)
                            20124 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            20125 ; 76   |#define NUM_SM_EXTERNAL 0
                            20126 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            20127 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            20128 ; 79   |#else 
                            20129 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            20130 ; 81   |#define NUM_SM_EXTERNAL 0
                            20131 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            20132 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            20133 ; 84   |#endif
                            20134 ; 85   |#endif
                            20135 ; 86   |
                            20136 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            20137 ; 88   |// Mass Storage Class definitions
                            20138 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            20139 ; 90   |// Set to 0 if Composite Device build is desired.    
                            20140 ; 91   |#define MULTI_LUN_BUILD 1   
                            20141 ; 92   |
                            20142 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            20143 ; 94   |//  SCSI
                            20144 ; 95   |#if (MULTI_LUN_BUILD==0)
                            20145 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            20146 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            20147 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            20148 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            20149 ; 100  |  #else
                            20150 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            20151 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            20152 ; 103  |  #endif
                            20153 ; 104  |#else
                            20154 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            20155 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            20156 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            20157 ; 108  |  #else
                            20158 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            20159 ; 110  |  #endif
                            20160 ; 111  |#endif
                            20161 ; 112  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 337

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20162 ; 113  |
                            20163 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            20164 ; 115  |
                            20165 ; 116  |
                            20166 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            20167 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            20168 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            20169 ; 120  |#ifdef MMC
                            20170 ; 121  |#ifdef MTP_BUILD
                            20171 ; 122  |// --------------------
                            20172 ; 123  |// MTP and MMC
                            20173 ; 124  |// --------------------
                            20174 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            20175 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            20176 ; 127  |#else  // ifndef MTP_BUILD
                            20177 ; 128  |#ifdef STMP_BUILD_PLAYER
                            20178 ; 129  |// --------------------
                            20179 ; 130  |// Player and MMC
                            20180 ; 131  |// --------------------
                            20181 ; 132  |#else
                            20182 ; 133  |// --------------------
                            20183 ; 134  |// USBMSC and MMC
                            20184 ; 135  |// --------------------
                            20185 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            20186 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            20187 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            20188 ; 139  |#endif // ifdef MTP_BUILD
                            20189 ; 140  |#else  // ifndef MMC
                            20190 ; 141  |#ifdef MTP_BUILD
                            20191 ; 142  |// --------------------
                            20192 ; 143  |// MTP and NAND only
                            20193 ; 144  |// --------------------
                            20194 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            20195 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            20196 ; 147  |#else  // ifndef MTP_BUILD
                            20197 ; 148  |#ifdef STMP_BUILD_PLAYER
                            20198 ; 149  |// --------------------
                            20199 ; 150  |// Player and NAND only
                            20200 ; 151  |// --------------------
                            20201 ; 152  |#else
                            20202 ; 153  |// --------------------
                            20203 ; 154  |// USBMSC and NAND only
                            20204 ; 155  |// --------------------
                            20205 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            20206 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            20207 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            20208 ; 159  |#endif // ifdef MTP_BUILD
                            20209 ; 160  |#endif // ifdef MMC 
                            20210 ; 161  |
                            20211 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            20212 ; 163  |#if (defined(MTP_BUILD))
                            20213 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            20214 ; 165  |
                            20215 ; 166  |////!
                            20216 ; 167  |////! This varible holds the watchdog count for the store flush.
                            20217 ; 168  |////!
                            20218 ; 169  |///
                            20219 ; 170  |#include <types.h>
                            20220 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            20221 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            20222 ; 173  |#endif
                            20223 ; 174  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 338

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20224 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            20225 ; 176  |// These are needed here for Mass Storage Class
                            20226 ; 177  |// Needs to be cleaned up
                            20227 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            20228 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            20229 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            20230 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            20231 ; 182  |
                            20232 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            20233 ; 184  |
                            20234 ; 185  |#endif
                            20235 ; 186  |
                            20236 ; 187  |
                            20237 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            20238 ; 189  |// SmartMedia/NAND defs
                            20239 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            20240 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            20241 ; 192  |
                            20242 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            20243 ; 194  |// Sysloadresources defs
                            20244 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            20245 ; 196  |
                            20246 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            20247 ; 198  |// MMC defs
                            20248 ; 199  |#define MMC_MAX_PARTITIONS 1
                            20249 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            20250 ; 201  |
                            20251 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            20252 ; 203  |// SPI defs
                            20253 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            20254 ; 205  |
                            20255 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            20256 ; 207  |// Global media defs
                            20257 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            20258 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            20259 ; 210  |
                            20260 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            20261 ; 212  |// DO NOT CHANGE THESE!!!
                            20262 ; 213  |#define SM_MAX_PARTITIONS 4
                            20263 ; 214  |#define MAX_HANDLES 2
                            20264 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            20265 ; 216  |
                            20266 ; 217  |
                            20267 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            20268 ; 219  |// Battery LRADC Values 
                            20269 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            20270 ; 221  |// brownout trip point in mV (moved by RS)
                            20271 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            20272 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            20273 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            20274 ; 225  |//     audio recording to media.
                            20275 ; 226  |#define BATT_SAFETY_MARGIN 10
                            20276 ; 227  |
                            20277 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            20278 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            20279 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            20280 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            20281 ; 232  |
                            20282 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 339

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20283 ; 234  |
                            20284 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            20285 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            20286 ; 237  |#if (!defined(CLCD))
                            20287 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            20288 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            20289 ; 240  |#else 
                            20290 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            20291 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            20292 ; 243  |#endif
                            20293 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            20294 ; 245  |
                            20295 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            20296 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            20297 ; 248  |// See mp3 encoder overlay.
                            20298 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            20299 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            20300 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            20301 ; 252  |
                            20302 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            20303 ; 254  |// Voice recording filenames
                            20304 ; 255  |// number of digits in filename Vxxx.wav
                            20305 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            20306 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            20307 ; 258  |
                            20308 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            20309 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            20310 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            20311 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            20312 ; 263  |#if defined(DEVICE_3500)
                            20313 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            20314 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            20315 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            20316 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            20317 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            20318 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            20319 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            20320 ; 271  |
                            20321 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            20322 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            20323 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            20324 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            20325 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            20326 ; 277  |
                            20327 ; 278  |#else 
                            20328 ; 279  |// STMP3410
                            20329 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            20330 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            20331 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            20332 ; 283  |#endif
                            20333 ; 284  |
                            20334 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            20335 ; 286  |// Number of available soft timers
                            20336 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            20337 ; 288  |#if defined(SYNC_LYRICS)
                            20338 ; 289  |#define SOFT_TIMERS 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 340

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20339 ; 290  |#else 
                            20340 ; 291  |#if defined(JPEG_DECODER)
                            20341 ; 292  |#define SOFT_TIMERS 10
                            20342 ; 293  |#else 
                            20343 ; 294  |#define SOFT_TIMERS 9
                            20344 ; 295  |#endif
                            20345 ; 296  |#endif
                            20346 ; 297  |
                            20347 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            20348 ; 299  |//  sizes
                            20349 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            20350 ; 301  |#if defined(MMC)
                            20351 ; 302  |#if defined(USE_PLAYLIST5)
                            20352 ; 303  |#define MENU_STACK_SIZE 1500
                            20353 ; 304  |#else 
                            20354 ; 305  |#define MENU_STACK_SIZE 1250
                            20355 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            20356 ; 307  |#else 
                            20357 ; 308  |#if defined(USE_PLAYLIST5)
                            20358 ; 309  |#define MENU_STACK_SIZE 1500
                            20359 ; 310  |#else 
                            20360 ; 311  |#define MENU_STACK_SIZE 1250
                            20361 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            20362 ; 313  |#endif //if @def('MMC')
                            20363 ; 314  |
                            20364 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            20365 ; 316  |// 
                            20366 ; 317  |#define STACK_L1_SIZE 750
                            20367 ; 318  |#define STACK_L2_SIZE 100
                            20368 ; 319  |#define STACK_L3_SIZE 160
                            20369 ; 320  |
                            20370 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            20371 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            20372 ; 323  |// is ok with switching code.
                            20373 ; 324  |#if defined(MTP_BUILD)
                            20374 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            20375 ; 326  |#endif
                            20376 ; 327  |
                            20377 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            20378 ; 329  |// maximum number of nested funclets 
                            20379 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            20380 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            20381 ; 332  |
                            20382 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            20383 ; 334  |//    LCD DEFINITIONS
                            20384 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            20385 ; 336  |
                            20386 ; 337  |#define SPACE_CHAR 0x000020          
                            20387 ; 338  |#define ZERO_CHAR 0x000030
                            20388 ; 339  |#define COLON_CHAR 0x00003A
                            20389 ; 340  |#define PERIOD_CHAR 0x00002E
                            20390 ; 341  |
                            20391 ; 342  |#if (defined(S6B33B0A_LCD))
                            20392 ; 343  |#define LCD_X_SIZE 128
                            20393 ; 344  |#define LCD_Y_SIZE 159
                            20394 ; 345  |#endif
                            20395 ; 346  |
                            20396 ; 347  |#if (defined(SED15XX_LCD))
                            20397 ; 348  |#define LCD_X_SIZE 128
                            20398 ; 349  |#define LCD_Y_SIZE 64
                            20399 ; 350  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 341

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20400 ; 351  |
                            20401 ; 352  |
                            20402 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            20403 ; 354  |//   Details on Customizing Contrast
                            20404 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            20405 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            20406 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            20407 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            20408 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            20409 ; 360  |//   unless the ezact sequence is remembered.
                            20410 ; 361  |//   To find out what range your player supports: 
                            20411 ; 362  |//   change these equs to full range or comment out (full range is default)
                            20412 ; 363  |//;;;;;;
                            20413 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            20414 ; 365  |// recommended calibration using player -- uncomment 
                            20415 ; 366  |//;;;;;;
                            20416 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            20417 ; 368  |////////////////////////////
                            20418 ; 369  |#if (defined(DEMO_HW))
                            20419 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            20420 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            20421 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            20422 ; 373  |#else 
                            20423 ; 374  |
                            20424 ; 375  |#if (defined(S6B33B0A_LCD))
                            20425 ; 376  |#define LCD_MAX_CONTRAST 210
                            20426 ; 377  |#define LCD_MIN_CONTRAST 160    
                            20427 ; 378  |#endif
                            20428 ; 379  |
                            20429 ; 380  |#if (defined(SED15XX_LCD))
                            20430 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            20431 ; 382  |// Engineering board regs support range [17-37].
                            20432 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            20433 ; 384  |//   One default contrast range [24-42] works for both.
                            20434 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            20435 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            20436 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            20437 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            20438 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            20439 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            20440 ; 391  |
                            20441 ; 392  |#if (defined(NEWSHINGYIH))
                            20442 ; 393  |#define LCD_MAX_CONTRAST 250
                            20443 ; 394  |#define LCD_MIN_CONTRAST 0
                            20444 ; 395  |#else 
                            20445 ; 396  |//-----
                            20446 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            20447 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            20448 ; 399  |#define LCD_MAX_CONTRAST 250
                            20449 ; 400  |#define LCD_MIN_CONTRAST 0
                            20450 ; 401  |
                            20451 ; 402  |//=====
                            20452 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            20453 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            20454 ; 405  |//LCD_MAX_CONTRAST equ 42
                            20455 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            20456 ; 407  |
                            20457 ; 408  |#endif
                            20458 ; 409  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 342

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20459 ; 410  |
                            20460 ; 411  |#endif
                            20461 ; 412  |
                            20462 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            20463 ; 414  |// The default value of the lcd contrast in % of range
                            20464 ; 415  |//   the default value is used when no settings.dat is available
                            20465 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            20466 ; 417  |
                            20467 ; 418  |#if (defined(S6B33B0A_LCD))
                            20468 ; 419  |// 60% of range is default value
                            20469 ; 420  |#define DEFAULT_CONTRAST 50 
                            20470 ; 421  |#endif
                            20471 ; 422  |
                            20472 ; 423  |#if (defined(SED15XX_LCD))
                            20473 ; 424  |// % of range is default value (was 60%)
                            20474 ; 425  |#define DEFAULT_CONTRAST 50 
                            20475 ; 426  |#endif
                            20476 ; 427  |
                            20477 ; 428  |
                            20478 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            20479 ; 430  |// make lower when doing calibration
                            20480 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            20481 ; 432  |
                            20482 ; 433  |
                            20483 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            20484 ; 435  |// For FFWD and RWND
                            20485 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            20486 ; 437  |#define SECONDS_TO_SKIP 1
                            20487 ; 438  |#define SECONDS_TO_SKIP1 3
                            20488 ; 439  |#define SECONDS_TO_SKIP2 6
                            20489 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            20490 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            20491 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20492 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            20493 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20494 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            20495 ; 446  |
                            20496 ; 447  |// For audible FFW/RWD
                            20497 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            20498 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            20499 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            20500 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            20501 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20502 ; 453  |#define LEVEL1_BOUNDARY 17 
                            20503 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20504 ; 455  |#define LEVEL2_BOUNDARY 33 
                            20505 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20506 ; 457  |#define LEVEL3_BOUNDARY 50 
                            20507 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            20508 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            20509 ; 460  |// Short Song Time, songs too short to play.
                            20510 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            20511 ; 462  |
                            20512 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            20513 ; 464  |// MP3 Sync Values
                            20514 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            20515 ; 466  |// # bytes to look for sync before marking it bad
                            20516 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            20517 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            20518 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            20519 ; 470  |// once we have sync'd, the isr should be called this frequently
                            20520 ; 471  |#define MP3_DECODERISR_FAST 7500  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 343

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20521 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            20522 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            20523 ; 474  |
                            20524 ; 475  |
                            20525 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            20526 ; 477  |//// Multi-Stage Volume Control Definitions
                            20527 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            20528 ; 479  |//// Use Multi-Stage Volume
                            20529 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            20530 ; 481  |
                            20531 ; 482  |//// Master Volume definitions
                            20532 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            20533 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            20534 ; 485  |
                            20535 ; 486  |//// DAC-Mode definitions
                            20536 ; 487  |//// Adjusts 0dB point
                            20537 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            20538 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            20539 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            20540 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            20541 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            20542 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            20543 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            20544 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            20545 ; 496  |
                            20546 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            20547 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            20548 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            20549 ; 500  |
                            20550 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            20551 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            20552 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            20553 ; 504  |
                            20554 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            20555 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            20556 ; 507  |
                            20557 ; 508  |
                            20558 ; 509  |//// Line In definitions (used for Line-In 1)
                            20559 ; 510  |//// 0dB point of the Line In
                            20560 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            20561 ; 512  |//// Minimum volume of Line In
                            20562 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            20563 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            20564 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            20565 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            20566 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            20567 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            20568 ; 519  |
                            20569 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            20570 ; 521  |//// 0dB point of the Line In
                            20571 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            20572 ; 523  |//// Minimum volume of Line In
                            20573 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            20574 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 344

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20575 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            20576 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            20577 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            20578 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            20579 ; 530  |
                            20580 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            20581 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            20582 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            20583 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            20584 ; 535  |
                            20585 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            20586 ; 537  |////
                            20587 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            20588 ; 539  |////
                            20589 ; 540  |///
                            20590 ; 541  |#include <types.h>
                            20591 ; 542  |extern volatile WORD g_wActivityState;
                            20592 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            20593 ; 544  |
                            20594 ; 545  |void _reentrant Init5VSense(void);
                            20595 ; 546  |void _reentrant ServiceDCDC(void);
                            20596 ; 547  |
                            20597 ; 548  |////////////////////////////////////////////////////////////////////////////
                            20598 ; 549  |//// JPEG Thumbnail Mode Setting
                            20599 ; 550  |//// number of column in thumbnail mode
                            20600 ; 551  |#define THUMBNAIL_X 2           
                            20601 ; 552  |//// number of row in  thumbnail mode
                            20602 ; 553  |#define THUMBNAIL_Y 2           
                            20603 ; 554  |//// thumbnail boundary offset x
                            20604 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            20605 ; 556  |//// thumbnail boundary offset y
                            20606 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            20607 ; 558  |
                            20608 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            20609 ; 560  |
                            20610 
                            20612 
                            20613 ; 101  |
                            20614 ; 102  |/*========================================================================================
                                  ==========
                            20615 ; 103  |                                             CONSTANTS
                            20616 ; 104  |==========================================================================================
                                  ========*/
                            20617 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            20618 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            20619 ; 107  |Artistname                              1:0
                            20620 ; 108  |Albumname                               3:2
                            20621 ; 109  |Genrename                               5:4
                            20622 ; 110  |Songname                                7:6
                            20623 ; 111  |----------------------------------------------------------
                            20624 ; 112  |    Value (2 bits)                      Meanings
                            20625 ; 113  |    0                                   RAW and All ASCII
                            20626 ; 114  |    1                                   Uni-code
                            20627 ; 115  |    2                                   Mixed, non-unicode
                            20628 ; 116  |
                            20629 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            20630 ; 118  |*/
                            20631 ; 119  |#define BITMASK_ARTIST  (0x03)
                            20632 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            20633 ; 121  |#define BITMASK_GENRE   (0x30)
                            20634 ; 122  |#define BITMASK_SONG    (0xC0)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 345

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20635 ; 123  |
                            20636 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            20637 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            20638 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            20639 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            20640 ; 128  |
                            20641 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            20642 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            20643 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            20644 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            20645 ; 133  |
                            20646 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            20647 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            20648 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            20649 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            20650 ; 138  |
                            20651 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            20652 ; 140  |
                            20653 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            20654 ; 142  |
                            20655 ; 143  |#define INDEX_EOF       0xFFF
                            20656 ; 144  |#ifdef _FOLDER_BROWSE_
                            20657 ; 145  |#define INDEX_ROOT  0xffe
                            20658 ; 146  |#define UNKNOWN_RECORD  0xfff
                            20659 ; 147  |#endif  // _FOLDER_BROWSE_
                            20660 ; 148  |
                            20661 ; 149  |/* Constant for item_type */
                            20662 ; 150  |#define         ITEM_ARTIST                     0
                            20663 ; 151  |#define         ITEM_ALBUM                      1
                            20664 ; 152  |#define         ITEM_GENRE                      2
                            20665 ; 153  |#define         ITEM_TRACK                      3
                            20666 ; 154  |#define         ITEM_YEAR                       4
                            20667 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            20668 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            20669 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            20670 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            20671 ; 159  |#ifdef _NEWMUSIC_
                            20672 ; 160  |#define         ITEM_1DAY                       10
                            20673 ; 161  |#define         ITEM_1WEEK                      11
                            20674 ; 162  |#define         ITEM_1MONTH                     12
                            20675 ; 163  |#endif
                            20676 ; 164  |#ifdef _AUDIBLE_
                            20677 ; 165  |#define         ITEM_AUDIBLE            13
                            20678 ; 166  |#endif
                            20679 ; 167  |#define         ITEM_ON_THE_GO          14
                            20680 ; 168  |
                            20681 ; 169  |#define         ITEM_VOICE                      15
                            20682 ; 170  |#define         ITEM_FMREC                      16
                            20683 ; 171  |#define         ITEM_PHOTO                      17
                            20684 ; 172  |#ifdef _FOLDER_BROWSE_
                            20685 ; 173  |#define         ITEM_INTERNAL           18
                            20686 ; 174  |#define         ITEM_EXTERNAL       19
                            20687 ; 175  |#endif  // _FOLDER_BROWSE_
                            20688 ; 176  |#define     ITEM_UNKNOWN        0xff
                            20689 ; 177  |
                            20690 ; 178  |/*
                            20691 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            20692 ; 180  |option input.
                            20693 ; 181  |*/
                            20694 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            20695 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 346

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20696 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            20697 ; 185  |#ifdef _FOLDER_BROWSE_
                            20698 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            20699 ; 187  |#endif  // _FOLDER_BROWSE_
                            20700 ; 188  |
                            20701 ; 189  |/* Constant for key action */
                            20702 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            20703 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            20704 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            20705 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            20706 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            20707 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            20708 ; 196  |
                            20709 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            20710 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            20711 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            20712 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            20713 ; 201  |
                            20714 ; 202  |#define         NO_SD                                   0
                            20715 ; 203  |#define         HAS_SD                                  1
                            20716 ; 204  |
                            20717 ; 205  |#define         PLAY_NORMAL                             0
                            20718 ; 206  |#define         PLAY_SHUFFLE                    1
                            20719 ; 207  |
                            20720 ; 208  |#define     PLAY_REPEAT_OFF         0
                            20721 ; 209  |#define     PLAY_REPEAT_ON          1
                            20722 ; 210  |
                            20723 ; 211  |#define     PLAY_SELECT_FLASH       0
                            20724 ; 212  |#define     PLAY_SELECT_SD          1
                            20725 ; 213  |
                            20726 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            20727 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            20728 ; 216  |
                            20729 ; 217  |#define         ON_THE_GO_EXIST                 0
                            20730 ; 218  |#define         ON_THE_GO_FULL                  1
                            20731 ; 219  |#define         ON_THE_GO_FREE                  2
                            20732 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            20733 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            20734 ; 222  |
                            20735 ; 223  |#define         REC_VOICE_TYPE                  0
                            20736 ; 224  |#define         REC_FMREC_TYPE                  1
                            20737 ; 225  |#define         REC_PHOTO_TYPE                  2
                            20738 ; 226  |#define         VOICE_FILE_ADD                  0
                            20739 ; 227  |#define         VOICE_FILE_DEL                  1
                            20740 ; 228  |
                            20741 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            20742 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            20743 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            20744 ; 232  |flash or external SD card */
                            20745 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            20746 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            20747 ; 235  |#else
                            20748 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            20749 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            20750 ; 238  |
                            20751 ; 239  |/* number of byte in one DSP word */
                            20752 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 347

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20753 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            20754 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            20755 ; 243  |are 10 level directory structure */
                            20756 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20757 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20758 ; 246  |
                            20759 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            20760 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            20761 ; 249  |/* number of songs in each new music list */
                            20762 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            20763 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            20764 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            20765 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            20766 ; 254  |/* number of songs in the on-the-fly list */
                            20767 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            20768 ; 256  |/* number of files audible list */
                            20769 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            20770 ; 258  |
                            20771 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            20772 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            20773 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            20774 ; 262  |
                            20775 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20776 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20777 ; 265  |#ifdef _FOLDER_BROWSE_
                            20778 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            20779 ; 267  |#else
                            20780 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            20781 ; 269  |#endif  // _FOLDER_BROWSE_
                            20782 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            20783 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            20784 ; 272  |
                            20785 ; 273  |#ifndef _MAX_DIR_DEPTH
                            20786 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            20787 ; 275  |#endif  // _MAX_DIR_DEPTH
                            20788 ; 276  |
                            20789 ; 277  |/*========================================================================================
                                  ==========*/
                            20790 ; 278  |
                            20791 ; 279  |
                            20792 ; 280  |/*========================================================================================
                                  ==========
                            20793 ; 281  |                                               MACROS
                            20794 ; 282  |==========================================================================================
                                  ========*/
                            20795 ; 283  |
                            20796 ; 284  |/*========================================================================================
                                  ==========
                            20797 ; 285  |                                               ENUMS
                            20798 ; 286  |==========================================================================================
                                  ========*/
                            20799 ; 287  |#define NUM_OF_MEDIA                            (2)
                            20800 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            20801 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            20802 ; 290  |/*========================================================================================
                                  ==========
                            20803 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 348

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20804 ; 292  |==========================================================================================
                                  ========*/
                            20805 ; 293  |
                            20806 ; 294  |typedef char    int8;
                            20807 ; 295  |typedef short   int16;
                            20808 ; 296  |typedef int     int24;
                            20809 ; 297  |typedef long    int32;
                            20810 ; 298  |
                            20811 ; 299  |typedef int     intx;
                            20812 ; 300  |
                            20813 ; 301  |typedef unsigned char   uint8;
                            20814 ; 302  |typedef unsigned short  uint16;
                            20815 ; 303  |typedef unsigned int    uint24;
                            20816 ; 304  |typedef unsigned long   uint32;
                            20817 
                            20821 
                            20822 ; 305  |
                            20823 ; 306  |/*
                            20824 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            20825 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            20826 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            20827 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            20828 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            20829 ; 312  |*/
                            20830 ; 313  |/*
                            20831 ; 314  |path_name[] _must_have_data_:
                            20832 ; 315  |path_name[] = (Max. 120 Characters);
                            20833 ; 316  |year range:
                            20834 ; 317  |year = 0x000000-0xFFFFFF;
                            20835 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            20836 ; 319  |Unknown track number:
                            20837 ; 320  |track_number = 0x7FFFFF;
                            20838 ; 321  |unicode refer to above #define BITMASK_*
                            20839 ; 322  |*/
                            20840 ; 323  |/*
                            20841 ; 324  |Interface of UI and Music Library
                            20842 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            20843 ; 326  |
                            20844 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            20845 ; 328  |
                            20846 ; 329  |3) UI to Music Library variable passing length definition:
                            20847 ; 330  |        All ASCII Characters:
                            20848 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            20849 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            20850 ; 333  |        Unicode Characters:
                            20851 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            20852 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            20853 ; 336  |
                            20854 ; 337  |4) UI input data to Music Library in two formats.
                            20855 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            20856 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            20857 ; 340  |
                            20858 ; 341  |5) UI calling function:
                            20859 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            20860 ; 343  |        int16 option definition:
                            20861 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            20862 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            20863 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            20864 ; 347  |
                            20865 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 349

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20866 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            20867 ; 350  |
                            20868 ; 351  |6) Modification Date:
                            20869 ; 352  |        uint24 g_file_time:
                            20870 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            20871 ; 354  |*/
                            20872 ; 355  |
                            20873 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            20874 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            20875 ; 358  |typedef struct _ram_song_info {
                            20876 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20877 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20878 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20879 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20880 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20881 ; 364  |    uint32 g_songFastKey;
                            20882 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20883 ; 366  |        uint24 year;
                            20884 ; 367  |        uint24 track_number;
                            20885 ; 368  |        uint8 unicode;
                            20886 ; 369  |} RAM_SONG_INFO_T;
                            20887 ; 370  |
                            20888 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            20889 ; 372  |typedef struct _flash_group_name {
                            20890 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20891 ; 374  |        uint8 unicode;
                            20892 ; 375  |} FLASH_GROUP_NAME_T;
                            20893 ; 376  |
                            20894 ; 377  |// struct to store directories information passed from UI
                            20895 ; 378  |#ifdef _FOLDER_BROWSE_
                            20896 ; 379  |typedef struct _ml_DirInfo {
                            20897 ; 380  |        uint24  u8Unicode : 8;
                            20898 ; 381  |        uint24  u12DirDepth : 12;
                            20899 ; 382  |        uint24  u4Added : 4;            
                            20900 ; 383  |        INT     iDirRecord;
                            20901 ; 384  |        DWORD   dwFastKey;
                            20902 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20903 ; 386  |} ML_DIRINFO_T;
                            20904 ; 387  |#endif  // _FOLDER_BROWSE_
                            20905 ; 388  |
                            20906 ; 389  |/*========================================================================================
                                  ==========
                            20907 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            20908 ; 391  |==========================================================================================
                                  ========*/
                            20909 ; 392  |extern uint24   IsPlayOnTheGo;
                            20910 
                            20916 
                            20917 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            20918 ; 394  |extern uint24   merge_id_list_flash[];
                            20919 ; 395  |extern uint24   merge_id_list_sd[];
                            20920 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            20921 ; 397  |#ifdef _FOLDER_BROWSE_
                            20922 
                            20935 
                            20936 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            20937 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20938 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            20939 ; 401  |#endif  // _FOLDER_BROWSE_
                            20940 ; 402  |extern INT _X    *sec_temp_buf_X;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 350

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20941 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            20942 ; 404  |
                            20943 ; 405  |/*========================================================================================
                                  ==========
                            20944 ; 406  |                                        FUNCTION PROTOTYPES
                            20945 ; 407  |==========================================================================================
                                  ========*/
                            20946 ; 408  |
                            20947 ; 409  |///////////////////////////////////////////////////////////////////////
                            20948 ; 410  |//! \brief
                            20949 ; 411  |//!
                            20950 ; 412  |//! \fntype Function
                            20951 ; 413  |//!
                            20952 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            20953 ; 415  |//! Call only once before inserting items. Call once for each media.
                            20954 ; 416  |//!
                            20955 ; 417  |//! \param[in]  none
                            20956 ; 418  |//!
                            20957 ; 419  |//! \return
                            20958 ; 420  |//!
                            20959 ; 421  |///////////////////////////////////////////////////////////////////////
                            20960 ; 422  |void ML_InitLibraryParameter(void);
                            20961 ; 423  |
                            20962 ; 424  |///////////////////////////////////////////////////////////////////////
                            20963 ; 425  |//! \brief
                            20964 ; 426  |//!
                            20965 ; 427  |//! \fntype Function
                            20966 ; 428  |//!
                            20967 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            20968 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            20969 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            20970 ; 432  |//! the song information is recorded in music library.
                            20971 ; 433  |//!
                            20972 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20973 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            20974 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            20975 ; 437  |//!
                            20976 ; 438  |//! \return
                            20977 ; 439  |//!
                            20978 ; 440  |///////////////////////////////////////////////////////////////////////
                            20979 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            20980 
                            20994 
                            20995 ; 442  |
                            20996 ; 443  |///////////////////////////////////////////////////////////////////////
                            20997 ; 444  |//! \brief
                            20998 ; 445  |//!
                            20999 ; 446  |//! \fntype Function
                            21000 ; 447  |//!
                            21001 ; 448  |//! \param[in]
                            21002 ; 449  |//!
                            21003 ; 450  |//! \return
                            21004 ; 451  |//!
                            21005 ; 452  |///////////////////////////////////////////////////////////////////////
                            21006 ; 453  |#ifdef _FOLDER_BROWSE_
                            21007 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 351

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21008 ; 455  |#endif  // _FOLDER_BROWSE_
                            21009 ; 456  |
                            21010 ; 457  |///////////////////////////////////////////////////////////////////////
                            21011 ; 458  |//! \brief
                            21012 ; 459  |//!
                            21013 ; 460  |//! \fntype Function
                            21014 ; 461  |//!
                            21015 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            21016 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            21017 ; 464  |//! music library for that particular media.
                            21018 ; 465  |//!
                            21019 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            21020 ; 467  |//!
                            21021 ; 468  |//! \return
                            21022 ; 469  |//!
                            21023 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            21024 ; 471  |//!         function.
                            21025 ; 472  |///////////////////////////////////////////////////////////////////////
                            21026 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            21027 ; 474  |
                            21028 ; 475  |///////////////////////////////////////////////////////////////////////
                            21029 ; 476  |//! \brief
                            21030 ; 477  |//!
                            21031 ; 478  |//! \fntype Function
                            21032 ; 479  |//!
                            21033 ; 480  |//! \param[in]
                            21034 ; 481  |//!
                            21035 ; 482  |//! \return
                            21036 ; 483  |//!
                            21037 ; 484  |///////////////////////////////////////////////////////////////////////
                            21038 ; 485  |#ifdef _NEWMUSIC_
                            21039 ; 486  |void ML_UpdateNewMusic(void);
                            21040 ; 487  |#endif
                            21041 ; 488  |
                            21042 ; 489  |///////////////////////////////////////////////////////////////////////
                            21043 ; 490  |//! \brief
                            21044 ; 491  |//!
                            21045 ; 492  |//! \fntype Function
                            21046 ; 493  |//!
                            21047 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            21048 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            21049 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            21050 ; 497  |//!
                            21051 ; 498  |//! \param[in]  none
                            21052 ; 499  |//!
                            21053 ; 500  |//! \return
                            21054 ; 501  |//!
                            21055 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            21056 ; 503  |//!         must be called before calling any other music library functions.
                            21057 ; 504  |///////////////////////////////////////////////////////////////////////
                            21058 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            21059 ; 506  |
                            21060 ; 507  |///////////////////////////////////////////////////////////////////////
                            21061 ; 508  |//! \brief
                            21062 ; 509  |//!
                            21063 ; 510  |//! \fntype Function
                            21064 ; 511  |//!
                            21065 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            21066 ; 513  |//! library operation.
                            21067 ; 514  |//! Two system files (music.lib and music.sec) is created.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 352

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21068 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            21069 ; 516  |//! music.sec file do not exist.
                            21070 ; 517  |//!
                            21071 ; 518  |//! \param[in]  none
                            21072 ; 519  |//!
                            21073 ; 520  |//! \return
                            21074 ; 521  |//!
                            21075 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            21076 ; 523  |//!         must be called before calling any other music library functions.
                            21077 ; 524  |///////////////////////////////////////////////////////////////////////
                            21078 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            21079 ; 526  |
                            21080 ; 527  |///////////////////////////////////////////////////////////////////////
                            21081 ; 528  |//! \brief
                            21082 ; 529  |//!
                            21083 ; 530  |//! \fntype Function
                            21084 ; 531  |//!
                            21085 ; 532  |//! Preload the list, prepare for renew.
                            21086 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            21087 ; 534  |//! structure in RAM.
                            21088 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            21089 ; 536  |//! in RAM.
                            21090 ; 537  |//!
                            21091 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            21092 ; 539  |//!
                            21093 ; 540  |//! \return
                            21094 ; 541  |//!
                            21095 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            21096 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            21097 ; 544  |///////////////////////////////////////////////////////////////////////
                            21098 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            21099 ; 546  |
                            21100 ; 547  |///////////////////////////////////////////////////////////////////////
                            21101 ; 548  |//! \brief
                            21102 ; 549  |//!
                            21103 ; 550  |//! \fntype Function
                            21104 ; 551  |//!
                            21105 ; 552  |//! Save the list to flash memory.
                            21106 ; 553  |//!
                            21107 ; 554  |//! \param[in]
                            21108 ; 555  |//!
                            21109 ; 556  |//! \return
                            21110 ; 557  |//!
                            21111 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            21112 ; 559  |//!         changed by the user.
                            21113 ; 560  |///////////////////////////////////////////////////////////////////////
                            21114 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            21115 ; 562  |
                            21116 ; 563  |///////////////////////////////////////////////////////////////////////
                            21117 ; 564  |//! \brief
                            21118 ; 565  |//!
                            21119 ; 566  |//! \fntype Function
                            21120 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            21121 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            21122 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            21123 ; 570  |//! Otherwise the song is deleted.
                            21124 ; 571  |//!
                            21125 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 353

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21126 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            21127 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            21128 ; 575  |//!
                            21129 ; 576  |//! \return
                            21130 ; 577  |//!
                            21131 ; 578  |///////////////////////////////////////////////////////////////////////
                            21132 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            21133 ; 580  |
                            21134 ; 581  |///////////////////////////////////////////////////////////////////////
                            21135 ; 582  |//! \brief
                            21136 ; 583  |//!
                            21137 ; 584  |//! \fntype Function
                            21138 ; 585  |//!
                            21139 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            21140 ; 587  |//! in the ML_UpdateOnTheGo().
                            21141 ; 588  |//!
                            21142 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            21143 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            21144 ; 591  |//!
                            21145 ; 592  |//! \return
                            21146 ; 593  |//!
                            21147 ; 594  |///////////////////////////////////////////////////////////////////////
                            21148 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            21149 ; 596  |
                            21150 ; 597  |///////////////////////////////////////////////////////////////////////
                            21151 ; 598  |//! \brief
                            21152 ; 599  |//!
                            21153 ; 600  |//! \fntype Function
                            21154 ; 601  |//!
                            21155 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            21156 ; 603  |//!
                            21157 ; 604  |//! \param[in]  none
                            21158 ; 605  |//!
                            21159 ; 606  |//! \return
                            21160 ; 607  |//!
                            21161 ; 608  |///////////////////////////////////////////////////////////////////////
                            21162 ; 609  |void ML_UpdateOnTheGo(void);
                            21163 ; 610  |
                            21164 ; 611  |///////////////////////////////////////////////////////////////////////
                            21165 ; 612  |//! \brief
                            21166 ; 613  |//!
                            21167 ; 614  |//! \fntype Function
                            21168 ; 615  |//!
                            21169 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            21170 ; 617  |//! Call only once before inserting items. Call once for each media.
                            21171 ; 618  |//!
                            21172 ; 619  |//! \param[in]  none
                            21173 ; 620  |//!
                            21174 ; 621  |//! \return
                            21175 ; 622  |//!
                            21176 ; 623  |///////////////////////////////////////////////////////////////////////
                            21177 ; 624  |void ML_InitVoiceParameter(void);
                            21178 ; 625  |
                            21179 ; 626  |///////////////////////////////////////////////////////////////////////
                            21180 ; 627  |//! \brief
                            21181 ; 628  |//!
                            21182 ; 629  |//! \fntype Function
                            21183 ; 630  |//!
                            21184 ; 631  |//! \param[in]
                            21185 ; 632  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 354

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21186 ; 633  |//! \return
                            21187 ; 634  |//!
                            21188 ; 635  |///////////////////////////////////////////////////////////////////////
                            21189 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            21190 ; 637  |
                            21191 ; 638  |///////////////////////////////////////////////////////////////////////
                            21192 ; 639  |//! \brief
                            21193 ; 640  |//!
                            21194 ; 641  |//! \fntype Function
                            21195 ; 642  |//!
                            21196 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            21197 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            21198 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            21199 ; 646  |//!
                            21200 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            21201 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            21202 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            21203 ; 650  |//!
                            21204 ; 651  |//! \return
                            21205 ; 652  |//!
                            21206 ; 653  |///////////////////////////////////////////////////////////////////////
                            21207 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            21208 ; 655  |
                            21209 ; 656  |///////////////////////////////////////////////////////////////////////
                            21210 ; 657  |//! \brief
                            21211 ; 658  |//!
                            21212 ; 659  |//! \fntype Function
                            21213 ; 660  |//!
                            21214 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            21215 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            21216 ; 663  |//! of music library for that particular media.
                            21217 ; 664  |//!
                            21218 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            21219 ; 666  |//!
                            21220 ; 667  |//! \return
                            21221 ; 668  |//!
                            21222 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            21223 ; 670  |//!         function.
                            21224 ; 671  |///////////////////////////////////////////////////////////////////////
                            21225 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            21226 ; 673  |
                            21227 ; 674  |///////////////////////////////////////////////////////////////////////
                            21228 ; 675  |//! \brief
                            21229 ; 676  |//!
                            21230 ; 677  |//! \fntype Function
                            21231 ; 678  |//!
                            21232 ; 679  |//! Called by UI, the merge the music library tables album,
                            21233 ; 680  |//! artist, genre, song and year.
                            21234 ; 681  |//!
                            21235 ; 682  |//! \param[in]  none
                            21236 ; 683  |//!
                            21237 ; 684  |//! \return
                            21238 ; 685  |//!
                            21239 ; 686  |///////////////////////////////////////////////////////////////////////
                            21240 ; 687  |void ML_MergeLibraryTables(void);
                            21241 ; 688  |
                            21242 ; 689  |///////////////////////////////////////////////////////////////////////
                            21243 ; 690  |//! \brief
                            21244 ; 691  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 355

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21245 ; 692  |//! \fntype Function
                            21246 ; 693  |//!
                            21247 ; 694  |//! Called by UI, the merge the music library tables album,
                            21248 ; 695  |//! artist, genre, song and year.
                            21249 ; 696  |//!
                            21250 ; 697  |//! \param[in]  none
                            21251 ; 698  |//!
                            21252 ; 699  |//! \return
                            21253 ; 700  |//!
                            21254 ; 701  |///////////////////////////////////////////////////////////////////////
                            21255 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21256 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21257 
                            21259 
                            21260 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            21261 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            21262 ; 706  |
                            21263 ; 707  |///////////////////////////////////////////////////////////////////////
                            21264 ; 708  |//! \brief
                            21265 ; 709  |//!
                            21266 ; 710  |//! \fntype Function
                            21267 ; 711  |//!
                            21268 ; 712  |//! \param[in]
                            21269 ; 713  |//!
                            21270 ; 714  |//! \return
                            21271 ; 715  |//!
                            21272 ; 716  |///////////////////////////////////////////////////////////////////////
                            21273 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            21274 ; 718  |
                            21275 ; 719  |/*========================================================================================
                                  ========*/
                            21276 ; 720  |
                            21277 ; 721  |// Siukoon 2005-02-28
                            21278 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            21279 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            21280 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            21281 ; 725  |#else
                            21282 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            21283 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            21284 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            21285 ; 729  |#define WORD_PER_SECTOR             (171)
                            21286 ; 730  |#define BYTE_PER_SECTOR             (512)
                            21287 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            21288 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            21289 ; 733  |
                            21290 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            21291 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            21292 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            21293 ; 737  |
                            21294 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            21295 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            21296 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            21297 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            21298 ; 742  |
                            21299 ; 743  |/////////////////////
                            21300 ; 744  |
                            21301 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            21302 ; 746  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 356

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21303 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            21304 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            21305 ; 749  |#else
                            21306 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            21307 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            21308 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            21309 ; 753  |
                            21310 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            21311 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            21312 ; 756  |
                            21313 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            21314 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            21315 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            21316 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            21317 ; 761  |#else
                            21318 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            21319 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            21320 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            21321 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            21322 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            21323 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            21324 ; 768  |
                            21325 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            21326 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            21327 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            21328 ; 772  |#else
                            21329 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            21330 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            21331 ; 775  |
                            21332 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            21333 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            21334 ; 778  |
                            21335 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            21336 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            21337 ; 781  |
                            21338 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            21339 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            21340 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            21341 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            21342 ; 786  |#else
                            21343 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            21344 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            21345 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            21346 ; 790  |
                            21347 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            21348 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            21349 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            21350 ; 794  |#else
                            21351 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            21352 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            21353 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            21354 ; 798  |
                            21355 ; 799  |#ifdef __cplusplus
                            21356 ; 800  |}
                            21357 ; 801  |#endif
                            21358 ; 802  |
                            21359 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            21360 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 357

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21362 
                            21363 ; 6    |#endif  // USE_PLAYLIST3
                            21364 ; 7    |
                            21365 ; 8    |#ifndef QUICK_SWITCH_TIMEOUT_TIME
                            21366 ; 9    |// change from 500ms t0 400ms  to reduce inter-song delay by 0.1 sec (8-11-2005)
                            21367 ; 10   |#define QUICK_SWITCH_TIMEOUT_TIME 400   
                            21368 ; 11   |#endif
                            21369 ; 12   |
                            21370 ; 13   |//These are in the DecoderSR/DecoderCSR
                            21371 ; 14   |#define DECODER_VBRFlag         1<<1
                            21372 ; 15   |#define DECODER_PAUSED          1<<5
                            21373 ; 16   |#define DECODER_STOPPED         1<<6
                            21374 ; 17   |#define DECODER_SYNCED          1<<10
                            21375 ; 18   |#define DECODER_PLAYING         1<<12
                            21376 ; 19   |#define DECODER_END_OF_SONG     1<<13           // in DecoderCSR
                            21377 ; 20   |#define DECODER_SONG_INFO       1<<15
                            21378 ; 21   |#define DECODER_FILE_IS_OPEN    1<<16
                            21379 ; 22   |#define DECODER_A_SET           1<<18
                            21380 ; 23   |#define DECODER_B_SET           1<<19
                            21381 ; 24   |#define DECODER_BAD_FILE        1<<21
                            21382 ; 25   |#define DECODER_LOOKING_FOR_SYNC 1<<22
                            21383 ; 26   |
                            21384 ; 27   |#define SEEK_NONE 0
                            21385 ; 28   |#define SEEK_FFWD 1
                            21386 ; 29   |#define SEEK_RWND -1
                            21387 ; 30   |
                            21388 ; 31   |extern _X int g_iSeeking;
                            21389 ; 32   |extern _X INT g_iPlayerState;
                            21390 ; 33   |
                            21391 ; 34   |#ifdef USE_PLAYLIST3
                            21392 ; 35   |extern BOOL bSystemInit;
                            21393 ; 36   |extern uint24   g_is_SD_inserted;
                            21394 ; 37   |extern BOOL bResume;
                            21395 ; 38   |#endif  // USE_PLAYLIST3
                            21396 ; 39   |
                            21397 ; 40   |#ifdef USE_PLAYLIST3
                            21398 ; 41   |void _reentrant ML_browsing_app_init(void);
                            21399 ; 42   |#endif  // USE_PLAYLIST3
                            21400 ; 43   |
                            21401 ; 44   |#endif
                            21402 
                            21404 
                            21405 ; 21   |#include "const.h"
                            21406 
                            21408 
                            21409 ; 1    |//******************************************************************************
                            21410 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                            21411 ; 3    |//
                            21412 ; 4    |//  Use these values to reduce memory
                            21413 ; 5    |//;******************************************************************************
                            21414 ; 6    |
                            21415 ; 7    |#ifndef _CONST_H
                            21416 ; 8    |#define _CONST_H
                            21417 ; 9    |
                            21418 ; 10   |
                            21419 ; 11   |extern unsigned int _Y const_zero;    
                            21420 ; 12   |extern unsigned int _Y const_one;     
                            21421 ; 13   |extern unsigned int _Y const_two;     
                            21422 ; 14   |extern unsigned int _Y const_three;   
                            21423 ; 15   |extern unsigned int _Y const_four;    
                            21424 ; 16   |extern unsigned int _Y const_eight;   
                            21425 ; 17   |extern unsigned int _Y const_12;   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 358

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21426 ; 18   |extern unsigned int _Y const_16;   
                            21427 ; 19   |extern unsigned int _Y const_24;      
                            21428 ; 20   |extern unsigned int _Y const_32;     
                            21429 ; 21   |extern unsigned int _Y const_minus_1; 
                            21430 ; 22   |extern unsigned int _Y fract_one;     
                            21431 ; 23   |
                            21432 ; 24   |#endif
                            21433 
                            21435 
                            21436 ; 22   |#include "hwequ.h"
                            21437 
                            21439 
                            21440 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            21441 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                            21442 ; 3    |//  File        : hwequ.inc
                            21443 ; 4    |//  Description : STMP Hardware Constants
                            21444 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            21445 ; 6    |
                            21446 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                            21447 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                            21448 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                            21449 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                            21450 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                            21451 ; 12   |
                            21452 ; 13   |#if (!defined(HWEQU_INC))
                            21453 ; 14   |#define HWEQU_INC 1
                            21454 ; 15   |
                            21455 ; 16   |#include "types.h"
                            21456 ; 17   |#include "regsclkctrl.h"
                            21457 ; 18   |#include "regscore.h"
                            21458 ; 19   |#include "regscodec.h"
                            21459 ; 20   |#include "regsdcdc.h"
                            21460 ; 21   |#include "regsemc.h"
                            21461 ; 22   |#include "regsgpio.h"
                            21462 ; 23   |#include "regsi2c.h"
                            21463 ; 24   |#include "regsi2s.h"
                            21464 ; 25   |#include "regsicoll.h"
                            21465 ; 26   |#include "regslradc.h"
                            21466 ; 27   |#include "regspwm.h"
                            21467 ; 28   |#include "regsrevision.h"
                            21468 ; 29   |#include "regsrtc.h"
                            21469 ; 30   |#include "regsspare.h"
                            21470 ; 31   |#include "regsspi.h"
                            21471 ; 32   |#include "regsswizzle.h"
                            21472 ; 33   |#include "regssdram.h"
                            21473 ; 34   |#include "regstb.h"
                            21474 ; 35   |#include "regstimer.h"
                            21475 ; 36   |#include "regsusb20.h"
                            21476 ; 37   |#include "regsusb20phy.h"
                            21477 ; 38   |
                            21478 ; 39   |
                            21479 ; 40   |#endif // if (!@def(hwequ))
                            21480 ; 41   |
                            21481 
                            21483 
                            21484 ; 23   |#include "sysmem.h"
                            21485 
                            21487 
                            21488 ; 1    |//;******************************************************************************
                            21489 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2003
                            21490 ; 3    |//; File: sysmem.h
                            21491 ; 4    |//; ST System Memory Externs
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 359

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21492 ; 5    |//;******************************************************************************
                            21493 ; 6    |
                            21494 ; 7    |#ifndef SYSMEM_XREF_C
                            21495 ; 8    |#define SYSMEM_XREF_C
                            21496 ; 9    |
                            21497 ; 10   |// Variables in X
                            21498 ; 11   |extern unsigned int _X g_wDecoderCSR;
                            21499 ; 12   |extern unsigned int _X g_wDecoderSR;
                            21500 ; 13   |extern unsigned int _X g_wDecoderCSR2;  // DECODE2EOF
                            21501 ; 14   |extern unsigned int _X g_wEncoderSR;
                            21502 ; 15   |extern unsigned int _X g_wEncoderCSR;
                            21503 ; 16   |extern unsigned int _X g_wRecStartTimeHigh;
                            21504 ; 17   |extern unsigned int _X g_wRecStartTimeLow;
                            21505 ; 18   |extern unsigned int _X g_wSysError;
                            21506 ; 19   |#ifdef TRACEBUF_EN
                            21507 ; 20   |extern unsigned int _X g_wTraceBuffer; //Disabled by default.   
                            21508 ; 21   |extern unsigned int _X g_wTracePointer;
                            21509 ; 22   |#endif
                            21510 ; 23   |extern unsigned int _X g_wUserScratchX[];
                            21511 ; 24   |extern unsigned int _X g_wNextVoiceNumValue;
                            21512 ; 25   |extern unsigned int _X g_wEncAdpcmSave_r7;
                            21513 ; 26   |extern unsigned int _X g_wEncAdpcmSave_m7;
                            21514 ; 27   |extern unsigned int _X g_wEncModuleState;
                            21515 ; 28   |extern unsigned int _X g_wEncoderIsrSR;
                            21516 ; 29   |extern unsigned int _X g_bAudibleNeedFileSize;          // 10/12/04 mmiu - Added for AA fi
                                  le navigation
                            21517 ; 30   |extern unsigned int _X g_bAudiblePlayThrough;           // 11/1/04 mmiu - Added for file p
                                  osition play-through indicator
                            21518 ; 31   |extern unsigned int _X g_wSongStartOffsetHigh;          // 11/1/04 mmiu - Added until conf
                                  irmed we can use g_wSongByteTotalConsumedHigh/Low
                            21519 ; 32   |extern unsigned int _X g_wSongStartOffsetLow;
                            21520 ; 33   |
                            21521 ; 34   |// Variables in Y
                            21522 ; 35   |extern int          _Y g_VolumeBias;
                            21523 ; 36   |extern unsigned int _Y g_wCurrentRoutinePtr;
                            21524 ; 37   |extern unsigned int _Y g_wSystemFileHandle;
                            21525 ; 38   |extern unsigned int _Y g_wSongByteTotalHigh;
                            21526 ; 39   |extern unsigned int _Y g_wSongByteTotalLow; 
                            21527 ; 40   |extern unsigned int _Y g_wSongByteLengthHigh;
                            21528 ; 41   |extern unsigned int _Y g_wSongByteLengthLow;
                            21529 ; 42   |extern unsigned int _Y g_wInvSampleRate;
                            21530 ; 43   |extern unsigned int _Y g_wCurrentSongBad;
                            21531 ; 44   |extern unsigned int _Y g_iSongType;
                            21532 ; 45   |extern _packed BYTE _Y g_CurrentSongName[];
                            21533 ; 46   |extern unsigned int _Y g_wCurrentDirDevId;
                            21534 ; 47   |extern unsigned int _Y g_wSongInvBitRatePtr;
                            21535 ; 48   |extern unsigned int _Y g_wUserScratchXDescriptor;
                            21536 ; 49   |extern unsigned int _Y g_wUserScratchYDescriptor;
                            21537 ; 50   |extern _packed BYTE _Y g_EncFileNameString[];
                            21538 ; 51   |extern unsigned int _Y g_wEncFileHandle;
                            21539 ; 52   |extern unsigned int _Y g_wEncAdpcmOvlSave_sp;
                            21540 ; 53   |extern unsigned int _Y g_wRootDirectory;
                            21541 ; 54   |extern unsigned int _Y g_wUserScratchY[];
                            21542 ; 55   |extern unsigned int _Y g_wPrevInvBitRatePtr;
                            21543 ; 56   |
                            21544 ; 57   |#endif  // SYSMEM_XREF_C
                            21545 
                            21547 
                            21548 ; 24   |#ifdef WOW
                            21549 ; 25   |#include "wowmenu.h" 
                            21550 ; 26   |#include "wow_ed.h"
                            21551 ; 27   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 360

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21552 ; 28   |#ifndef CLCD
                            21553 ; 29   |#include "displaydrv.h"
                            21554 
                            21556 
                            21557 ; 1    |///////////////////////////////////////////////////////////////////////////////
                            21558 ; 2    |///
                            21559 ; 3    |/// Filename: displaydrv.h
                            21560 ; 4    |/// Description: Prototypes for the display driver files.
                            21561 ; 5    |///
                            21562 ; 6    |///
                            21563 ; 7    |/// Copyright (c) SigmaTel, Inc. Unpublished
                            21564 ; 8    |///
                            21565 ; 9    |/// SigmaTel, Inc.
                            21566 ; 10   |/// Proprietary  Confidential
                            21567 ; 11   |///
                            21568 ; 12   |/// This source code and the algorithms implemented therein constitute
                            21569 ; 13   |/// confidential information and may comprise trade secrets of SigmaTel, Inc.
                            21570 ; 14   |/// or its associates, and any use thereof is subject to the terms and
                            21571 ; 15   |/// conditions of the Confidential Disclosure Agreement pursuant to which this
                            21572 ; 16   |/// source code was originally received.
                            21573 ; 17   |///
                            21574 ; 18   |///////////////////////////////////////////////////////////////////////////////
                            21575 ; 19   |#ifndef __DISPLAY_H
                            21576 ; 20   |#define __DISPLAY_H
                            21577 ; 21   |
                            21578 ; 22   |#include "project.h"
                            21579 
                            21581 
                            21582 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            21583 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            21584 ; 3    |//  Filename: project.inc
                            21585 ; 4    |//  Description: 
                            21586 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            21587 ; 6    |
                            21588 ; 7    |#if (!defined(_PROJECT_INC))
                            21589 ; 8    |#define _PROJECT_INC 1
                            21590 ; 9    |
                            21591 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            21592 ; 11   |#include "hwequ.h"
                            21593 ; 12   |#else 
                            21594 ; 13   |//include "regscodec.inc"
                            21595 ; 14   |#endif
                            21596 ; 15   |
                            21597 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            21598 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            21599 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            21600 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            21601 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            21602 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            21603 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            21604 ; 23   |
                            21605 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            21606 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            21607 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            21608 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            21609 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 361

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21610 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            21611 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            21612 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            21613 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            21614 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            21615 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            21616 ; 35   |
                            21617 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            21618 ; 37   |// MEDIA DEFINITIONS
                            21619 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            21620 ; 39   |
                            21621 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            21622 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            21623 ; 42   |#if defined(NAND1)
                            21624 ; 43   |#define SM_INTERNAL_CHIPS 1
                            21625 ; 44   |#else 
                            21626 ; 45   |#if defined(NAND2)
                            21627 ; 46   |#define SM_INTERNAL_CHIPS 2
                            21628 ; 47   |#else 
                            21629 ; 48   |#if defined(NAND3)
                            21630 ; 49   |#define SM_INTERNAL_CHIPS 3
                            21631 ; 50   |#else 
                            21632 ; 51   |#if defined(NAND4)
                            21633 ; 52   |#define SM_INTERNAL_CHIPS 4
                            21634 ; 53   |#else 
                            21635 ; 54   |#define SM_INTERNAL_CHIPS 1
                            21636 ; 55   |#endif
                            21637 ; 56   |#endif
                            21638 ; 57   |#endif
                            21639 ; 58   |#endif
                            21640 ; 59   |
                            21641 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            21642 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            21643 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            21644 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            21645 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            21646 ; 65   |//*** comment out if active high ****
                            21647 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            21648 ; 67   |
                            21649 ; 68   |#if defined(SMEDIA)
                            21650 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            21651 ; 70   |#define NUM_SM_EXTERNAL 1
                            21652 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            21653 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            21654 ; 73   |#else 
                            21655 ; 74   |#if defined(MMC)
                            21656 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            21657 ; 76   |#define NUM_SM_EXTERNAL 0
                            21658 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            21659 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            21660 ; 79   |#else 
                            21661 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            21662 ; 81   |#define NUM_SM_EXTERNAL 0
                            21663 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            21664 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            21665 ; 84   |#endif
                            21666 ; 85   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 362

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21667 ; 86   |
                            21668 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            21669 ; 88   |// Mass Storage Class definitions
                            21670 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            21671 ; 90   |// Set to 0 if Composite Device build is desired.    
                            21672 ; 91   |#define MULTI_LUN_BUILD 1   
                            21673 ; 92   |
                            21674 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            21675 ; 94   |//  SCSI
                            21676 ; 95   |#if (MULTI_LUN_BUILD==0)
                            21677 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            21678 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            21679 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            21680 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            21681 ; 100  |  #else
                            21682 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            21683 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            21684 ; 103  |  #endif
                            21685 ; 104  |#else
                            21686 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            21687 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            21688 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            21689 ; 108  |  #else
                            21690 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            21691 ; 110  |  #endif
                            21692 ; 111  |#endif
                            21693 ; 112  |
                            21694 ; 113  |
                            21695 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            21696 ; 115  |
                            21697 ; 116  |
                            21698 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            21699 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            21700 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            21701 ; 120  |#ifdef MMC
                            21702 ; 121  |#ifdef MTP_BUILD
                            21703 ; 122  |// --------------------
                            21704 ; 123  |// MTP and MMC
                            21705 ; 124  |// --------------------
                            21706 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            21707 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            21708 ; 127  |#else  // ifndef MTP_BUILD
                            21709 ; 128  |#ifdef STMP_BUILD_PLAYER
                            21710 ; 129  |// --------------------
                            21711 ; 130  |// Player and MMC
                            21712 ; 131  |// --------------------
                            21713 ; 132  |#else
                            21714 ; 133  |// --------------------
                            21715 ; 134  |// USBMSC and MMC
                            21716 ; 135  |// --------------------
                            21717 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            21718 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            21719 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            21720 ; 139  |#endif // ifdef MTP_BUILD
                            21721 ; 140  |#else  // ifndef MMC
                            21722 ; 141  |#ifdef MTP_BUILD
                            21723 ; 142  |// --------------------
                            21724 ; 143  |// MTP and NAND only
                            21725 ; 144  |// --------------------
                            21726 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            21727 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            21728 ; 147  |#else  // ifndef MTP_BUILD
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 363

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21729 ; 148  |#ifdef STMP_BUILD_PLAYER
                            21730 ; 149  |// --------------------
                            21731 ; 150  |// Player and NAND only
                            21732 ; 151  |// --------------------
                            21733 ; 152  |#else
                            21734 ; 153  |// --------------------
                            21735 ; 154  |// USBMSC and NAND only
                            21736 ; 155  |// --------------------
                            21737 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            21738 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            21739 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            21740 ; 159  |#endif // ifdef MTP_BUILD
                            21741 ; 160  |#endif // ifdef MMC 
                            21742 ; 161  |
                            21743 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            21744 ; 163  |#if (defined(MTP_BUILD))
                            21745 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            21746 ; 165  |
                            21747 ; 166  |////!
                            21748 ; 167  |////! This varible holds the watchdog count for the store flush.
                            21749 ; 168  |////!
                            21750 ; 169  |///
                            21751 ; 170  |#include <types.h>
                            21752 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            21753 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            21754 ; 173  |#endif
                            21755 ; 174  |
                            21756 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            21757 ; 176  |// These are needed here for Mass Storage Class
                            21758 ; 177  |// Needs to be cleaned up
                            21759 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            21760 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            21761 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            21762 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            21763 ; 182  |
                            21764 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            21765 ; 184  |
                            21766 ; 185  |#endif
                            21767 ; 186  |
                            21768 ; 187  |
                            21769 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            21770 ; 189  |// SmartMedia/NAND defs
                            21771 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            21772 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            21773 ; 192  |
                            21774 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            21775 ; 194  |// Sysloadresources defs
                            21776 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            21777 ; 196  |
                            21778 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            21779 ; 198  |// MMC defs
                            21780 ; 199  |#define MMC_MAX_PARTITIONS 1
                            21781 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            21782 ; 201  |
                            21783 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            21784 ; 203  |// SPI defs
                            21785 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            21786 ; 205  |
                            21787 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            21788 ; 207  |// Global media defs
                            21789 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            21790 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 364

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21791 ; 210  |
                            21792 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            21793 ; 212  |// DO NOT CHANGE THESE!!!
                            21794 ; 213  |#define SM_MAX_PARTITIONS 4
                            21795 ; 214  |#define MAX_HANDLES 2
                            21796 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            21797 ; 216  |
                            21798 ; 217  |
                            21799 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            21800 ; 219  |// Battery LRADC Values 
                            21801 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            21802 ; 221  |// brownout trip point in mV (moved by RS)
                            21803 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            21804 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            21805 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            21806 ; 225  |//     audio recording to media.
                            21807 ; 226  |#define BATT_SAFETY_MARGIN 10
                            21808 ; 227  |
                            21809 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            21810 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            21811 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            21812 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            21813 ; 232  |
                            21814 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            21815 ; 234  |
                            21816 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            21817 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            21818 ; 237  |#if (!defined(CLCD))
                            21819 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            21820 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            21821 ; 240  |#else 
                            21822 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            21823 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            21824 ; 243  |#endif
                            21825 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            21826 ; 245  |
                            21827 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            21828 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            21829 ; 248  |// See mp3 encoder overlay.
                            21830 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            21831 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            21832 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            21833 ; 252  |
                            21834 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            21835 ; 254  |// Voice recording filenames
                            21836 ; 255  |// number of digits in filename Vxxx.wav
                            21837 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            21838 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            21839 ; 258  |
                            21840 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            21841 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            21842 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            21843 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            21844 ; 263  |#if defined(DEVICE_3500)
                            21845 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            21846 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            21847 ; 266  |// Per your layout: select LRADC 2 or 1 below 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 365

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21848 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            21849 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            21850 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            21851 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            21852 ; 271  |
                            21853 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            21854 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            21855 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            21856 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            21857 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            21858 ; 277  |
                            21859 ; 278  |#else 
                            21860 ; 279  |// STMP3410
                            21861 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            21862 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            21863 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            21864 ; 283  |#endif
                            21865 ; 284  |
                            21866 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            21867 ; 286  |// Number of available soft timers
                            21868 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            21869 ; 288  |#if defined(SYNC_LYRICS)
                            21870 ; 289  |#define SOFT_TIMERS 10
                            21871 ; 290  |#else 
                            21872 ; 291  |#if defined(JPEG_DECODER)
                            21873 ; 292  |#define SOFT_TIMERS 10
                            21874 ; 293  |#else 
                            21875 ; 294  |#define SOFT_TIMERS 9
                            21876 ; 295  |#endif
                            21877 ; 296  |#endif
                            21878 ; 297  |
                            21879 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            21880 ; 299  |//  sizes
                            21881 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            21882 ; 301  |#if defined(MMC)
                            21883 ; 302  |#if defined(USE_PLAYLIST5)
                            21884 ; 303  |#define MENU_STACK_SIZE 1500
                            21885 ; 304  |#else 
                            21886 ; 305  |#define MENU_STACK_SIZE 1250
                            21887 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            21888 ; 307  |#else 
                            21889 ; 308  |#if defined(USE_PLAYLIST5)
                            21890 ; 309  |#define MENU_STACK_SIZE 1500
                            21891 ; 310  |#else 
                            21892 ; 311  |#define MENU_STACK_SIZE 1250
                            21893 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            21894 ; 313  |#endif //if @def('MMC')
                            21895 ; 314  |
                            21896 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            21897 ; 316  |// 
                            21898 ; 317  |#define STACK_L1_SIZE 750
                            21899 ; 318  |#define STACK_L2_SIZE 100
                            21900 ; 319  |#define STACK_L3_SIZE 160
                            21901 ; 320  |
                            21902 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            21903 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            21904 ; 323  |// is ok with switching code.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 366

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21905 ; 324  |#if defined(MTP_BUILD)
                            21906 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            21907 ; 326  |#endif
                            21908 ; 327  |
                            21909 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            21910 ; 329  |// maximum number of nested funclets 
                            21911 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            21912 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            21913 ; 332  |
                            21914 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            21915 ; 334  |//    LCD DEFINITIONS
                            21916 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            21917 ; 336  |
                            21918 ; 337  |#define SPACE_CHAR 0x000020          
                            21919 ; 338  |#define ZERO_CHAR 0x000030
                            21920 ; 339  |#define COLON_CHAR 0x00003A
                            21921 ; 340  |#define PERIOD_CHAR 0x00002E
                            21922 ; 341  |
                            21923 ; 342  |#if (defined(S6B33B0A_LCD))
                            21924 ; 343  |#define LCD_X_SIZE 128
                            21925 ; 344  |#define LCD_Y_SIZE 159
                            21926 ; 345  |#endif
                            21927 ; 346  |
                            21928 ; 347  |#if (defined(SED15XX_LCD))
                            21929 ; 348  |#define LCD_X_SIZE 128
                            21930 ; 349  |#define LCD_Y_SIZE 64
                            21931 ; 350  |#endif
                            21932 ; 351  |
                            21933 ; 352  |
                            21934 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            21935 ; 354  |//   Details on Customizing Contrast
                            21936 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            21937 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            21938 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            21939 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            21940 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            21941 ; 360  |//   unless the ezact sequence is remembered.
                            21942 ; 361  |//   To find out what range your player supports: 
                            21943 ; 362  |//   change these equs to full range or comment out (full range is default)
                            21944 ; 363  |//;;;;;;
                            21945 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            21946 ; 365  |// recommended calibration using player -- uncomment 
                            21947 ; 366  |//;;;;;;
                            21948 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            21949 ; 368  |////////////////////////////
                            21950 ; 369  |#if (defined(DEMO_HW))
                            21951 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            21952 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            21953 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            21954 ; 373  |#else 
                            21955 ; 374  |
                            21956 ; 375  |#if (defined(S6B33B0A_LCD))
                            21957 ; 376  |#define LCD_MAX_CONTRAST 210
                            21958 ; 377  |#define LCD_MIN_CONTRAST 160    
                            21959 ; 378  |#endif
                            21960 ; 379  |
                            21961 ; 380  |#if (defined(SED15XX_LCD))
                            21962 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            21963 ; 382  |// Engineering board regs support range [17-37].
                            21964 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            21965 ; 384  |//   One default contrast range [24-42] works for both.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 367

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21966 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            21967 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            21968 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            21969 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            21970 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            21971 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            21972 ; 391  |
                            21973 ; 392  |#if (defined(NEWSHINGYIH))
                            21974 ; 393  |#define LCD_MAX_CONTRAST 250
                            21975 ; 394  |#define LCD_MIN_CONTRAST 0
                            21976 ; 395  |#else 
                            21977 ; 396  |//-----
                            21978 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            21979 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            21980 ; 399  |#define LCD_MAX_CONTRAST 250
                            21981 ; 400  |#define LCD_MIN_CONTRAST 0
                            21982 ; 401  |
                            21983 ; 402  |//=====
                            21984 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            21985 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            21986 ; 405  |//LCD_MAX_CONTRAST equ 42
                            21987 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            21988 ; 407  |
                            21989 ; 408  |#endif
                            21990 ; 409  |#endif
                            21991 ; 410  |
                            21992 ; 411  |#endif
                            21993 ; 412  |
                            21994 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            21995 ; 414  |// The default value of the lcd contrast in % of range
                            21996 ; 415  |//   the default value is used when no settings.dat is available
                            21997 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            21998 ; 417  |
                            21999 ; 418  |#if (defined(S6B33B0A_LCD))
                            22000 ; 419  |// 60% of range is default value
                            22001 ; 420  |#define DEFAULT_CONTRAST 50 
                            22002 ; 421  |#endif
                            22003 ; 422  |
                            22004 ; 423  |#if (defined(SED15XX_LCD))
                            22005 ; 424  |// % of range is default value (was 60%)
                            22006 ; 425  |#define DEFAULT_CONTRAST 50 
                            22007 ; 426  |#endif
                            22008 ; 427  |
                            22009 ; 428  |
                            22010 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            22011 ; 430  |// make lower when doing calibration
                            22012 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            22013 ; 432  |
                            22014 ; 433  |
                            22015 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            22016 ; 435  |// For FFWD and RWND
                            22017 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            22018 ; 437  |#define SECONDS_TO_SKIP 1
                            22019 ; 438  |#define SECONDS_TO_SKIP1 3
                            22020 ; 439  |#define SECONDS_TO_SKIP2 6
                            22021 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            22022 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            22023 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22024 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            22025 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 368

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22026 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            22027 ; 446  |
                            22028 ; 447  |// For audible FFW/RWD
                            22029 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            22030 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            22031 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            22032 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            22033 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22034 ; 453  |#define LEVEL1_BOUNDARY 17 
                            22035 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22036 ; 455  |#define LEVEL2_BOUNDARY 33 
                            22037 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22038 ; 457  |#define LEVEL3_BOUNDARY 50 
                            22039 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            22040 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            22041 ; 460  |// Short Song Time, songs too short to play.
                            22042 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            22043 ; 462  |
                            22044 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            22045 ; 464  |// MP3 Sync Values
                            22046 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            22047 ; 466  |// # bytes to look for sync before marking it bad
                            22048 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            22049 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            22050 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            22051 ; 470  |// once we have sync'd, the isr should be called this frequently
                            22052 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            22053 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            22054 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            22055 ; 474  |
                            22056 ; 475  |
                            22057 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            22058 ; 477  |//// Multi-Stage Volume Control Definitions
                            22059 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            22060 ; 479  |//// Use Multi-Stage Volume
                            22061 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            22062 ; 481  |
                            22063 ; 482  |//// Master Volume definitions
                            22064 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            22065 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            22066 ; 485  |
                            22067 ; 486  |//// DAC-Mode definitions
                            22068 ; 487  |//// Adjusts 0dB point
                            22069 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            22070 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            22071 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            22072 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            22073 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            22074 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            22075 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            22076 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            22077 ; 496  |
                            22078 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            22079 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            22080 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            22081 ; 500  |
                            22082 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 369

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22083 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            22084 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            22085 ; 504  |
                            22086 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            22087 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            22088 ; 507  |
                            22089 ; 508  |
                            22090 ; 509  |//// Line In definitions (used for Line-In 1)
                            22091 ; 510  |//// 0dB point of the Line In
                            22092 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            22093 ; 512  |//// Minimum volume of Line In
                            22094 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            22095 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            22096 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            22097 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            22098 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            22099 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            22100 ; 519  |
                            22101 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            22102 ; 521  |//// 0dB point of the Line In
                            22103 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            22104 ; 523  |//// Minimum volume of Line In
                            22105 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            22106 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            22107 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            22108 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            22109 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            22110 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            22111 ; 530  |
                            22112 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            22113 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            22114 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            22115 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            22116 ; 535  |
                            22117 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            22118 ; 537  |////
                            22119 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            22120 ; 539  |////
                            22121 ; 540  |///
                            22122 ; 541  |#include <types.h>
                            22123 ; 542  |extern volatile WORD g_wActivityState;
                            22124 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            22125 ; 544  |
                            22126 ; 545  |void _reentrant Init5VSense(void);
                            22127 ; 546  |void _reentrant ServiceDCDC(void);
                            22128 ; 547  |
                            22129 ; 548  |////////////////////////////////////////////////////////////////////////////
                            22130 ; 549  |//// JPEG Thumbnail Mode Setting
                            22131 ; 550  |//// number of column in thumbnail mode
                            22132 ; 551  |#define THUMBNAIL_X 2           
                            22133 ; 552  |//// number of row in  thumbnail mode
                            22134 ; 553  |#define THUMBNAIL_Y 2           
                            22135 ; 554  |//// thumbnail boundary offset x
                            22136 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            22137 ; 556  |//// thumbnail boundary offset y
                            22138 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            22139 ; 558  |
                            22140 ; 559  |#endif // if (!@def(_PROJECT_INC))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 370

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22141 ; 560  |
                            22142 
                            22144 
                            22145 ; 23   |
                            22146 ; 24   |#define MAX_BITMAP_SIZE 10000
                            22147 ; 25   |
                            22148 ; 26   |//comment this out to put the frame buffer in Y
                            22149 ; 27   |
                            22150 ; 28   |#ifndef LCD_X_SIZE     
                            22151 ; 29   |#define LCD_X_SIZE          98
                            22152 ; 30   |#endif
                            22153 ; 31   |
                            22154 ; 32   |#ifndef LCD_Y_SIZE
                            22155 ; 33   |#define LCD_Y_SIZE          64
                            22156 ; 34   |#endif
                            22157 ; 35   |
                            22158 ; 36   |#define BITMAP_MEMORY_SPACE TARGET_MEM_Y
                            22159 ; 37   |
                            22160 ; 38   |typedef union
                            22161 ; 39   |{
                            22162 ; 40   |    struct
                            22163 ; 41   |    {
                            22164 ; 42   |        INT m_Resource:21;
                            22165 ; 43   |        INT m_Type :3;
                            22166 ; 44   |    } Complex;
                            22167 ; 45   |    WORD I;
                            22168 ; 46   |} COMPLEX_RESOURCE;
                            22169 ; 47   |
                            22170 ; 48   |#define RESOURCE_TYPE_SIMPLE    0
                            22171 ; 49   |#define RESOURCE_TYPE_NESTED    1
                            22172 ; 50   |#define RESOURCE_TYPE_UNICODE   2
                            22173 ; 51   |
                            22174 ; 52   |
                            22175 ; 53   |typedef struct 
                            22176 ; 54   |{
                            22177 ; 55   |    INT m_iMaskLeft;
                            22178 ; 56   |    INT m_iMaskTop;
                            22179 ; 57   |    INT m_iMaskRight;
                            22180 ; 58   |    INT m_iMaskBottom;
                            22181 ; 59   |}   MASK;
                            22182 ; 60   |
                            22183 ; 61   |typedef struct 
                            22184 ; 62   |{
                            22185 ; 63   |    INT m_iWidth;
                            22186 ; 64   |    INT m_iHeight;
                            22187 ; 65   |    WORD m_wBitmap[MAX_BITMAP_SIZE];
                            22188 ; 66   |} BITMAP;
                            22189 ; 67   |
                            22190 ; 68   |
                            22191 ; 69   |typedef struct 
                            22192 ; 70   |{
                            22193 ; 71   |    INT m_iWidth;
                            22194 ; 72   |    INT m_iHeight;
                            22195 ; 73   |} BITMAPHEADER;
                            22196 ; 74   |
                            22197 ; 75   |#define DISPLAY_NORMAL  0
                            22198 ; 76   |#define DISPLAY_INVERT  1
                            22199 ; 77   |#define DISPLAY_CLEAR   2 
                            22200 ; 78   |
                            22201 ; 79   |void _reentrant DisplayInit(void);
                            22202 
                            22209 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 371

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22210 ; 80   |
                            22211 ; 81   |
                            22212 ; 82   |_reentrant void DisplayHandleMessage(Message *);
                            22213 ; 83   |
                            22214 ; 84   |_reentrant void DisplayUpdateDisplay(void);
                            22215 ; 85   |
                            22216 ; 86   |_reentrant void DisplayClearRange           (INT  x,INT  y,WORD cx         ,WORD cy    );
                            22217 ; 87   |_reentrant void DisplayPrintBitmapResource  (INT  x,INT  y,WORD wResource  ,INT bInvert);
                            22218 ; 88   |_reentrant void DisplayPrintStringResource  (INT  x,INT  y,WORD wResource  ,INT bInvert);
                            22219 ; 89   |_reentrant void DisplayPrintStringAddress   (INT  x,INT  y,void *pAddress  ,INT bInvert);
                            22220 ; 90   |_reentrant void DisplaySetFont(INT);
                            22221 ; 91   |_reentrant void DisplayPrintBitmapAddress(INT x,INT y,BITMAP *pBitmap,INT bInvert);
                            22222 
                            22229 
                            22230 ; 92   |_reentrant void DisplayPrintStringAddressUnicode   (INT x,INT y,void *pAddress ,INT bInver
                                  t);
                            22231 ; 93   |_reentrant void DisplayPrintStringResourceUnicode  (INT x,INT y,WORD wResource,INT bInvert
                                  );
                            22232 ; 94   |_reentrant void DisplayPrintNumber  (INT x,INT y,INT iNumber    ,INT iDigits    ,INT iFill
                                  er    ,INT bInvert);
                            22233 ; 95   |_reentrant void DisplayPrintTime    (INT x,INT y,INT iMinutes   ,INT iSeconds             
                                        ,INT bInvert);
                            22234 ; 96   |_reentrant void DisplayPrintLongTime(INT x,INT y,INT iHours     ,INT iMinutes   ,INT iSeco
                                  nds   ,INT bInvert);
                            22235 ; 97   |_reentrant void DisplaySetFont(INT iFont);
                            22236 ; 98   |_reentrant int DisplayPrintCharUnicode   (INT  x,INT y,WORD wChar,INT bInvert);
                            22237 ; 99   |
                            22238 ; 100  |
                            22239 ; 101  |#endif
                            22240 
                            22242 
                            22243 ; 30   |#endif
                            22244 ; 31   |
                            22245 ; 32   |INT g_iLanguage=LANGUAGES_FIRST;
                            22246 
                            22247 
Y:0000                      22248         org     y,".ydatasettingsmenu",init:
                            22249 Fg_iLanguage:
Y:0000 000000               22250         dc      $000000
                            22253 
                            22254 ; 33   |
                            22255 ; 34   |_reentrant int EnterSubMenu(int iSelectedItem);
                            22256 ; 35   |
                            22257 ; 36   |/////////////////////////////////////////////////////////////////////////////////////////
                            22258 ; 37   |//
                            22259 ; 38   |//>  Name:          int _reentrant SettingsMenu(int a, int b, int *pPtr)
                            22260 ; 39   |//
                            22261 ; 40   |//   Type:          Function (settings menu entry point)
                            22262 ; 41   |//
                            22263 ; 42   |//   Description:   This function is the enrty point for the settings menu manager.
                            22264 ; 43   |//
                            22265 ; 44   |//   Inputs:        None used.
                            22266 ; 45   |//
                            22267 ; 46   |//   Outputs:       Menu to enter upon exiting settings menu
                            22268 ; 47   |//                      if PH_MENU: return to music menu
                            22269 ; 48   |//                      else : return to main menu selection
                            22270 ; 49   |//
                            22271 ; 50   |//   Notes:         
                            22272 ; 51   |//
                            22273 ; 52   |//<
                            22274 ; 53   |//////////////////////////////////////////////////////////////////////////////////////////
                                  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 372

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22275 ; 54   |int _reentrant SettingsMenu(int a, int b, int *pPtr)
                            22276 ; 55   |{
                            22277 
P:0000                      22278         org     p,".ptextsettingsmenu":
                            22285 FSettingsMenu:
P:0000 055F7C         2    222286         movec   ssh,y:(r7)+
P:0001 3F2F00         2    422289         move    #47,n7
P:0002 000000         2    622290         nop
P:0003 204F00         2    822291         move    (r7)+n7
                            22301 
                            22302 ; 56   |    BOOL bDone = FALSE;
                            22303 
P:0004 250000         2   1022305         move    #0,x1
P:0005 77F400 FFFFFA  3   1322307         move    #-6,n7
P:0007 000000         2   1522308         nop
P:0008 4D6F00         4   1922309         move    x1,y:(r7+n7)
                            22370 
                            22371 ; 57   |    BOOL bSendToPlayerStateMachine = FALSE;
                            22372 ; 58   |
                            22373 ; 59   |    union DisplayHints DisplayHint;
                            22374 ; 60   |
                            22375 ; 61   |    INT iHighLightedItem=SETTINGSMENU_FIRST;
                            22376 
P:0009 77F400 FFFFFB  3   2222378         move    #-5,n7
P:000B 000000         2   2422379         nop
P:000C 596F00         4   2822380         move    b0,y:(r7+n7)
                            22387 
                            22388 ; 62   |    INT iEvent;
                            22389 ; 63   |    INT iNextMenu = MENU_MAIN;  // default return (main menu)
                            22390 
P:000D 2D6400         2   3022392         move    #100,b1
P:000E 77F400 FFFFFC  3   3322394         move    #-4,n7
P:0010 000000         2   3522395         nop
P:0011 5D6F00         4   3922396         move    b1,y:(r7+n7)
                            22414 
                            22415 ; 64   |
                            22416 ; 65   |///////////////////////////////////////////////////////////////////////////
                            22417 ; 66   |//These data structures are used by the DisplayPagedList function to create the 
                            22418 ; 67   |//the main menu lists.  see displaylists.h for more info
                            22419 ; 68   |///////////////////////////////////////////////////////////////////////////
                            22420 ; 69   |
                            22421 ; 70   |    struct PagedListStructure MenuListInfo;     // m_iNormalDisplayMsg,m_iSelectedDisplayM
                                  sg
                            22422 ; 71   |                                                // m_iItems, MenuItem *m_pItems
                            22423 ; 72   |
                            22424 ; 73   |    struct MenuItem aItems[SETTINGSMENU_COUNT];   // m_iPage, m_iResource, m_ixPos, m_iyPo
                                  s
                            22425 ; 74   |
                            22426 ; 75   |/****
                            22427 ; 76   |    THIS METHOD MAKES A CONST SECTION FOR EACH CONST
                            22428 ; 77   |    struct MenuItem aItems[SETTINGSMENU_COUNT]={
                            22429 ; 78   |        LCD_PRINT_RANGE_RSRC,           // m_iNormalDisplayMsg
                            22430 ; 79   |        LCD_PRINT_RANGE_INV_RSRC,       // m_iSelectedDisplayMsg
                            22431 ; 80   |        SETTINGSMENU_COUNT,             // m_items
                            22432 ; 81   |        NULL};                          // MenuItem *m_pItems
                            22433 ; 82   |
                            22434 ; 83   |    struct MenuItem aItems[SETTINGSMENU_COUNT]={
                            22435 ; 84   |        {0,RSRC_STRING_EQ_MENU,0,16},   
                            22436 ; 85   |        {0,RSRC_STRING_PLAYMODE_MENU,0,24},
                            22437 ; 86   |        {0,RSRC_STRING_CONTRAST_MENU,0,32},
                            22438 ; 87   |        {0,RSRC_STRING_PWRSAVINGS_MENU,0,40},
                            22439 ; 88   |                {0,RSRC_STRING_TIME_DATE_MENU,0,48},
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 373

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22440 ; 89   |                {0,RSRC_STRING_EXIT_MENU,0,56},
                            22441 ; 90   |        };
                            22442 ; 91   |*/
                            22443 ; 92   |
                            22444 ; 93   |    // filling the structure like this takes more p mem, but it's overlaid -- not Y sys me
                                  m
                            22445 ; 94   |    MenuListInfo.m_iNormalDisplayMsg = LCD_PRINT_STRING_RSRC;
                            22446 
P:0012 54F400 030007  3   4222448         move    #196615,a1
P:0014 77F400 FFFFF5  3   4522449         move    #-11,n7
P:0016 000000         2   4722450         nop
P:0017 5C6F00         4   5122451         move    a1,y:(r7+n7)
                            22452 
                            22453 ; 95   |    MenuListInfo.m_iSelectedDisplayMsg = LCD_PRINT_STRING_INV_RSRC;
                            22454 
P:0018 46F400 030009  3   5422456         move    #196617,y0
P:001A 77F400 FFFFF6  3   5722457         move    #-10,n7
P:001C 000000         2   5922458         nop
P:001D 4E6F00         4   6322459         move    y0,y:(r7+n7)
                            22460 
                            22461 ; 96   |    MenuListInfo.m_iItems = SETTINGSMENU_COUNT;
                            22462 
P:001E 290900         2   6522464         move    #9,b0
P:001F 77F400 FFFFF7  3   6822465         move    #-9,n7
P:0021 000000         2   7022466         nop
P:0022 596F00         4   7422467         move    b0,y:(r7+n7)
                            22469 
                            22470 ; 97   |
                            22471 ; 98   |
                            22472 ; 99   |    // filling the structure like this takes more p mem, but it's overlaid -- not Y sys me
                                  m
                            22473 ; 100  |    for (a = 0; a < SETTINGSMENU_COUNT; a++)
                            22474 
P:0023 212E00         2   7622476         move    b0,a
P:0024 20001B         2   7822478         clr     b   
P:0025 77F400 FFFFD1  3   8122480         move    #-47,n7
P:0027 000000         2   8322481         nop
P:0028 044F14         4   8722482         lua     (r7)+n7,r4
P:0029 4FF000 rrrrrr  3   9022483         move    y:Fconst_zero,y1
P:002B 4EF000 rrrrrr  3   9322484         move    y:Fconst_24,y0
P:002D 200003         2   9522485         tst     a
P:002E 0AF0AA rrrrrr  6  10122486         jeq     L92
P:0030 06CC00 rrrrrr  6  10722487         do      a1,L92
                            22489 
                            22490 ; 101  |    {   // m_ipage is 0 for all menu labels
                            22491 ; 102  |        aItems[a].m_iPage = a / SETTINGSMENU_PAGE1_COUNT;
                            22492 
P:0032 21AE00         2  10922494         move    b1,a
P:0033 200022         2  11122495         asr     a
P:0034 200022         2  11322496         asr     a
P:0035 218500         2  11522497         move    a1,x1
P:0036 21A400         2  11722498         move    b1,x0
P:0037 0116D0         2  11922499         mpy     x0,#22,a
P:0038 211800         2  12122500         move    a0,n0
P:0039 229000         2  12322501         move    r4,r0
P:003A 000000         2  12522502         nop
P:003B 044816         4  12922503         lua     (r0)+n0,r6
P:003C 000000         2  13122504         nop
P:003D 4D6600         2  13322505         move    x1,y:(r6)
                            22506 
                            22507 ; 103  |        aItems[a].m_ixPos = const_zero;
                            22508 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 374

M:ADDR CODE           CYCLES LINE SOURCELINE
P:003E 77F400 FFFFD3  3  13622510         move    #-45,n7
P:0040 000000         2  13822511         nop
P:0041 044F10         4  14222512         lua     (r7)+n7,r0
P:0042 000000         2  14422514         nop
P:0043 044816         4  14822515         lua     (r0)+n0,r6
P:0044 000000         2  15022516         nop
P:0045 4F6600         2  15222517         move    y1,y:(r6)
                            22518 
                            22519 ; 104  |        aItems[a].m_iyPos = const_24 + (a%SETTINGSMENU_PAGE1_COUNT) * 8;
                            22520 
P:0046 21AC00         2  15422522         move    b1,a1
P:0047 44F400 000003  3  15722523         move    #>3,x0
P:0049 200046         2  15922524         and     x0,a
P:004A 20C800         2  16122525         move    y0,a0
P:004B 218500         2  16322526         move    a1,x1
P:004C 0115F2         2  16522527         mac     x1,#21,a
P:004D 77F400 FFFFD4  3  16822528         move    #-44,n7
P:004F 000000         2  17022529         nop
P:0050 044F10         4  17422530         lua     (r7)+n7,r0
P:0051 000000         2  17622531         nop
P:0052 044816         4  18022532         lua     (r0)+n0,r6
P:0053 000000         2  18222533         nop
P:0054 586600         2  18422534         move    a0,y:(r6)
P:0055 44F400 000001  3  18722536         move    #>1,x0
P:0057 200048         2  18922537         add     x0,b
                        (82)22538 L92:
                            22540 
                            22541 ; 105  |    }
                            22542 ; 106  |
                            22543 ; 107  |    // load resource numbers
                            22544 ; 108  |    aItems[MENU_EQ].m_iResource = RSRC_STRING_EQ_MENU;
                            22545 
P:0058 44F400 000117  3  19222547         move    #279,x0
P:005A 77F400 FFFFD2  3  19522548         move    #-46,n7
P:005C 000000         2  19722549         nop
P:005D 4C6F00         4  20122550         move    x0,y:(r7+n7)
                            22551 
                            22552 ; 109  |    aItems[MENU_PLAYMODE].m_iResource = RSRC_STRING_PLAYMODE_MENU;
                            22553 
P:005E 55F400 000118  3  20422555         move    #280,b1
P:0060 77F400 FFFFD6  3  20722556         move    #-42,n7
P:0062 000000         2  20922557         nop
P:0063 5D6F00         4  21322558         move    b1,y:(r7+n7)
                            22559 
                            22560 ; 110  |    aItems[MENU_CONTRAST].m_iResource = RSRC_STRING_CONTRAST_MENU;
                            22561 
P:0064 54F400 000119  3  21622563         move    #281,a1
P:0066 77F400 FFFFDA  3  21922564         move    #-38,n7
P:0068 000000         2  22122565         nop
P:0069 5C6F00         4  22522566         move    a1,y:(r7+n7)
                            22567 
                            22568 ; 111  |#if (defined(BACKLIGHT))
                            22569 ; 112  |        aItems[MENU_BACKLIGHT].m_iResource = RSRC_STRING_BACKLIGHT_MENU;
                            22570 
P:006A 46F400 0001FB  3  22822572         move    #507,y0
P:006C 77F400 FFFFE2  3  23122573         move    #-30,n7
P:006E 000000         2  23322574         nop
P:006F 4E6F00         4  23722575         move    y0,y:(r7+n7)
                            22576 
                            22577 ; 113  |#endif
                            22578 ; 114  |    aItems[MENU_PWRSAVINGS].m_iResource = RSRC_STRING_PWRSAVINGS_MENU;
                            22579 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 375

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0070 44F400 00011A  3  24022581         move    #282,x0
P:0072 77F400 FFFFDE  3  24322582         move    #-34,n7
P:0074 000000         2  24522583         nop
P:0075 4C6F00         4  24922584         move    x0,y:(r7+n7)
                            22585 
                            22586 ; 115  |
                            22587 ; 116  |#if (defined(WOW))
                            22588 ; 117  |    aItems[MENU_WOW].m_iResource = RSRC_STRING_WOW_MENU;
                            22589 ; 118  |#endif
                            22590 ; 119  |    aItems[MENU_RECORD_SETTINGS].m_iResource =RSRC_STRING_RECORD_SETTINGS;
                            22591 
P:0076 55F400 0001A8  3  25222593         move    #424,b1
P:0078 77F400 FFFFE6  3  25522594         move    #-26,n7
P:007A 000000         2  25722595         nop
P:007B 5D6F00         4  26122596         move    b1,y:(r7+n7)
                            22597 
                            22598 ; 120  |        aItems[MENU_SET_TIME].m_iResource = RSRC_STRING_SET_TIME_MENU;
                            22599 
P:007C 54F400 00011C  3  26422601         move    #284,a1
P:007E 77F400 FFFFEA  3  26722602         move    #-22,n7
P:0080 000000         2  26922603         nop
P:0081 5C6F00         4  27322604         move    a1,y:(r7+n7)
                            22605 
                            22606 ; 121  |        aItems[MENU_SET_DATE].m_iResource = RSRC_STRING_SET_DATE_MENU;
                            22607 
P:0082 46F400 00011D  3  27622609         move    #285,y0
P:0084 77F400 FFFFEE  3  27922610         move    #-18,n7
P:0086 000000         2  28122611         nop
P:0087 4E6F00         4  28522612         move    y0,y:(r7+n7)
                            22613 
                            22614 ; 122  |    aItems[MENU_SETTINGS_EXIT].m_iResource = RSRC_STRING_EXIT_MENU;
                            22615 
P:0088 44F400 00011E  3  28822617         move    #286,x0
P:008A 77F400 FFFFF2  3  29122618         move    #-14,n7
P:008C 000000         2  29322619         nop
P:008D 4C6F00         4  29722620         move    x0,y:(r7+n7)
                            22621 
                            22622 ; 123  |
                            22623 ; 124  |
                            22624 ; 125  |
                            22625 ; 126  |    MenuListInfo.m_pItems = aItems;
                            22626 
P:008E 77F400 FFFFF8  3  30022628         move    #-8,n7
P:0090 000000         2  30222629         nop
P:0091 6C6F00         4  30622630         move    r4,y:(r7+n7)
                            22631 
                            22632 ; 127  |
                            22633 ; 128  |    // this is required to get the message into the playerstatemachine
                            22634 ; 129  |    // casted to avoid pointer mismatch warnings
                            22635 ; 130  |    pPtr = (int *) &gEventInfo;
                            22636 
P:0092 66F400 rrrrrr  3  30922638         move    #FgEventInfo,r6
P:0094 77F400 FFFFFD  3  31222640         move    #-3,n7
P:0096 000000         2  31422641         nop
P:0097 6E6F00         4  31822642         move    r6,y:(r7+n7)
                            22645 
                            22646 ; 131  |
                            22647 ; 132  |    a;b;  // avoid warnings for unused
                            22648 ; 133  |
                            22649 ; 134  |    //we need to refresh the screen since entering the menu
                            22650 ; 135  |    DisplayHint.I = SETTINGS_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS);
                            22651 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 376

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0098 51F400 707E11  3  32122653         move    #7372305,b0
P:009A 77F400 FFFFF9  3  32422654         move    #-7,n7
P:009C 000000         2  32622655         nop
P:009D 596F00         4  33022656         move    b0,y:(r7+n7)
                            22657 
                            22658 ; 136  |
                            22659 ; 137  |    while(!bDone) 
                            22660 
P:009E 0AF080 rrrrrr  6  33622662         jmp     L91
                            22663 
                            22664 ; 138  |    {   
                            22665 ; 139  |        //mask out all display hints that aren't aimed toward the settings menu
                            22666 ; 140  |        DisplayHint.I &= (SETTINGS_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS));
                            22667 
                            22669 L64:
P:00A0 46F400 707E11  3  33922672         move    #7372305,y0
P:00A2 77F400 FFFFF9  3  34222673         move    #-7,n7
P:00A4 000000         2  34422674         nop
P:00A5 5FEF00         4  34822675         move    y:(r7+n7),b
P:00A6 20005E         2  35022676         and     y0,b
P:00A7 5D6F00         4  35422678         move    b1,y:(r7+n7)
                            22679 
                            22680 ; 141  |
                            22681 ; 142  |        //wait until a message or button happens.
                            22682 ; 143  |        iEvent = SysWaitOnEvent(EVENT_MESSAGE|EVENT_BUTTON,&gEventInfo.msg,DisplayHint.I ?
                                   1: -1);
                            22683 
P:00A8 2B0000         2  35622685         move    #0,b2
P:00A9 20000B         2  35822686         tst     b
P:00AA 57F400 000001  3  36122687         move    #>1,b
P:00AC 0AF0A2 rrrrrr  6  36722688         jne     L94
P:00AE 57F400 FFFFFF  3  37022689         move    #>-1,b
P:00B0 77F400 FFFFFA  3  37322690 L94:    move    #-6,n7
P:00B2 000000         2  37522691         nop
P:00B3 5C6F00         4  37922692         move    a1,y:(r7+n7)
P:00B4 60F400 rrrrrr  3  38222695         move    #FgEventInfo,r0
P:00B6 56F400 00000A  3  38522696         move    #>10,a
P:00B8 0BF080 rrrrrr  6  39122697         jsr     SysWaitOnEvent
                            22699 
                            22700 ; 144  |
                            22701 ; 145  |        //assume every message goes to the player state machine
                            22702 ; 146  |        bSendToPlayerStateMachine = TRUE;
                            22703 
P:00BA 44F400 000001  3  39422705         move    #>1,x0
P:00BC 045FA0         2  39622707         movec   m0,n7
P:00BD 000000         2  39822708         nop
P:00BE 4C6F00         4  40222709         move    x0,y:(r7+n7)
                            22712 
                            22713 ; 147  |
                            22714 ; 148  |
                            22715 ; 149  |        //handle the event
                            22716 ; 150  |        switch(iEvent)
                            22717 
P:00BF 77F400 FFFFFE  3  40522719         move    #-2,n7
P:00C1 000000         2  40722720         nop
P:00C2 5E6F00         4  41122721         move    a,y:(r7+n7)
P:00C3 46F400 000008  3  41422722         move    #>8,y0
P:00C5 46F455 000004  3  41722723         cmp     y0,a    #>4,y0
P:00C7 0AF0AA rrrrrr  6  42322724         jeq     L67
P:00C9 200055         2  42522725         cmp     y0,a
P:00CA 0AF0A2 rrrrrr  6  43122726         jne     L89
                            22727 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 377

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22728 ; 151  |        {
                            22729 ; 152  |        case EVENT_TIMER:
                            22730 ; 153  |            //no other events left to process, so lets update the display
                            22731 ; 154  |            if(DisplayHint.I)
                            22732 
P:00CC 77F400 FFFFF9  3  43422734         move    #-7,n7
P:00CE 000000         2  43622735         nop
P:00CF 5FEF00         4  44022736         move    y:(r7+n7),b
P:00D0 2B0000         2  44222737         move    #0,b2
P:00D1 20000B         2  44422738         tst     b
P:00D2 0AF0AA rrrrrr  6  45022739         jeq     L66
                            22740 
                            22741 ; 155  |                SysCallFunction(RSRC_DISPLAY_CODE_BANK,RefreshDisplay,DisplayHint.I,1,0);
                            22742 
P:00D4 340000         2  45222744         move    #0,r4
P:00D5 56F400 000022  3  45522745         move    #>34,a
P:00D7 60F400 rrrrrr  3  45822746         move    #FRefreshDisplay,r0
P:00D9 21AF00         2  46022747         move    b1,b
P:00DA 0BF080 rrrrrr  6  46622748         jsr     SysCallFunction
                            22749 
                            22750 ; 156  |#ifndef CLCD
                            22751 ; 157  |            SysPostMessage(6,LCD_CLEAR_RANGE,0,SETTINGS_TITLE_Y_POS,LCD_X_SIZE,LCD_Y_SIZE-
                                  SETTINGS_TITLE_Y_POS);    //Stmp00012595
                            22752 
P:00DC 2D0800         2  46822754 L66:    move    #8,b1
P:00DD 200013         2  47022755         clr     a   
P:00DE 294800         2  47222756         move    #72,b0
P:00DF 595F00         2  47422757         move    b0,y:(r7)+
P:00E0 298000         2  47622759         move    #$80,b0
P:00E1 595F00         2  47822760         move    b0,y:(r7)+
P:00E2 5D5F00         2  48022762         move    b1,y:(r7)+
P:00E3 5C5F00         2  48222764         move    a1,y:(r7)+
P:00E4 260300         2  48422766         move    #<3,y0
P:00E5 4E5F00         2  48622767         move    y0,y:(r7)+
P:00E6 290600         2  48822769         move    #6,b0
P:00E7 595F00         2  49022770         move    b0,y:(r7)+
P:00E8 0BF080 rrrrrr  6  49622772         jsr     FSysPostMessage
P:00EA 3F0600         2  49822773         move    #6,n7
P:00EB 000000         2  50022774         nop
P:00EC 204700         2  50222775         move    (r7)-n7
                            22777 
                            22778 ; 158  |#endif
                            22779 ; 159  |            SysCallFunction(RSRC_DISPLAY_LISTS_CODE_BANK,DisplayPagedList,iHighLightedItem
                                  ,BITMAP_SETTINGS_TITLE_NUM,(int*)&MenuListInfo);
                            22780 
P:00ED 77F400 FFFFF5  3  50522782         move    #-11,n7
P:00EF 000000         2  50722783         nop
P:00F0 044F14         4  51122784         lua     (r7)+n7,r4
P:00F1 77F400 FFFFFB  3  51422785         move    #-5,n7
P:00F3 000000         2  51622786         nop
P:00F4 5FEF00         4  52022787         move    y:(r7+n7),b
P:00F5 44F400 000001  3  52322790         move    #>1,x0
P:00F7 60F400 rrrrrr  3  52622791         move    #FDisplayPagedList,r0
P:00F9 56F400 000079  3  52922792         move    #>$79,a
P:00FB 0BF080 rrrrrr  6  53522793         jsr     SysCallFunction
                            22796 
                            22797 ; 160  |
                            22798 ; 161  |            DisplayHint.I = 0;//clear out the bits  
                            22799 
P:00FD 20001B         2  53722801         clr     b   
P:00FE 77F400 FFFFF9  3  54022802         move    #-7,n7
P:0100 000000         2  54222803         nop
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 378

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0101 5D6F00         4  54622804         move    b1,y:(r7+n7)
                            22805 
                            22806 ; 162  |            bSendToPlayerStateMachine = FALSE;//don't need to send this to the player stat
                                  e machine
                            22807 
P:0102 0AF080 rrrrrr  6  55222809         jmp     L79
                            22810 
                            22811 ; 163  |            break;
                            22812 ; 164  |
                            22813 ; 165  |        case EVENT_MESSAGE:
                            22814 ; 166  |            break;
                            22815 ; 167  |            
                            22816 ; 168  |        case EVENT_BUTTON:
                            22817 ; 169  |                // button pressed, so restart timer if enabled
                            22818 ; 170  |            UpdateAutoShutdownTimer();
                            22819 
P:0104 0BF080 rrrrrr  6  55822821 L67:    jsr     FUpdateAutoShutdownTimer
                            22822 
                            22823 ; 171  |#ifdef BACKLIGHT
                            22824 ; 172  |                        // turn on backlight when button is pressed.
                            22825 ; 173  |                        if (g_iBackLightState==BACKLIGHT_ON)
                            22826 
P:0106 5EF000 rrrrrr  3  56122828         move    y:Fg_iBackLightState,a
P:0108 47F400 000001  3  56422829         move    #>1,y1
P:010A 200075         2  56622830         cmp     y1,a
P:010B 0AF0A2 rrrrrr  6  57222831         jne     L68
                            22832 
                            22833 ; 174  |                        {
                            22834 ; 175  |                SysPostMessage(2,LCD_BACKLIGHT_ON);
                            22835 
P:010D 46F400 030010  3  57522837         move    #196624,y0
P:010F 4E5F00         2  57722838         move    y0,y:(r7)+
P:0110 290200         2  57922840         move    #2,b0
P:0111 595F00         2  58122841         move    b0,y:(r7)+
P:0112 0BF080 rrrrrr  6  58722843         jsr     FSysPostMessage
P:0114 205700         2  58922844         move    (r7)-
P:0115 205700         2  59122846         move    (r7)-
                            22848 
                            22849 ; 176  |                    SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_BACKLIGHT,1,BACKLIGHT_TIME
                                  ,MENU_MSG_TURN_OFF_BACKLIGHT);
                            22850 
P:0116 2D0100         2  59322852         move    #1,b1
P:0117 45F400 06001A  3  59622853         move    #393242,x1
P:0119 4D5F00         2  59822854         move    x1,y:(r7)+
P:011A 51F400 001388  3  60122856         move    #5000,b0
P:011C 595F00         2  60322857         move    b0,y:(r7)+
P:011D 5D5F00         2  60522859         move    b1,y:(r7)+
P:011E 290500         2  60722861         move    #5,b0
P:011F 595F00         2  60922862         move    b0,y:(r7)+
P:0120 57F400 090001  3  61222864         move    #589825,b
P:0122 5F5F00         2  61422865         move    b,y:(r7)+
P:0123 290600         2  61622867         move    #6,b0
P:0124 595F00         2  61822868         move    b0,y:(r7)+
P:0125 0BF080 rrrrrr  6  62422870         jsr     FSysPostMessage
P:0127 3F0600         2  62622871         move    #6,n7
P:0128 000000         2  62822872         nop
P:0129 204700         2  63022873         move    (r7)-n7
                            22875 
                            22876 ; 177  |                    SysWaitOnEvent(0,0,0);
                            22877 
P:012A 300000         2  63222879         move    #0,r0
P:012B 200013         2  63422880         clr     a   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 379

M:ADDR CODE           CYCLES LINE SOURCELINE
P:012C 20001B         2  63622881         clr     b   
P:012D 0BF080 rrrrrr  6  64222882         jsr     SysWaitOnEvent
                            22883 
                            22884 ; 178  |                        } 
                            22885 ; 179  |#endif
                            22886 ; 180  |                    switch(gEventInfo.Button.wButtonEvent)
                            22887 
P:012F 5FF000 rrrrrr  3  64522889 L68:    move    y:FgEventInfo,b
P:0131 66F400 rrrrrr  3  64822890         move    #L95,r6
P:0133 2B0000         2  65022891         move    #0,b2
P:0134 56F400 00001A  3  65322892         move    #>26,a
P:0136 21FE0D         2  65522893         cmp     a,b     b,n6
P:0137 0AF0A7 rrrrrr  6  66122894         jgt     L89
P:0139 07EE96         8  66922895         movem   p:(r6+n6),r6
P:013A 000000         2  67122896         nop
P:013B 0AE680         4  67522897         jmp     (r6)
                            22898 
P:013C rrrrrr               22899 L95:    dc      L72     ; case 0:
P:013D rrrrrr               22900         dc      L72     ; case 1:
P:013E rrrrrr               22901         dc      L70     ; case 2:
P:013F rrrrrr               22902         dc      L70     ; case 3:
P:0140 rrrrrr               22903         dc      L76     ; case 4:
P:0141 rrrrrr               22904         dc      L80     ; case 5:
P:0142 rrrrrr               22905         dc      L89     ; default:
P:0143 rrrrrr               22906         dc      L89     ; default:
P:0144 rrrrrr               22907         dc      L89     ; default:
P:0145 rrrrrr               22908         dc      L89     ; default:
P:0146 rrrrrr               22909         dc      L89     ; default:
P:0147 rrrrrr               22910         dc      L89     ; default:
P:0148 rrrrrr               22911         dc      L89     ; default:
P:0149 rrrrrr               22912         dc      L89     ; default:
P:014A rrrrrr               22913         dc      L89     ; default:
P:014B rrrrrr               22914         dc      L89     ; default:
P:014C rrrrrr               22915         dc      L89     ; default:
P:014D rrrrrr               22916         dc      L89     ; default:
P:014E rrrrrr               22917         dc      L89     ; default:
P:014F rrrrrr               22918         dc      L89     ; default:
P:0150 rrrrrr               22919         dc      L89     ; default:
P:0151 rrrrrr               22920         dc      L89     ; default:
P:0152 rrrrrr               22921         dc      L89     ; default:
P:0153 rrrrrr               22922         dc      L89     ; default:
P:0154 rrrrrr               22923         dc      L89     ; default:
P:0155 rrrrrr               22924         dc      L78     ; case 25:
P:0156 rrrrrr               22925         dc      L81     ; case 26:
                            22926 
                            22927 
                            22928 ; 181  |                {
                            22929 ; 182  |                case PR_FF:
                            22930 ; 183  |                case PH_FF:
                            22931 ; 184  |                    //don't want to send these to the player state machine (that would swi
                                  tch songs)
                            22932 ; 185  |                    bSendToPlayerStateMachine=FALSE;
                            22933 
P:0157 250000         2  67722935 L70:    move    #0,x1
P:0158 045FA0         2  67922938         movec   m0,n7
P:0159 000000         2  68122939         nop
P:015A 4D6F00         4  68522940         move    x1,y:(r7+n7)
                            22943 
                            22944 ; 186  |                    iHighLightedItem++;
                            22945 
P:015B 77F400 FFFFFB  3  68822947         move    #-5,n7
P:015D 000000         2  69022948         nop
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 380

M:ADDR CODE           CYCLES LINE SOURCELINE
P:015E 5EEF00         4  69422949         move    y:(r7+n7),a
P:015F 47F400 000001  3  69722950         move    #>1,y1
P:0161 200070         2  69922951         add     y1,a
                            22954 
                            22955 ; 187  |                    if(iHighLightedItem>SETTINGSMENU_LAST)
                            22956 
P:0162 5C6F00         4  70322958         move    a1,y:(r7+n7)
P:0163 57F400 000008  3  70622959         move    #>8,b
P:0165 200005         2  70822960         cmp     b,a
P:0166 0AF0AF rrrrrr  6  71422963         jle     L75
                            22964 
                            22965 ; 188  |                        iHighLightedItem = SETTINGSMENU_FIRST;
                            22966 
P:0168 20001B         2  71622968         clr     b   
P:0169 5F6F00         4  72022971         move    b,y:(r7+n7)
                            22974 
                            22975 ; 189  |                    DisplayHint.bits.Misc = TRUE;
                            22976 
P:016A 0AF080 rrrrrr  6  72622978         jmp     L75
                            22979 
                            22980 ; 190  |                    break;
                            22981 ; 191  |
                            22982 ; 192  |                case PR_RW:
                            22983 ; 193  |                case PH_RW:
                            22984 ; 194  |                    //don't want to send these to the player state machine (that would swi
                                  tch songs)
                            22985 ; 195  |                    bSendToPlayerStateMachine=FALSE;
                            22986 
P:016C 290000         2  72822988 L72:    move    #0,b0
P:016D 045FA0         2  73022991         movec   m0,n7
P:016E 000000         2  73222992         nop
P:016F 596F00         4  73622993         move    b0,y:(r7+n7)
                            22996 
                            22997 ; 196  |                    iHighLightedItem--;
                            22998 
P:0170 77F400 FFFFFB  3  73923000         move    #-5,n7
P:0172 000000         2  74123001         nop
P:0173 5EEF00         4  74523002         move    y:(r7+n7),a
P:0174 46F400 000001  3  74823003         move    #>1,y0
P:0176 200054         2  75023004         sub     y0,a
                            23007 
                            23008 ; 197  |                    if(iHighLightedItem<SETTINGSMENU_FIRST)
                            23009 
P:0177 5C6F00         4  75423011         move    a1,y:(r7+n7)
P:0178 0AF0A1 rrrrrr  6  76023014         jge     L75
                            23015 
                            23016 ; 198  |                        iHighLightedItem = SETTINGSMENU_LAST;
                            23017 
P:017A 280800         2  76223019         move    #8,a0
P:017B 586F00         4  76623022         move    a0,y:(r7+n7)
                            23025 
                            23026 ; 199  |                    DisplayHint.bits.Misc = TRUE;
                            23027 
P:017C 77F400 FFFFF9  3  76923029 L75:    move    #-7,n7
P:017E 000000         2  77123030         nop
P:017F 0A6F64         6  77723031         bset    #4,y:(r7+n7)
                            23032 
                            23033 ; 200  |                    break;
                            23034 
P:0180 0AF080 rrrrrr  6  78323036         jmp     L89
                            23037 
                            23038 ; 201  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 381

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23039 ; 202  |                case PR_MENU:
                            23040 ; 203  |                    iHighLightedItem = EnterSubMenu(iHighLightedItem);
                            23041 
P:0182 77F400 FFFFFB  3  78623043 L76:    move    #-5,n7
P:0184 000000         2  78823044         nop
P:0185 5EEF00         4  79223045         move    y:(r7+n7),a
P:0186 0BF080 rrrrrr  6  79823046         jsr     FEnterSubMenu
P:0188 77F400 FFFFFB  3  80123050         move    #-5,n7
P:018A 000000         2  80323051         nop
P:018B 5E6F00         4  80723052         move    a,y:(r7+n7)
                            23054 
                            23055 ; 204  |                    DisplayHint.I |= SETTINGS_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_B
                                  ITPOS);
                            23056 
P:018C 46F400 707E11  3  81023058         move    #7372305,y0
P:018E 77F400 FFFFF9  3  81323059         move    #-7,n7
P:0190 000000         2  81523060         nop
P:0191 5DEF00         4  81923061         move    y:(r7+n7),b1
P:0192 20005A         2  82123062         or      y0,b
P:0193 5D6F00         4  82523063         move    b1,y:(r7+n7)
                            23064 
                            23065 ; 205  |                    if (iHighLightedItem == MENU_SETTINGS_EXIT)
                            23066 
P:0194 46F400 000008  3  82823068         move    #>8,y0
P:0196 200055         2  83023069         cmp     y0,a
P:0197 0AF0A2 rrrrrr  6  83623070         jne     L77
                            23071 
                            23072 ; 206  |                    {   // exit from sub menu
                            23073 ; 207  |                        bDone = TRUE;                           
                            23074 
P:0199 46F400 000001  3  83923076         move    #>1,y0
P:019B 77F400 FFFFFA  3  84223079         move    #-6,n7
P:019D 000000         2  84423080         nop
P:019E 4E6F00         4  84823081         move    y0,y:(r7+n7)
                            23084 
                            23085 ; 208  |                    }
                            23086 ; 209  |                    if (g_MenuFlags.MENU_FLAG_ESCAPE_TO_MUSIC == TRUE)
                            23087 
P:019F 5EF000 rrrrrr  3  85123089 L77:    move    y:Fg_MenuFlags,a
P:01A1 0BCC61         4  85523090         btst    #1,a1
P:01A2 200013         2  85723091         clr     a   
P:01A3 200037         2  85923092         rol     a
P:01A4 45F400 000001  3  86223093         move    #>1,x1
P:01A6 200065         2  86423094         cmp     x1,a
P:01A7 0AF0A2 rrrrrr  6  87023095         jne     L89
                            23096 
                            23097 ; 210  |                    {   // exit from sub menu
                            23098 ; 211  |                        bDone = TRUE; 
                            23099 
P:01A9 20A600         2  87223101         move    x1,y0
P:01AA 77F400 FFFFFA  3  87523104         move    #-6,n7
P:01AC 000000         2  87723105         nop
P:01AD 4E6F00         4  88123106         move    y0,y:(r7+n7)
                            23109 
                            23110 ; 212  |                        iNextMenu = MENU_MUSIC;
                            23111 
P:01AE 270000         2  88323113         move    #0,y1
P:01AF 77F400 FFFFFC  3  88623116         move    #-4,n7
P:01B1 000000         2  88823117         nop
P:01B2 4F6F00         4  89223118         move    y1,y:(r7+n7)
                            23121 
                            23122 ; 213  |                    }
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 382

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23123 ; 214  |                    break;
                            23124 
P:01B3 0AF080 rrrrrr  6  89823126         jmp     L89
                            23127 
                            23128 ; 215  |
                            23129 ; 216  |                case PR_STOP:
                            23130 ; 217  |                    if((g_wDecoderSR & DECODER_STOPPED) != 0)
                            23131 
P:01B5 54F000 rrrrrr  3  90123133 L78:    move    x:Fg_wDecoderSR,a1
P:01B7 44F400 000040  3  90423134         move    #>$40,x0
P:01B9 200046         2  90623135         and     x0,a
P:01BA 218E00         2  90823136         move    a1,a
P:01BB 2A0000         2  91023137         move    #0,a2
P:01BC 200003         2  91223138         tst     a
P:01BD 0AF0AA rrrrrr  6  91823139         jeq     L82
                            23140 
                            23141 ; 218  |                        bSendToPlayerStateMachine = FALSE;
                            23142 
P:01BF 2D0000         2  92023144 L79:    move    #0,b1
P:01C0 045FA0         2  92223147         movec   m0,n7
P:01C1 000000         2  92423148         nop
P:01C2 5D6F00         4  92823149         move    b1,y:(r7+n7)
P:01C3 0AF080 rrrrrr  6  93423152         jmp     L89
                            23153 
                            23154 ; 219  |                                        else
                            23155 ; 220  |                            DisplayHint.I |= (SETTINGS_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_
                                  DISPLAY_BITPOS));
                            23156 ; 221  |                    break;
                            23157 ; 222  |                
                            23158 ; 223  |                case PH_MENU:
                            23159 ; 224  |                    // allow user to escape to music mode
                            23160 ; 225  |                    bDone= TRUE;
                            23161 
P:01C5 44F400 000001  3  93723163 L80:    move    #>1,x0
P:01C7 77F400 FFFFFA  3  94023166         move    #-6,n7
P:01C9 000000         2  94223167         nop
P:01CA 4C6F00         4  94623168         move    x0,y:(r7+n7)
                            23171 
                            23172 ; 226  |                    // set flag so PR_MENU in music mode will ignore
                            23173 ; 227  |                    g_MenuFlags.MENU_FLAG_ESCAPE_TO_MUSIC = TRUE;
                            23174 
P:01CB 0A7061 rrrrrr  6  95223176         bset    #1,y:Fg_MenuFlags
                            23177 
                            23178 ; 228  |                    break;
                            23179 
P:01CD 0AF080 rrrrrr  6  95823181         jmp     L89
                            23182 
                            23183 ; 229  |
                            23184 ; 230  |                case PH_STOP:
                            23185 ; 231  |                    //if the STOP button is held down, lets call the shutdown menu
                            23186 ; 232  |                    SysCallFunction(RSRC_MAIN_MENU_CODE_BANK,ShutdownMenu,USERSHUTDOWN,0,0
                                  );
                            23187 
P:01CF 20001B         2  96023189 L81:    clr     b   
P:01D0 340000         2  96223190         move    #0,r4
P:01D1 240000         2  96423191         move    #0,x0
P:01D2 60F400 rrrrrr  3  96723192         move    #FShutdownMenu,r0
P:01D4 56F400 000078  3  97023193         move    #>$78,a
P:01D6 0BF080 rrrrrr  6  97623194         jsr     SysCallFunction
                            23195 
                            23196 ; 233  |                    // when returns update display  -- if doesn't return, powered down
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 383

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23197 ; 234  |                    DisplayHint.I |= (SETTINGS_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_
                                  BITPOS));
                            23198 
P:01D8 44F400 707E11  3  97923200 L82:    move    #7372305,x0
P:01DA 77F400 FFFFF9  3  98223201         move    #-7,n7
P:01DC 000000         2  98423202         nop
P:01DD 5EEF00         4  98823203         move    y:(r7+n7),a
P:01DE 200042         2  99023204         or      x0,a
P:01DF 5C6F00         4  99423205         move    a1,y:(r7+n7)
                            23206 
                            23207 ; 235  |                    break;
                            23208 ; 236  |            }
                            23209 ; 237  |        } // end switch(iEvent)
                            23210 ; 238  |        if(bSendToPlayerStateMachine)
                            23211 
P:01E0 045FA0         2  99623213 L89:    movec   m0,n7
P:01E1 000000         2  99823214         nop
P:01E2 5FEF00         4 100223215         move    y:(r7+n7),b
P:01E3 2B0000         2 100423216         move    #0,b2
P:01E4 20000B         2 100623217         tst     b
P:01E5 0AF0AA rrrrrr  6 101223220         jeq     L91
                            23221 
                            23222 ; 239  |            DisplayHint.I |= SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,HandlePlaye
                                  rStateMachine,iEvent,0,pPtr);
                            23223 
P:01E7 77F400 FFFFFD  3 101523225         move    #-3,n7
P:01E9 000000         2 101723226         nop
P:01EA 6CEF00         4 102123227         move    y:(r7+n7),r4
P:01EB 240000         2 102323230         move    #0,x0
P:01EC 77F400 FFFFFE  3 102623231         move    #-2,n7
P:01EE 000000         2 102823232         nop
P:01EF 5FEF00         4 103223233         move    y:(r7+n7),b
P:01F0 60F400 rrrrrr  3 103523234         move    #FHandlePlayerStateMachine,r0
P:01F2 56F400 000011  3 103823235         move    #>17,a
P:01F4 0BF080 rrrrrr  6 104423236         jsr     SysCallFunction
P:01F6 77F400 FFFFF9  3 104723243         move    #-7,n7
P:01F8 000000         2 104923244         nop
P:01F9 5DEF00         4 105323245         move    y:(r7+n7),b1
P:01FA 21C600         2 105523246         move    a,y0
P:01FB 20005A         2 105723247         or      y0,b
P:01FC 5D6F00         4 106123248         move    b1,y:(r7+n7)
P:01FD 77F400 FFFFFA  3 106423250 L91:    move    #-6,n7
P:01FF 000000         2 106623251         nop
P:0200 5EEF00         4 107023252         move    y:(r7+n7),a
P:0201 2A0000         2 107223253         move    #0,a2
P:0202 200003         2 107423254         tst     a
P:0203 0AF0AA rrrrrr  6 108023257         jeq     L64
                            23258 
                            23259 ; 240  |    } // end while (bDone)
                            23260 ; 241  |
                            23261 ; 242  |    return iNextMenu;
                            23262 
P:0205 77F400 FFFFFC  3 108323264         move    #-4,n7
P:0207 000000         2 108523265         nop
P:0208 5EEF00         4 108923266         move    y:(r7+n7),a
                            23269 
                            23270 ; 243  |}
                            23271 
P:0209 77F400 FFFFD0  3 109223273         move    #-48,n7
P:020B 000000         2 109423274         nop
P:020C 05EF7C         4 109823275         movec   y:(r7+n7),ssh
P:020D 204F00         2 110023277         move    (r7)+n7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 384

M:ADDR CODE           CYCLES LINE SOURCELINE
P:020E 00000C         4 110423279         rts
                            23285 
                            23286 ; 244  |
                            23287 ; 245  |/////////////////////////////////////////////////////////////////////////////////////////
                            23288 ; 246  |//
                            23289 ; 247  |//>  Name:          int _reentrant EnterSubMenu(int iSelectedItem)
                            23290 ; 248  |//
                            23291 ; 249  |//   Type:          Function 
                            23292 ; 250  |//
                            23293 ; 251  |//   Description:   This function calls a submenu based upon the user selection from the
                            23294 ; 252  |//                      previous menu.
                            23295 ; 253  |//
                            23296 ; 254  |//   Inputs:        None
                            23297 ; 255  |//
                            23298 ; 256  |//   Outputs:       Selection to highlight upon exiting settings sub menu
                            23299 ; 257  |//                      if MENU_EXIT: return to main menu selection
                            23300 ; 258  |//                      else return to settings menu with returned menu highlighted
                            23301 ; 259  |//
                            23302 ; 260  |//   Notes:         Return value from sub menu must be supported menu item in settingsmenu
                                  
                            23303 ; 261  |//
                            23304 ; 262  |//<
                            23305 ; 263  |//////////////////////////////////////////////////////////////////////////////////////////
                                  
                            23306 ; 264  |_reentrant int EnterSubMenu(int iSelectedItem)
                            23307 ; 265  |{
                            23308 
                            23313 FEnterSubMenu:
P:020F 055F7C         2 110623314         movec   ssh,y:(r7)+
                            23326 
                            23327 ; 266  |
                            23328 ; 267  |    int _reentrant (*pMenu)(int,int,int*);
                            23329 ; 268  |
                            23330 ; 269  |    INT iResource=RSRC_SETTINGS_MENU_CODE_BANK;
                            23331 
P:0210 47F400 000084  3 110923333         move    #>132,y1
                            23337 
                            23338 ; 270  |    // local because not saving place at this level, 
                            23339 ; 271  |    // otherwise need another global var
                            23340 ; 272  |    INT iCurrentMenu=SETTINGSMENU_FIRST;
                            23341 ; 273  |
                            23342 ; 274  |    pMenu = NULL;  // Make sure that the last menu is cleared out, for the exit case
                            23343 
P:0212 300000         2 111123345         move    #0,r0
                            23347 
                            23348 ; 275  |    switch(iSelectedItem)
                            23349 
P:0213 66F403 rrrrrr  3 111423351         tst     a       #L132,r6
P:0215 0AF0AB rrrrrr  6 112023352         jmi     L122
P:0217 44F400 000007  3 112323353         move    #>7,x0
P:0219 21DE45         2 112523354         cmp     x0,a    a,n6
P:021A 0AF0A7 rrrrrr  6 113123355         jgt     L122
P:021C 07EE96         8 113923356         movem   p:(r6+n6),r6
P:021D 000000         2 114123357         nop
P:021E 0AE680         4 114523358         jmp     (r6)
                            23359 
P:021F rrrrrr               23360 L132:   dc      L114    ; case 0:
P:0220 rrrrrr               23361         dc      L115    ; case 1:
P:0221 rrrrrr               23362         dc      L116    ; case 2:
P:0222 rrrrrr               23363         dc      L118    ; case 3:
P:0223 rrrrrr               23364         dc      L117    ; case 4:
P:0224 rrrrrr               23365         dc      L119    ; case 5:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 385

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0225 rrrrrr               23366         dc      L120    ; case 6:
P:0226 rrrrrr               23367         dc      L121    ; case 7:
                            23368 
                            23369 
                            23370 ; 276  |    {
                            23371 ; 277  |        case MENU_EQ:
                            23372 ; 278  |#ifdef WOW
                            23373 ; 279  |            if (g_bWOWEnable)
                            23374 ; 280  |                // don't display EQ menu if WOW enabled
                            23375 ; 281  |                break;
                            23376 ; 282  |#endif
                            23377 ; 283  |
                            23378 ; 284  |            iCurrentMenu  = MENU_EQ;
                            23379 
P:0227 200013         2 114723381 L114:   clr     a   
                            23384 
                            23385 ; 285  |            iResource = RSRC_EQ_MENU_CODE_BANK;
                            23386 
P:0228 47F400 00007D  3 115023388         move    #>$7D,y1
                            23389 
                            23390 ; 286  |            pMenu = EqMenu;
                            23391 
P:022A 60F400 rrrrrr  3 115323393         move    #FEqMenu,r0
                            23394 
                            23395 ; 287  |            break;
                            23396 
P:022C 0AF080 rrrrrr  6 115923398         jmp     L130
                            23399 
                            23400 ; 288  |
                            23401 ; 289  |        case MENU_PLAYMODE:
                            23402 ; 290  |            iCurrentMenu  = MENU_PLAYMODE;
                            23403 
P:022E 56F400 000001  3 116223405 L115:   move    #>1,a
                            23406 
                            23407 ; 291  |            iResource = RSRC_PLAYMODE_MENU_CODE_BANK;
                            23408 
P:0230 47F400 00007E  3 116523410         move    #>$7E,y1
                            23411 
                            23412 ; 292  |            pMenu = PlayModeMenu; //JN: func ptr corrected to PlayModeMenu instead of Voic
                                  eMenu
                            23413 
P:0232 60F400 rrrrrr  3 116823415         move    #FPlayModeMenu,r0
                            23416 
                            23417 ; 293  |            break;
                            23418 
P:0234 0AF080 rrrrrr  6 117423420         jmp     L130
                            23421 
                            23422 ; 294  |
                            23423 ; 295  |        case MENU_CONTRAST:
                            23424 ; 296  |            iCurrentMenu  = MENU_CONTRAST;
                            23425 
P:0236 56F400 000002  3 117723427 L116:   move    #>2,a
                            23428 
                            23429 ; 297  |            iResource = RSRC_CONTRAST_MENU_CODE_BANK;
                            23430 
P:0238 47F400 00007F  3 118023432         move    #>$7F,y1
                            23433 
                            23434 ; 298  |            pMenu = ContrastMenu;
                            23435 
P:023A 60F400 rrrrrr  3 118323437         move    #FContrastMenu,r0
                            23438 
                            23439 ; 299  |            break;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 386

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23440 
P:023C 0AF080 rrrrrr  6 118923442         jmp     L130
                            23443 
                            23444 ; 300  |#if (defined(BACKLIGHT))
                            23445 ; 301  |        case MENU_BACKLIGHT:
                            23446 ; 302  |            iCurrentMenu  = MENU_BACKLIGHT;
                            23447 
P:023E 56F400 000004  3 119223449 L117:   move    #>4,a
                            23450 
                            23451 ; 303  |            iResource = RSRC_BACKLIGHT_MENU_CODE_BANK;
                            23452 
P:0240 47F400 0001FA  3 119523454         move    #506,y1
                            23455 
                            23456 ; 304  |            pMenu = BackLightMenu;
                            23457 
P:0242 60F400 rrrrrr  3 119823459         move    #FBackLightMenu,r0
                            23460 
                            23461 ; 305  |            break;
                            23462 
P:0244 0AF080 rrrrrr  6 120423464         jmp     L130
                            23465 
                            23466 ; 306  |#endif
                            23467 ; 307  |        case MENU_PWRSAVINGS:
                            23468 ; 308  |            iCurrentMenu = MENU_PWRSAVINGS;
                            23469 
P:0246 56F400 000003  3 120723471 L118:   move    #>3,a
                            23472 
                            23473 ; 309  |            iResource = RSRC_PWRSETTINGS_MENU_CODE_BANK;
                            23474 
P:0248 47F400 000080  3 121023476         move    #>$80,y1
                            23477 
                            23478 ; 310  |            pMenu = PwrSavingsMenu;
                            23479 
P:024A 60F400 rrrrrr  3 121323481         move    #FPwrSavingsMenu,r0
                            23482 
                            23483 ; 311  |            break;
                            23484 
P:024C 0AF080 rrrrrr  6 121923486         jmp     L130
                            23487 
                            23488 ; 312  |
                            23489 ; 313  |        case MENU_RECORD_SETTINGS:
                            23490 ; 314  |            iCurrentMenu = MENU_RECORD_SETTINGS;
                            23491 
P:024E 56F400 000005  3 122223493 L119:   move    #>5,a
                            23494 
                            23495 ; 315  |            iResource = RSRC_RECORD_SETTINGS_MENU_CODE_BANK;
                            23496 
P:0250 47F400 0001E3  3 122523498         move    #483,y1
                            23499 
                            23500 ; 316  |            pMenu = RecordSettingsMenu;
                            23501 
P:0252 60F400 rrrrrr  3 122823503         move    #FRecordSettingsMenu,r0
                            23504 
                            23505 ; 317  |            break;
                            23506 
P:0254 0AF080 rrrrrr  6 123423508         jmp     L130
                            23509 
                            23510 ; 318  |                
                            23511 ; 319  |                case MENU_SET_TIME:
                            23512 ; 320  |                        iCurrentMenu = MENU_SET_TIME;
                            23513 
P:0256 56F400 000006  3 123723515 L120:   move    #>6,a
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 387

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23516 
                            23517 ; 321  |            iResource = RSRC_SETTIME_MENU_CODE_BANK;
                            23518 
P:0258 47F400 000082  3 124023520         move    #>130,y1
                            23521 
                            23522 ; 322  |            pMenu = SetTimeMenu;
                            23523 
P:025A 60F400 rrrrrr  3 124323525         move    #FSetTimeMenu,r0
                            23526 
                            23527 ; 323  |                        break;
                            23528 
P:025C 0AF080 rrrrrr  6 124923530         jmp     L130
                            23531 
                            23532 ; 324  |
                            23533 ; 325  |                case MENU_SET_DATE:
                            23534 ; 326  |                        iCurrentMenu = MENU_SET_DATE;
                            23535 
P:025E 56F400 000007  3 125223537 L121:   move    #>7,a
                            23538 
                            23539 ; 327  |            iResource = RSRC_SETDATE_MENU_CODE_BANK;
                            23540 
P:0260 47F400 000083  3 125523542         move    #>131,y1
                            23543 
                            23544 ; 328  |            pMenu = SetDateMenu;
                            23545 
P:0262 60F400 rrrrrr  3 125823547         move    #FSetDateMenu,r0
                            23548 
                            23549 ; 329  |                        break;
                            23550 
P:0264 0AF080 rrrrrr  6 126423552         jmp     L130
                            23553 
                            23554 ; 330  |
                            23555 ; 331  |#ifdef  WOW
                            23556 ; 332  |        case MENU_WOW:
                            23557 ; 333  |            iCurrentMenu = MENU_WOW;
                            23558 ; 334  |            iResource = RSRC_WOW_MENU_CODE_BANK;
                            23559 ; 335  |            pMenu = WowMenu;
                            23560 ; 336  |            break;
                            23561 ; 337  |#endif
                            23562 ; 338  |
                            23563 ; 339  |                                
                            23564 ; 340  |        default:
                            23565 ; 341  |        case MENU_SETTINGS_EXIT:
                            23566 ; 342  |            // pMenu = NULL so will not call a menu
                            23567 ; 343  |            iCurrentMenu = MENU_SETTINGS_EXIT;  // break out, return to main menu using in
                                  it value
                            23568 
P:0266 56F400 000008  3 126723570 L122:   move    #>8,a
                            23571 
                            23572 ; 344  |            break;
                            23573 ; 345  |    }
                            23574 ; 346  |
                            23575 ; 347  |    if(pMenu)   //only enter a new menu if pMenu is not NULL.
                            23576 
P:0268 220F00         2 126923578 L130:   move    r0,b
P:0269 20000B         2 127123579         tst     b
P:026A 0AF0AA rrrrrr  6 127723580         jeq     L131
                            23581 
                            23582 ; 348  |    {
                            23583 ; 349  |        iCurrentMenu = SysCallFunction(iResource,pMenu,0,0,0);
                            23584 
P:026C 200071         2 127923586         tfr     y1,a
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 388

M:ADDR CODE           CYCLES LINE SOURCELINE
P:026D 240000         2 128123588         move    #0,x0
P:026E 20001B         2 128323589         clr     b   
P:026F 340000         2 128523590         move    #0,r4
P:0270 0BF080 rrrrrr  6 129123591         jsr     SysCallFunction
                            23595 
                            23596 ; 350  |    }
                            23597 
                            23599 L131:
                            23600 
                            23601 ; 351  |
                            23602 ; 352  |    return iCurrentMenu;
                            23603 ; 353  |}
                            23604 
P:0272 05FF7C         4 129523606         movec   y:-(r7),ssh
P:0273 000000         2 129723609         nop
P:0274 00000C         4 130123610         rts
                            23613 
                            23614 ; 354  |
                            23615 
                            23717 
                            23718         extern  SysCallFunction, SysWaitOnEvent, FBackLightMenu
                            23719         extern  FContrastMenu, FDisplayPagedList, FEqMenu
                            23720         extern  FHandlePlayerStateMachine, FPlayModeMenu, FPwrSavingsMenu
                            23721         extern  FRecordSettingsMenu, FRefreshDisplay, FSetDateMenu
                            23722         extern  FSetTimeMenu, FShutdownMenu, FSysPostMessage
                            23723         extern  FUpdateAutoShutdownTimer, y:Fconst_24, y:Fconst_zero
                            23724         extern  y:FgEventInfo, y:Fg_MenuFlags, y:Fg_iBackLightState
                            23725         extern  x:Fg_wDecoderSR
                            23726 
                            23727         global  FEnterSubMenu, FSettingsMenu, Fg_iLanguage
                            23728 
                            23729         local   L64, L66, L67, L68, L70, L72, L75, L76, L77, L78, L79, L80
                            23730         local   L81, L82, L89, L91, L92, L94, L95, L114, L115, L116, L117
                            23731         local   L118, L119, L120, L121, L122, L130, L131, L132
                            23732 
                            23733         calls   "EnterSubMenu", "SysCallFunction"
                            23734         calls   "SettingsMenu", "EnterSubMenu", "SysCallFunction"
                            23735         calls   "SettingsMenu", "SysPostMessage", "SysWaitOnEvent"
                            23736         calls   "SettingsMenu", "UpdateAutoShutdownTimer"
                            23737 
