ISim log file
Running: D:\Asudy\WorkSpace\GitHub\CA_Expr\Expr5\Lab5-31MIPSinstr\sim_mips_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Asudy/WorkSpace/GitHub/CA_Expr/Expr5/Lab5-31MIPSinstr/sim_mips_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/Asudy/WorkSpace/GitHub/CA_Expr/Expr5/Lab5-31MIPSinstr/mips_core.v" Line 33.  For instance MIPS_CORE/CONTROLLER/, width 2 of formal port pc_src is not equal to width 3 of actual signal pc_src_ctrl.
WARNING: File "D:/Asudy/WorkSpace/GitHub/CA_Expr/Expr5/Lab5-31MIPSinstr/mips_core.v" Line 33.  For instance MIPS_CORE/DATAPATH/, width 2 of formal port pc_src_ctrl is not equal to width 3 of actual signal pc_src_ctrl.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 2800ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
