CNTX_BUSY_INT_ENABLE,VAR_0
CNTX_EMPTY_INT_ENABLE,VAR_1
CP_INT_CNTL_RING0,VAR_2
CP_ME1_PIPE0_INT_CNTL,VAR_3
CP_ME1_PIPE1_INT_CNTL,VAR_4
CP_ME1_PIPE2_INT_CNTL,VAR_5
CP_ME1_PIPE3_INT_CNTL,VAR_6
CP_ME2_PIPE0_INT_CNTL,VAR_7
CP_ME2_PIPE1_INT_CNTL,VAR_8
CP_ME2_PIPE2_INT_CNTL,VAR_9
CP_ME2_PIPE3_INT_CNTL,VAR_10
DAC_AUTODETECT_INT_CONTROL,VAR_11
DC_HPD1_INT_CONTROL,VAR_12
DC_HPD2_INT_CONTROL,VAR_13
DC_HPD3_INT_CONTROL,VAR_14
DC_HPD4_INT_CONTROL,VAR_15
DC_HPD5_INT_CONTROL,VAR_16
DC_HPD6_INT_CONTROL,VAR_17
DC_HPDx_INT_POLARITY,VAR_18
EVERGREEN_CRTC0_REGISTER_OFFSET,VAR_19
EVERGREEN_CRTC1_REGISTER_OFFSET,VAR_20
EVERGREEN_CRTC2_REGISTER_OFFSET,VAR_21
EVERGREEN_CRTC3_REGISTER_OFFSET,VAR_22
EVERGREEN_CRTC4_REGISTER_OFFSET,VAR_23
EVERGREEN_CRTC5_REGISTER_OFFSET,VAR_24
GRBM_INT_CNTL,VAR_25
GRPH_INT_CONTROL,VAR_26
LB_INTERRUPT_MASK,VAR_27
RREG32,FUNC_0
SDMA0_CNTL,VAR_28
SDMA0_REGISTER_OFFSET,VAR_29
SDMA1_REGISTER_OFFSET,VAR_30
SRBM_INT_CNTL,VAR_31
TRAP_ENABLE,VAR_32
WREG32,FUNC_1
cik_disable_interrupt_state,FUNC_2
rdev,VAR_33
tmp,VAR_34
