<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p481" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_481{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2_481{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t3_481{left:329px;bottom:1053px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4_481{left:329px;bottom:1036px;}
#t5_481{left:343px;bottom:1036px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6_481{left:329px;bottom:1019px;}
#t7_481{left:343px;bottom:1019px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_481{left:329px;bottom:1002px;}
#t9_481{left:343px;bottom:1002px;letter-spacing:-0.11px;word-spacing:0.02px;}
#ta_481{left:329px;bottom:985px;}
#tb_481{left:343px;bottom:985px;letter-spacing:-0.12px;word-spacing:-0.35px;}
#tc_481{left:343px;bottom:968px;letter-spacing:-0.17px;word-spacing:0.04px;}
#td_481{left:329px;bottom:952px;}
#te_481{left:343px;bottom:952px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tf_481{left:343px;bottom:935px;letter-spacing:-0.18px;}
#tg_481{left:329px;bottom:918px;}
#th_481{left:343px;bottom:918px;letter-spacing:-0.14px;word-spacing:0.03px;}
#ti_481{left:343px;bottom:901px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tj_481{left:329px;bottom:885px;}
#tk_481{left:343px;bottom:885px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tl_481{left:329px;bottom:868px;}
#tm_481{left:343px;bottom:868px;letter-spacing:-0.16px;word-spacing:0.05px;}
#tn_481{left:343px;bottom:851px;letter-spacing:-0.16px;}
#to_481{left:329px;bottom:834px;}
#tp_481{left:343px;bottom:834px;letter-spacing:-0.15px;word-spacing:0.05px;}
#tq_481{left:329px;bottom:817px;}
#tr_481{left:343px;bottom:817px;letter-spacing:-0.14px;word-spacing:0.03px;}
#ts_481{left:329px;bottom:800px;letter-spacing:-0.2px;word-spacing:0.07px;}
#tt_481{left:329px;bottom:778px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tu_481{left:329px;bottom:761px;}
#tv_481{left:343px;bottom:761px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tw_481{left:343px;bottom:744px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tx_481{left:343px;bottom:727px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ty_481{left:329px;bottom:710px;}
#tz_481{left:343px;bottom:710px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t10_481{left:329px;bottom:687px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_481{left:329px;bottom:671px;}
#t12_481{left:343px;bottom:671px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t13_481{left:343px;bottom:654px;letter-spacing:-0.25px;word-spacing:0.14px;}
#t14_481{left:329px;bottom:637px;}
#t15_481{left:343px;bottom:637px;letter-spacing:-0.13px;}
#t16_481{left:329px;bottom:620px;}
#t17_481{left:343px;bottom:620px;letter-spacing:-0.36px;word-spacing:0.23px;}
#t18_481{left:329px;bottom:603px;}
#t19_481{left:343px;bottom:603px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t1a_481{left:329px;bottom:587px;}
#t1b_481{left:343px;bottom:587px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1c_481{left:329px;bottom:570px;}
#t1d_481{left:343px;bottom:570px;letter-spacing:-0.12px;}
#t1e_481{left:329px;bottom:547px;letter-spacing:-0.14px;word-spacing:-0.05px;}
#t1f_481{left:329px;bottom:530px;}
#t1g_481{left:343px;bottom:530px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t1h_481{left:329px;bottom:513px;}
#t1i_481{left:343px;bottom:513px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1j_481{left:329px;bottom:496px;}
#t1k_481{left:343px;bottom:496px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1l_481{left:343px;bottom:480px;letter-spacing:-0.18px;word-spacing:0.05px;}
#t1m_481{left:128px;bottom:1079px;letter-spacing:-0.17px;}
#t1n_481{left:244px;bottom:1079px;letter-spacing:-0.13px;}
#t1o_481{left:532px;bottom:1079px;letter-spacing:-0.12px;}

.s1_481{font-size:14px;font-family:Helvetica_10b;color:#000;}
.s2_481{font-size:14px;font-family:sub_Times-Roman_lfr;color:#000;}
.s3_481{font-size:14px;font-family:Helvetica-Bold_t12;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts481" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_t12;
	src: url("fonts/Helvetica-Bold_t12.woff") format("woff");
}

@font-face {
	font-family: Helvetica_10b;
	src: url("fonts/Helvetica_10b.woff") format("woff");
}

@font-face {
	font-family: sub_Times-Roman_lfr;
	src: url("fonts/sub_Times-Roman_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg481Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg481" style="-webkit-user-select: none;"><object width="935" height="1210" data="481/481.svg" type="image/svg+xml" id="pdf481" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_481" class="t s1_481">The MIPS32® Instruction Set Manual, Revision 6.06 </span><span id="t2_481" class="t s1_481">471 </span>
<span id="t3_481" class="t s2_481">Control Transfer Instructions (CTIs) </span>
<span id="t4_481" class="t s2_481">• </span><span id="t5_481" class="t s2_481">Branch likely instructions removed by Release 6: BEQL, etc. </span>
<span id="t6_481" class="t s2_481">• </span><span id="t7_481" class="t s2_481">Enhanced compact branches and jumps provided </span>
<span id="t8_481" class="t s2_481">• </span><span id="t9_481" class="t s2_481">No delay slots; back-to-back branches disallowed (forbidden slot) </span>
<span id="ta_481" class="t s2_481">• </span><span id="tb_481" class="t s2_481">More complete set of conditions: BEQC/BNEC, all signed and unsigned reg-reg com- </span>
<span id="tc_481" class="t s2_481">parisons, e.g. BLTC, BLTUC; all comparisons against zero, e.g. BLTZC </span>
<span id="td_481" class="t s2_481">• </span><span id="te_481" class="t s2_481">More complete set of conditional procedure call instructions: BEQZALC, BNE- </span>
<span id="tf_481" class="t s2_481">ZALC </span>
<span id="tg_481" class="t s2_481">• </span><span id="th_481" class="t s2_481">Large offset PC-relative branches: BC/BALC 26-bit offset (scaled by 4); BEQZC/ </span>
<span id="ti_481" class="t s2_481">BNEZC 21-bit offset </span>
<span id="tj_481" class="t s2_481">• </span><span id="tk_481" class="t s2_481">JIC/JIALC: “indexed” jumps, jump to register + sign extended 16-bit offset </span>
<span id="tl_481" class="t s2_481">• </span><span id="tm_481" class="t s2_481">Trap-in-overflow adds with immediate removed by MIOPSr6: ADDI, DADDI; </span>
<span id="tn_481" class="t s2_481">replaced by branches on overflow BOVC/BNVC. </span>
<span id="to_481" class="t s2_481">• </span><span id="tp_481" class="t s2_481">Redundant JR.HB removed, aliased to JALR.HB with rdest=0. </span>
<span id="tq_481" class="t s2_481">• </span><span id="tr_481" class="t s2_481">BLTZAL/BGEZAL removed; not used because unconditionally wrote link register </span>
<span id="ts_481" class="t s2_481">SSNOP identical to NOP. </span>
<span id="tt_481" class="t s2_481">Misaligned Memory Accesses </span>
<span id="tu_481" class="t s2_481">• </span><span id="tv_481" class="t s2_481">Unaligned load/store instructions (LWL/LWR, etc.) removed from Release 6. Support </span>
<span id="tw_481" class="t s2_481">for misaligned memory accesses must be provided by a Release 6 system for all ordi- </span>
<span id="tx_481" class="t s2_481">nary loads and stores, by hardware or by software trap-and-emulate. </span>
<span id="ty_481" class="t s2_481">• </span><span id="tz_481" class="t s2_481">CPU scalar ALIGN instruction </span>
<span id="t10_481" class="t s2_481">Address Generation and Constant Building </span>
<span id="t11_481" class="t s2_481">• </span><span id="t12_481" class="t s2_481">Instructions to build large constants (such as address constants): AUI (Add upper </span>
<span id="t13_481" class="t s2_481">immediate), DAHI, DATI. </span>
<span id="t14_481" class="t s2_481">• </span><span id="t15_481" class="t s2_481">Instructions for PC-relative address formation: ADDIUPC, ALUIPC. </span>
<span id="t16_481" class="t s2_481">• </span><span id="t17_481" class="t s2_481">PC-relative loads: LWP, LWUP, LDP. </span>
<span id="t18_481" class="t s2_481">• </span><span id="t19_481" class="t s2_481">Indexed FPU memory accesses removed: LWXC1, LUXC1, PFX, etc. </span>
<span id="t1a_481" class="t s2_481">• </span><span id="t1b_481" class="t s2_481">Load-scaled-address instructions: LSA, DLSA </span>
<span id="t1c_481" class="t s2_481">• </span><span id="t1d_481" class="t s2_481">32-bit address wrapping improved. </span>
<span id="t1e_481" class="t s2_481">DSP ASE </span>
<span id="t1f_481" class="t s2_481">• </span><span id="t1g_481" class="t s2_481">DSP ASE and SmartMIPS disallowed; recommend MSA instead </span>
<span id="t1h_481" class="t s2_481">• </span><span id="t1i_481" class="t s2_481">DSPr6 to be defined, used with microMIPS. </span>
<span id="t1j_481" class="t s2_481">• </span><span id="t1k_481" class="t s2_481">Instructions promoted from DSP ASE to Base ISA: BALIGN becomes Release 6 </span>
<span id="t1l_481" class="t s2_481">ALIGN, BITREV becomes Release 6 BITSWAP </span>
<span id="t1m_481" class="t s3_481">Revision </span><span id="t1n_481" class="t s3_481">Date </span><span id="t1o_481" class="t s3_481">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
