#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16355.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.070
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.251
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.251
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.431
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    45.744
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].in[2] (.names)                                                                     2.180    47.924
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].out[0] (.names)                                                                    0.150    48.074
$techmap50221$abc$41290$auto$blifparse.cc:515:parse_blif$42077.A[0].in[3] (.names)                                                                     2.180    50.254
$techmap50221$abc$41290$auto$blifparse.cc:515:parse_blif$42077.A[0].out[0] (.names)                                                                    0.150    50.404
$techmap50408$abc$41290$auto$blifparse.cc:515:parse_blif$41763.A[5].in[2] (.names)                                                                     2.180    52.584
$techmap50408$abc$41290$auto$blifparse.cc:515:parse_blif$41763.A[5].out[0] (.names)                                                                    0.150    52.734
$abc$41290$auto$blifparse.cc:515:parse_blif$41763.fpga_mux_0.S[0] (MUXF6)                                                                              2.180    54.914
$abc$41290$auto$blifparse.cc:515:parse_blif$41763.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    54.924
$abc$41290$auto$blifparse.cc:515:parse_blif$41762.T0.in[3] (.names)                                                                                    2.180    57.104
$abc$41290$auto$blifparse.cc:515:parse_blif$41762.T0.out[0] (.names)                                                                                   0.150    57.254
$abc$41290$auto$blifparse.cc:515:parse_blif$41762.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    59.434
$abc$41290$auto$blifparse.cc:515:parse_blif$41762.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    59.444
$auto$ff.cc:262:slice$16355.D[0] (FDRE_ZINI)                                                                                                           2.180    61.624
data arrival time                                                                                                                                               61.624

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16355.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -61.624
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -49.398


#Path 2
Startpoint: $auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13207.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                               0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000     0.000
$auto$ff.cc:262:slice$13121.C[0] (FDRE_ZINI)                                                                                                            2.180     2.180
$auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                          0.303     2.483
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                     2.180     4.663
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.528     5.191
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180     7.371
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000     7.371
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180     9.551
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114     9.665
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    11.845
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    11.845
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    14.025
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    14.139
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    16.320
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    16.320
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    18.500
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    18.614
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    20.794
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    20.794
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    22.974
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    23.088
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    25.268
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    25.268
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    27.448
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    27.562
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    29.742
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    29.742
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    31.922
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    32.036
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    34.216
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    34.216
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    36.396
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    36.510
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    38.690
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    38.690
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    40.870
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    40.984
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    43.165
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    43.165
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    45.345
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    45.459
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    47.639
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    47.639
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    49.819
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    49.933
$techmap54884$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    52.113
$techmap54884$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    52.113
$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    54.293
$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    54.407
$techmap54885$auto$maccmap.cc:240:synth$18203.genblk1.slice[12].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    56.587
$techmap54885$auto$maccmap.cc:240:synth$18203.genblk1.slice[12].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    56.587
$auto$maccmap.cc:240:synth$18203.genblk1.slice[12].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    58.767
$auto$maccmap.cc:240:synth$18203.genblk1.slice[12].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    59.101
$auto$ff.cc:262:slice$13207.D[0] (FDRE_ZINI)                                                                                                            2.180    61.281
data arrival time                                                                                                                                                61.281

clock sys_clk (rise edge)                                                                                                                              10.000    10.000
clock source latency                                                                                                                                    0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000    10.000
$auto$ff.cc:262:slice$13207.C[0] (FDRE_ZINI)                                                                                                            2.180    12.180
clock uncertainty                                                                                                                                       0.000    12.180
cell setup time                                                                                                                                         0.046    12.226
data required time                                                                                                                                               12.226
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                               12.226
data arrival time                                                                                                                                               -61.281
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -49.055


#Path 3
Startpoint: $auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13209.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                               0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000     0.000
$auto$ff.cc:262:slice$13121.C[0] (FDRE_ZINI)                                                                                                            2.180     2.180
$auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                          0.303     2.483
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                     2.180     4.663
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.528     5.191
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180     7.371
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000     7.371
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180     9.551
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114     9.665
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    11.845
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    11.845
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    14.025
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    14.139
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    16.320
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    16.320
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    18.500
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    18.614
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    20.794
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    20.794
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    22.974
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    23.088
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    25.268
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    25.268
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    27.448
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    27.562
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    29.742
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    29.742
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    31.922
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    32.036
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    34.216
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    34.216
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    36.396
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    36.510
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    38.690
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    38.690
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    40.870
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    40.984
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    43.165
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    43.165
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    45.345
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    45.459
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    47.639
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    47.639
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    49.819
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    49.933
$techmap54884$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    52.113
$techmap54884$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    52.113
$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    54.293
$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    54.407
$techmap54885$auto$maccmap.cc:240:synth$18203.genblk1.slice[12].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    56.587
$techmap54885$auto$maccmap.cc:240:synth$18203.genblk1.slice[12].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    56.587
$auto$maccmap.cc:240:synth$18203.genblk1.slice[12].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    58.767
$auto$maccmap.cc:240:synth$18203.genblk1.slice[12].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    59.080
$auto$ff.cc:262:slice$13209.D[0] (FDRE_ZINI)                                                                                                            2.180    61.260
data arrival time                                                                                                                                                61.260

clock sys_clk (rise edge)                                                                                                                              10.000    10.000
clock source latency                                                                                                                                    0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000    10.000
$auto$ff.cc:262:slice$13209.C[0] (FDRE_ZINI)                                                                                                            2.180    12.180
clock uncertainty                                                                                                                                       0.000    12.180
cell setup time                                                                                                                                         0.046    12.226
data required time                                                                                                                                               12.226
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                               12.226
data arrival time                                                                                                                                               -61.260
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -49.034


#Path 4
Startpoint: $auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13208.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                               0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000     0.000
$auto$ff.cc:262:slice$13121.C[0] (FDRE_ZINI)                                                                                                            2.180     2.180
$auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                          0.303     2.483
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                     2.180     4.663
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.528     5.191
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180     7.371
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000     7.371
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180     9.551
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114     9.665
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    11.845
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    11.845
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    14.025
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    14.139
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    16.320
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    16.320
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    18.500
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    18.614
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    20.794
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    20.794
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    22.974
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    23.088
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    25.268
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    25.268
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    27.448
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    27.562
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    29.742
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    29.742
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    31.922
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    32.036
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    34.216
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    34.216
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    36.396
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    36.510
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    38.690
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    38.690
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    40.870
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    40.984
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    43.165
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    43.165
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    45.345
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    45.459
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    47.639
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    47.639
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    49.819
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    49.933
$techmap54884$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    52.113
$techmap54884$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    52.113
$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    54.293
$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    54.407
$techmap54885$auto$maccmap.cc:240:synth$18203.genblk1.slice[12].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    56.587
$techmap54885$auto$maccmap.cc:240:synth$18203.genblk1.slice[12].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    56.587
$auto$maccmap.cc:240:synth$18203.genblk1.slice[12].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    58.767
$auto$maccmap.cc:240:synth$18203.genblk1.slice[12].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    59.006
$auto$ff.cc:262:slice$13208.D[0] (FDRE_ZINI)                                                                                                            2.180    61.186
data arrival time                                                                                                                                                61.186

clock sys_clk (rise edge)                                                                                                                              10.000    10.000
clock source latency                                                                                                                                    0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000    10.000
$auto$ff.cc:262:slice$13208.C[0] (FDRE_ZINI)                                                                                                            2.180    12.180
clock uncertainty                                                                                                                                       0.000    12.180
cell setup time                                                                                                                                         0.046    12.226
data required time                                                                                                                                               12.226
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                               12.226
data arrival time                                                                                                                                               -61.186
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -48.960


#Path 5
Startpoint: $auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13206.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                               0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000     0.000
$auto$ff.cc:262:slice$13121.C[0] (FDRE_ZINI)                                                                                                            2.180     2.180
$auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                          0.303     2.483
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                     2.180     4.663
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.528     5.191
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180     7.371
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000     7.371
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180     9.551
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114     9.665
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    11.845
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    11.845
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    14.025
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    14.139
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    16.320
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    16.320
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    18.500
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    18.614
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    20.794
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    20.794
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    22.974
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    23.088
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    25.268
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    25.268
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    27.448
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    27.562
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    29.742
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    29.742
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    31.922
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    32.036
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    34.216
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    34.216
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    36.396
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    36.510
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    38.690
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    38.690
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    40.870
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    40.984
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    43.165
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    43.165
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    45.345
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    45.459
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    47.639
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    47.639
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    49.819
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    49.933
$techmap54884$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    52.113
$techmap54884$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    52.113
$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    54.293
$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    54.407
$techmap54885$auto$maccmap.cc:240:synth$18203.genblk1.slice[12].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    56.587
$techmap54885$auto$maccmap.cc:240:synth$18203.genblk1.slice[12].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    56.587
$auto$maccmap.cc:240:synth$18203.genblk1.slice[12].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    58.767
$auto$maccmap.cc:240:synth$18203.genblk1.slice[12].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    58.989
$auto$ff.cc:262:slice$13206.D[0] (FDRE_ZINI)                                                                                                            2.180    61.169
data arrival time                                                                                                                                                61.169

clock sys_clk (rise edge)                                                                                                                              10.000    10.000
clock source latency                                                                                                                                    0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000    10.000
$auto$ff.cc:262:slice$13206.C[0] (FDRE_ZINI)                                                                                                            2.180    12.180
clock uncertainty                                                                                                                                       0.000    12.180
cell setup time                                                                                                                                         0.046    12.226
data required time                                                                                                                                               12.226
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                               12.226
data arrival time                                                                                                                                               -61.169
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -48.943


#Path 6
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16593.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.070
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.251
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.251
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.431
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    45.744
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].in[2] (.names)                                                                     2.180    47.924
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].out[0] (.names)                                                                    0.150    48.074
$techmap50221$abc$41290$auto$blifparse.cc:515:parse_blif$42077.A[0].in[3] (.names)                                                                     2.180    50.254
$techmap50221$abc$41290$auto$blifparse.cc:515:parse_blif$42077.A[0].out[0] (.names)                                                                    0.150    50.404
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.T0.in[4] (.names)                                                                                    2.180    52.584
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.T0.out[0] (.names)                                                                                   0.118    52.702
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    54.882
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    54.892
VexRiscv.decode_RS2[0].in[1] (.names)                                                                                                                  2.180    57.072
VexRiscv.decode_RS2[0].out[0] (.names)                                                                                                                 0.152    57.224
$auto$ff.cc:262:slice$16593.D[0] (FDRE_ZINI)                                                                                                           2.180    59.404
data arrival time                                                                                                                                               59.404

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16593.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -59.404
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -47.178


#Path 7
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16559.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.070
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.251
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.251
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.431
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    45.744
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].in[2] (.names)                                                                     2.180    47.924
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].out[0] (.names)                                                                    0.150    48.074
$techmap50221$abc$41290$auto$blifparse.cc:515:parse_blif$42077.A[0].in[3] (.names)                                                                     2.180    50.254
$techmap50221$abc$41290$auto$blifparse.cc:515:parse_blif$42077.A[0].out[0] (.names)                                                                    0.150    50.404
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.T0.in[4] (.names)                                                                                    2.180    52.584
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.T0.out[0] (.names)                                                                                   0.118    52.702
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    54.882
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    54.892
VexRiscv.decode_RS1[0].in[2] (.names)                                                                                                                  2.180    57.072
VexRiscv.decode_RS1[0].out[0] (.names)                                                                                                                 0.150    57.222
$auto$ff.cc:262:slice$16559.D[0] (FDRE_ZINI)                                                                                                           2.180    59.402
data arrival time                                                                                                                                               59.402

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16559.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -59.402
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -47.176


#Path 8
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16623.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.070
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.251
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.251
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.431
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    45.670
$techmap49912$abc$41290$auto$blifparse.cc:515:parse_blif$42199.A[5].in[4] (.names)                                                                     2.180    47.850
$techmap49912$abc$41290$auto$blifparse.cc:515:parse_blif$42199.A[5].out[0] (.names)                                                                    0.118    47.968
$abc$41290$auto$blifparse.cc:515:parse_blif$42199.fpga_mux_0.S[0] (MUXF6)                                                                              2.180    50.148
$abc$41290$auto$blifparse.cc:515:parse_blif$42199.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    50.158
VexRiscv._zz_31_[30].in[0] (.names)                                                                                                                    2.180    52.338
VexRiscv._zz_31_[30].out[0] (.names)                                                                                                                   0.152    52.490
$abc$41290$auto$blifparse.cc:515:parse_blif$42494.T0.in[1] (.names)                                                                                    2.180    54.670
$abc$41290$auto$blifparse.cc:515:parse_blif$42494.T0.out[0] (.names)                                                                                   0.152    54.822
$abc$41290$auto$blifparse.cc:515:parse_blif$42494.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    57.002
$abc$41290$auto$blifparse.cc:515:parse_blif$42494.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    57.012
$auto$ff.cc:262:slice$16623.D[0] (FDRE_ZINI)                                                                                                           2.180    59.192
data arrival time                                                                                                                                               59.192

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16623.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -59.192
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -46.966


#Path 9
Startpoint: $auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16395.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16562.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].in[0] (.names)                                                                     2.180     4.663
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].out[0] (.names)                                                                    0.152     4.815
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].in[0] (.names)                                                                     2.180     6.995
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].out[0] (.names)                                                                    0.152     7.147
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].in[0] (.names)                                                                     2.180     9.327
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].out[0] (.names)                                                                    0.152     9.479
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.in[2] (.names)                                                                                    2.180    11.659
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.out[0] (.names)                                                                                   0.150    11.809
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    13.989
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    13.999
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.in[2] (.names)                                                                                    2.180    16.180
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.out[0] (.names)                                                                                   0.150    16.330
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    18.510
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    18.520
$auto$maccmap.cc:240:synth$18109.X[5].in[0] (.names)                                                                                                   2.180    20.700
$auto$maccmap.cc:240:synth$18109.X[5].out[0] (.names)                                                                                                  0.152    20.852
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180    23.032
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    23.560
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.740
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.740
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.920
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    28.034
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.214
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.214
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.394
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.508
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.688
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.688
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.868
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.982
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.162
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.162
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.342
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.456
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.637
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.637
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.817
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    45.931
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    48.111
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    48.111
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    50.291
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    50.405
$techmap54902$auto$maccmap.cc:240:synth$18109.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    52.585
$techmap54902$auto$maccmap.cc:240:synth$18109.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    52.585
$auto$maccmap.cc:240:synth$18109.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    54.765
$auto$maccmap.cc:240:synth$18109.genblk1.slice[8].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    55.099
$auto$ff.cc:262:slice$16395.D[0] (FDRE_ZINI)                                                                                                           2.180    57.279
data arrival time                                                                                                                                               57.279

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16395.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -57.279
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -45.053


#Path 10
Startpoint: $auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16394.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16562.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].in[0] (.names)                                                                     2.180     4.663
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].out[0] (.names)                                                                    0.152     4.815
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].in[0] (.names)                                                                     2.180     6.995
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].out[0] (.names)                                                                    0.152     7.147
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].in[0] (.names)                                                                     2.180     9.327
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].out[0] (.names)                                                                    0.152     9.479
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.in[2] (.names)                                                                                    2.180    11.659
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.out[0] (.names)                                                                                   0.150    11.809
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    13.989
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    13.999
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.in[2] (.names)                                                                                    2.180    16.180
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.out[0] (.names)                                                                                   0.150    16.330
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    18.510
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    18.520
$auto$maccmap.cc:240:synth$18109.X[5].in[0] (.names)                                                                                                   2.180    20.700
$auto$maccmap.cc:240:synth$18109.X[5].out[0] (.names)                                                                                                  0.152    20.852
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180    23.032
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    23.560
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.740
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.740
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.920
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    28.034
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.214
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.214
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.394
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.508
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.688
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.688
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.868
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.982
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.162
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.162
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.342
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.456
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.637
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.637
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.817
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    45.931
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    48.111
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    48.111
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    50.291
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    50.405
$techmap54902$auto$maccmap.cc:240:synth$18109.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    52.585
$techmap54902$auto$maccmap.cc:240:synth$18109.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    52.585
$auto$maccmap.cc:240:synth$18109.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    54.765
$auto$maccmap.cc:240:synth$18109.genblk1.slice[8].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    54.987
$auto$ff.cc:262:slice$16394.D[0] (FDRE_ZINI)                                                                                                           2.180    57.167
data arrival time                                                                                                                                               57.167

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16394.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -57.167
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -44.941


#Path 11
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16622.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.070
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.251
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.251
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.431
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    45.765
$techmap49853$abc$41290$auto$blifparse.cc:515:parse_blif$42194.A[1].in[4] (.names)                                                                     2.180    47.945
$techmap49853$abc$41290$auto$blifparse.cc:515:parse_blif$42194.A[1].out[0] (.names)                                                                    0.118    48.063
VexRiscv._zz_31_[29].in[1] (.names)                                                                                                                    2.180    50.243
VexRiscv._zz_31_[29].out[0] (.names)                                                                                                                   0.152    50.395
$abc$41290$auto$blifparse.cc:515:parse_blif$42491.T0.in[1] (.names)                                                                                    2.180    52.575
$abc$41290$auto$blifparse.cc:515:parse_blif$42491.T0.out[0] (.names)                                                                                   0.152    52.727
$abc$41290$auto$blifparse.cc:515:parse_blif$42491.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    54.907
$abc$41290$auto$blifparse.cc:515:parse_blif$42491.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    54.917
$auto$ff.cc:262:slice$16622.D[0] (FDRE_ZINI)                                                                                                           2.180    57.097
data arrival time                                                                                                                                               57.097

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16622.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -57.097
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -44.871


#Path 12
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16624.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.070
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.251
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.251
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.431
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    45.744
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].in[2] (.names)                                                                     2.180    47.924
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].out[0] (.names)                                                                    0.150    48.074
VexRiscv._zz_31_[31].in[4] (.names)                                                                                                                    2.180    50.254
VexRiscv._zz_31_[31].out[0] (.names)                                                                                                                   0.118    50.372
$abc$41290$auto$blifparse.cc:515:parse_blif$42497.T0.in[1] (.names)                                                                                    2.180    52.552
$abc$41290$auto$blifparse.cc:515:parse_blif$42497.T0.out[0] (.names)                                                                                   0.152    52.704
$abc$41290$auto$blifparse.cc:515:parse_blif$42497.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    54.884
$abc$41290$auto$blifparse.cc:515:parse_blif$42497.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    54.894
$auto$ff.cc:262:slice$16624.D[0] (FDRE_ZINI)                                                                                                           2.180    57.074
data arrival time                                                                                                                                               57.074

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16624.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -57.074
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -44.848


#Path 13
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13292.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.070
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.251
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.251
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.431
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    45.744
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].in[2] (.names)                                                                     2.180    47.924
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].out[0] (.names)                                                                    0.150    48.074
$techmap50221$abc$41290$auto$blifparse.cc:515:parse_blif$42077.A[0].in[3] (.names)                                                                     2.180    50.254
$techmap50221$abc$41290$auto$blifparse.cc:515:parse_blif$42077.A[0].out[0] (.names)                                                                    0.150    50.404
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.T0.in[4] (.names)                                                                                    2.180    52.584
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.T0.out[0] (.names)                                                                                   0.118    52.702
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    54.882
$abc$41290$auto$blifparse.cc:515:parse_blif$42077.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    54.892
$auto$ff.cc:262:slice$13292.D[0] (FDRE_ZINI)                                                                                                           2.180    57.072
data arrival time                                                                                                                                               57.072

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13292.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -57.072
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -44.846


#Path 14
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16589.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.070
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.251
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.251
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.431
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    45.670
$techmap49912$abc$41290$auto$blifparse.cc:515:parse_blif$42199.A[5].in[4] (.names)                                                                     2.180    47.850
$techmap49912$abc$41290$auto$blifparse.cc:515:parse_blif$42199.A[5].out[0] (.names)                                                                    0.118    47.968
$abc$41290$auto$blifparse.cc:515:parse_blif$42199.fpga_mux_0.S[0] (MUXF6)                                                                              2.180    50.148
$abc$41290$auto$blifparse.cc:515:parse_blif$42199.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    50.158
VexRiscv._zz_31_[30].in[0] (.names)                                                                                                                    2.180    52.338
VexRiscv._zz_31_[30].out[0] (.names)                                                                                                                   0.152    52.490
VexRiscv.decode_RS1[30].in[2] (.names)                                                                                                                 2.180    54.670
VexRiscv.decode_RS1[30].out[0] (.names)                                                                                                                0.150    54.820
$auto$ff.cc:262:slice$16589.D[0] (FDRE_ZINI)                                                                                                           2.180    57.000
data arrival time                                                                                                                                               57.000

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16589.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -57.000
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -44.774


#Path 15
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16621.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.070
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.251
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.251
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.431
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    45.653
$techmap49972$abc$41290$auto$blifparse.cc:515:parse_blif$42190.A[1].in[4] (.names)                                                                     2.180    47.833
$techmap49972$abc$41290$auto$blifparse.cc:515:parse_blif$42190.A[1].out[0] (.names)                                                                    0.118    47.951
VexRiscv._zz_31_[28].in[1] (.names)                                                                                                                    2.180    50.131
VexRiscv._zz_31_[28].out[0] (.names)                                                                                                                   0.152    50.283
$abc$41290$auto$blifparse.cc:515:parse_blif$42488.T0.in[1] (.names)                                                                                    2.180    52.463
$abc$41290$auto$blifparse.cc:515:parse_blif$42488.T0.out[0] (.names)                                                                                   0.152    52.615
$abc$41290$auto$blifparse.cc:515:parse_blif$42488.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    54.795
$abc$41290$auto$blifparse.cc:515:parse_blif$42488.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    54.805
$auto$ff.cc:262:slice$16621.D[0] (FDRE_ZINI)                                                                                                           2.180    56.985
data arrival time                                                                                                                                               56.985

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16621.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -56.985
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -44.759


#Path 16
Startpoint: $auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13203.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                               0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000     0.000
$auto$ff.cc:262:slice$13121.C[0] (FDRE_ZINI)                                                                                                            2.180     2.180
$auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                          0.303     2.483
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                     2.180     4.663
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.528     5.191
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180     7.371
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000     7.371
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180     9.551
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114     9.665
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    11.845
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    11.845
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    14.025
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    14.139
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    16.320
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    16.320
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    18.500
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    18.614
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    20.794
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    20.794
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    22.974
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    23.088
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    25.268
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    25.268
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    27.448
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    27.562
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    29.742
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    29.742
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    31.922
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    32.036
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    34.216
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    34.216
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    36.396
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    36.510
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    38.690
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    38.690
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    40.870
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    40.984
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    43.165
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    43.165
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    45.345
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    45.459
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    47.639
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    47.639
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    49.819
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    49.933
$techmap54884$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    52.113
$techmap54884$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    52.113
$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    54.293
$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    54.627
$auto$ff.cc:262:slice$13203.D[0] (FDRE_ZINI)                                                                                                            2.180    56.807
data arrival time                                                                                                                                                56.807

clock sys_clk (rise edge)                                                                                                                              10.000    10.000
clock source latency                                                                                                                                    0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000    10.000
$auto$ff.cc:262:slice$13203.C[0] (FDRE_ZINI)                                                                                                            2.180    12.180
clock uncertainty                                                                                                                                       0.000    12.180
cell setup time                                                                                                                                         0.046    12.226
data required time                                                                                                                                               12.226
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                               12.226
data arrival time                                                                                                                                               -56.807
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -44.581


#Path 17
Startpoint: $auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13205.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                               0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000     0.000
$auto$ff.cc:262:slice$13121.C[0] (FDRE_ZINI)                                                                                                            2.180     2.180
$auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                          0.303     2.483
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                     2.180     4.663
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.528     5.191
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180     7.371
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000     7.371
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180     9.551
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114     9.665
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    11.845
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    11.845
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    14.025
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    14.139
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    16.320
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    16.320
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    18.500
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    18.614
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    20.794
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    20.794
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    22.974
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    23.088
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    25.268
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    25.268
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    27.448
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    27.562
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    29.742
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    29.742
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    31.922
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    32.036
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    34.216
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    34.216
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    36.396
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    36.510
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    38.690
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    38.690
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    40.870
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    40.984
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    43.165
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    43.165
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    45.345
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    45.459
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    47.639
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    47.639
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    49.819
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    49.933
$techmap54884$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    52.113
$techmap54884$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    52.113
$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    54.293
$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    54.606
$auto$ff.cc:262:slice$13205.D[0] (FDRE_ZINI)                                                                                                            2.180    56.786
data arrival time                                                                                                                                                56.786

clock sys_clk (rise edge)                                                                                                                              10.000    10.000
clock source latency                                                                                                                                    0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000    10.000
$auto$ff.cc:262:slice$13205.C[0] (FDRE_ZINI)                                                                                                            2.180    12.180
clock uncertainty                                                                                                                                       0.000    12.180
cell setup time                                                                                                                                         0.046    12.226
data required time                                                                                                                                               12.226
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                               12.226
data arrival time                                                                                                                                               -56.786
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -44.560


#Path 18
Startpoint: $auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13204.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                               0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000     0.000
$auto$ff.cc:262:slice$13121.C[0] (FDRE_ZINI)                                                                                                            2.180     2.180
$auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                          0.303     2.483
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                     2.180     4.663
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.528     5.191
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180     7.371
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000     7.371
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180     9.551
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114     9.665
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    11.845
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    11.845
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    14.025
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    14.139
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    16.320
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    16.320
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    18.500
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    18.614
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    20.794
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    20.794
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    22.974
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    23.088
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    25.268
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    25.268
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    27.448
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    27.562
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    29.742
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    29.742
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    31.922
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    32.036
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    34.216
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    34.216
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    36.396
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    36.510
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    38.690
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    38.690
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    40.870
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    40.984
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    43.165
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    43.165
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    45.345
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    45.459
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    47.639
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    47.639
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    49.819
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    49.933
$techmap54884$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    52.113
$techmap54884$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    52.113
$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    54.293
$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    54.532
$auto$ff.cc:262:slice$13204.D[0] (FDRE_ZINI)                                                                                                            2.180    56.712
data arrival time                                                                                                                                                56.712

clock sys_clk (rise edge)                                                                                                                              10.000    10.000
clock source latency                                                                                                                                    0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000    10.000
$auto$ff.cc:262:slice$13204.C[0] (FDRE_ZINI)                                                                                                            2.180    12.180
clock uncertainty                                                                                                                                       0.000    12.180
cell setup time                                                                                                                                         0.046    12.226
data required time                                                                                                                                               12.226
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                               12.226
data arrival time                                                                                                                                               -56.712
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -44.486


#Path 19
Startpoint: $auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13202.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                               0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000     0.000
$auto$ff.cc:262:slice$13121.C[0] (FDRE_ZINI)                                                                                                            2.180     2.180
$auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                          0.303     2.483
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                     2.180     4.663
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.528     5.191
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180     7.371
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000     7.371
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180     9.551
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114     9.665
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    11.845
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    11.845
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    14.025
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    14.139
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    16.320
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    16.320
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    18.500
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    18.614
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    20.794
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    20.794
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    22.974
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    23.088
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    25.268
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    25.268
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    27.448
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    27.562
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    29.742
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    29.742
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    31.922
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    32.036
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    34.216
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    34.216
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    36.396
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    36.510
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    38.690
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    38.690
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    40.870
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    40.984
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    43.165
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    43.165
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    45.345
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    45.459
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    47.639
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    47.639
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    49.819
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    49.933
$techmap54884$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    52.113
$techmap54884$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    52.113
$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    54.293
$auto$maccmap.cc:240:synth$18203.genblk1.slice[11].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    54.515
$auto$ff.cc:262:slice$13202.D[0] (FDRE_ZINI)                                                                                                            2.180    56.695
data arrival time                                                                                                                                                56.695

clock sys_clk (rise edge)                                                                                                                              10.000    10.000
clock source latency                                                                                                                                    0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000    10.000
$auto$ff.cc:262:slice$13202.C[0] (FDRE_ZINI)                                                                                                            2.180    12.180
clock uncertainty                                                                                                                                       0.000    12.180
cell setup time                                                                                                                                         0.046    12.226
data required time                                                                                                                                               12.226
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                               12.226
data arrival time                                                                                                                                               -56.695
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -44.469


#Path 20
Startpoint: $auto$ff.cc:262:slice$16597.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17652.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16597.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16597.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap51734$abc$41290$auto$blifparse.cc:515:parse_blif$43652.A[1].in[1] (.names)                                                                     2.180     9.185
$techmap51734$abc$41290$auto$blifparse.cc:515:parse_blif$43652.A[1].out[0] (.names)                                                                    0.152     9.337
$techmap51735$abc$41290$auto$blifparse.cc:515:parse_blif$43646.A[4].in[0] (.names)                                                                     2.180    11.517
$techmap51735$abc$41290$auto$blifparse.cc:515:parse_blif$43646.A[4].out[0] (.names)                                                                    0.152    11.669
$techmap51746$abc$41290$auto$blifparse.cc:515:parse_blif$43659.A[0].in[0] (.names)                                                                     2.180    13.849
$techmap51746$abc$41290$auto$blifparse.cc:515:parse_blif$43659.A[0].out[0] (.names)                                                                    0.152    14.001
$techmap51748$abc$41290$auto$blifparse.cc:515:parse_blif$43658.A[0].in[4] (.names)                                                                     2.180    16.182
$techmap51748$abc$41290$auto$blifparse.cc:515:parse_blif$43658.A[0].out[0] (.names)                                                                    0.118    16.300
$auto$maccmap.cc:114:fulladd$15490.Y[7].in[1] (.names)                                                                                                 2.180    18.480
$auto$maccmap.cc:114:fulladd$15490.Y[7].out[0] (.names)                                                                                                0.152    18.632
$auto$maccmap.cc:240:synth$15491.genblk1.slice[1].genblk1.carry4.DI3[0] (CARRY4_VPR)                                                                   2.180    20.812
$auto$maccmap.cc:240:synth$15491.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.456    21.268
$techmap54858$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.448
$techmap54858$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.448
$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    25.628
$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    25.742
$techmap54859$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.922
$techmap54859$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.922
$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    30.102
$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    30.216
$techmap54860$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    32.396
$techmap54860$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    32.396
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    34.576
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    34.690
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    36.870
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    36.870
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    39.050
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    39.164
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    41.344
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    41.344
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    43.525
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    43.639
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    45.819
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    45.819
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    47.999
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    48.113
$techmap54864$auto$maccmap.cc:240:synth$15491.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    50.293
$techmap54864$auto$maccmap.cc:240:synth$15491.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    50.293
$auto$maccmap.cc:240:synth$15491.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    52.473
$auto$maccmap.cc:240:synth$15491.genblk1.slice[8].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    52.807
$auto$ff.cc:262:slice$17652.D[0] (FDRE_ZINI)                                                                                                           2.180    54.987
data arrival time                                                                                                                                               54.987

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$17652.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -54.987
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -42.761


#Path 21
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16588.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.070
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.251
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.251
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.431
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    45.765
$techmap49853$abc$41290$auto$blifparse.cc:515:parse_blif$42194.A[1].in[4] (.names)                                                                     2.180    47.945
$techmap49853$abc$41290$auto$blifparse.cc:515:parse_blif$42194.A[1].out[0] (.names)                                                                    0.118    48.063
VexRiscv._zz_31_[29].in[1] (.names)                                                                                                                    2.180    50.243
VexRiscv._zz_31_[29].out[0] (.names)                                                                                                                   0.152    50.395
VexRiscv.decode_RS1[29].in[2] (.names)                                                                                                                 2.180    52.575
VexRiscv.decode_RS1[29].out[0] (.names)                                                                                                                0.150    52.725
$auto$ff.cc:262:slice$16588.D[0] (FDRE_ZINI)                                                                                                           2.180    54.905
data arrival time                                                                                                                                               54.905

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16588.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -54.905
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -42.679


#Path 22
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16590.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.070
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.251
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.251
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.431
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    45.744
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].in[2] (.names)                                                                     2.180    47.924
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].out[0] (.names)                                                                    0.150    48.074
VexRiscv._zz_31_[31].in[4] (.names)                                                                                                                    2.180    50.254
VexRiscv._zz_31_[31].out[0] (.names)                                                                                                                   0.118    50.372
VexRiscv.decode_RS1[31].in[2] (.names)                                                                                                                 2.180    52.552
VexRiscv.decode_RS1[31].out[0] (.names)                                                                                                                0.150    52.702
$auto$ff.cc:262:slice$16590.D[0] (FDRE_ZINI)                                                                                                           2.180    54.882
data arrival time                                                                                                                                               54.882

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16590.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -54.882
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -42.656


#Path 23
Startpoint: $auto$ff.cc:262:slice$16597.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17651.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16597.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16597.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap51734$abc$41290$auto$blifparse.cc:515:parse_blif$43652.A[1].in[1] (.names)                                                                     2.180     9.185
$techmap51734$abc$41290$auto$blifparse.cc:515:parse_blif$43652.A[1].out[0] (.names)                                                                    0.152     9.337
$techmap51735$abc$41290$auto$blifparse.cc:515:parse_blif$43646.A[4].in[0] (.names)                                                                     2.180    11.517
$techmap51735$abc$41290$auto$blifparse.cc:515:parse_blif$43646.A[4].out[0] (.names)                                                                    0.152    11.669
$techmap51746$abc$41290$auto$blifparse.cc:515:parse_blif$43659.A[0].in[0] (.names)                                                                     2.180    13.849
$techmap51746$abc$41290$auto$blifparse.cc:515:parse_blif$43659.A[0].out[0] (.names)                                                                    0.152    14.001
$techmap51748$abc$41290$auto$blifparse.cc:515:parse_blif$43658.A[0].in[4] (.names)                                                                     2.180    16.182
$techmap51748$abc$41290$auto$blifparse.cc:515:parse_blif$43658.A[0].out[0] (.names)                                                                    0.118    16.300
$auto$maccmap.cc:114:fulladd$15490.Y[7].in[1] (.names)                                                                                                 2.180    18.480
$auto$maccmap.cc:114:fulladd$15490.Y[7].out[0] (.names)                                                                                                0.152    18.632
$auto$maccmap.cc:240:synth$15491.genblk1.slice[1].genblk1.carry4.DI3[0] (CARRY4_VPR)                                                                   2.180    20.812
$auto$maccmap.cc:240:synth$15491.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.456    21.268
$techmap54858$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.448
$techmap54858$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.448
$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    25.628
$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    25.742
$techmap54859$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.922
$techmap54859$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.922
$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    30.102
$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    30.216
$techmap54860$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    32.396
$techmap54860$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    32.396
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    34.576
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    34.690
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    36.870
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    36.870
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    39.050
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    39.164
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    41.344
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    41.344
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    43.525
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    43.639
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    45.819
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    45.819
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    47.999
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    48.113
$techmap54864$auto$maccmap.cc:240:synth$15491.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    50.293
$techmap54864$auto$maccmap.cc:240:synth$15491.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    50.293
$auto$maccmap.cc:240:synth$15491.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    52.473
$auto$maccmap.cc:240:synth$15491.genblk1.slice[8].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    52.695
$auto$ff.cc:262:slice$17651.D[0] (FDRE_ZINI)                                                                                                           2.180    54.875
data arrival time                                                                                                                                               54.875

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$17651.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -54.875
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -42.649


#Path 24
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16618.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    41.290
$techmap49918$abc$41290$auto$blifparse.cc:515:parse_blif$42178.A[5].in[4] (.names)                                                                     2.180    43.471
$techmap49918$abc$41290$auto$blifparse.cc:515:parse_blif$42178.A[5].out[0] (.names)                                                                    0.118    43.589
$abc$41290$auto$blifparse.cc:515:parse_blif$42178.fpga_mux_0.S[0] (MUXF6)                                                                              2.180    45.769
$abc$41290$auto$blifparse.cc:515:parse_blif$42178.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    45.779
VexRiscv._zz_31_[25].in[0] (.names)                                                                                                                    2.180    47.959
VexRiscv._zz_31_[25].out[0] (.names)                                                                                                                   0.152    48.111
$abc$41290$auto$blifparse.cc:515:parse_blif$42479.T0.in[1] (.names)                                                                                    2.180    50.291
$abc$41290$auto$blifparse.cc:515:parse_blif$42479.T0.out[0] (.names)                                                                                   0.152    50.443
$abc$41290$auto$blifparse.cc:515:parse_blif$42479.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    52.623
$abc$41290$auto$blifparse.cc:515:parse_blif$42479.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    52.633
$auto$ff.cc:262:slice$16618.D[0] (FDRE_ZINI)                                                                                                           2.180    54.813
data arrival time                                                                                                                                               54.813

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16618.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -54.813
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -42.587


#Path 25
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16587.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.070
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.251
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.251
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.431
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    45.653
$techmap49972$abc$41290$auto$blifparse.cc:515:parse_blif$42190.A[1].in[4] (.names)                                                                     2.180    47.833
$techmap49972$abc$41290$auto$blifparse.cc:515:parse_blif$42190.A[1].out[0] (.names)                                                                    0.118    47.951
VexRiscv._zz_31_[28].in[1] (.names)                                                                                                                    2.180    50.131
VexRiscv._zz_31_[28].out[0] (.names)                                                                                                                   0.152    50.283
VexRiscv.decode_RS1[28].in[2] (.names)                                                                                                                 2.180    52.463
VexRiscv.decode_RS1[28].out[0] (.names)                                                                                                                0.150    52.613
$auto$ff.cc:262:slice$16587.D[0] (FDRE_ZINI)                                                                                                           2.180    54.793
data arrival time                                                                                                                                               54.793

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16587.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -54.793
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -42.567


#Path 26
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13322.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.070
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.251
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.251
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.431
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    45.670
$techmap49912$abc$41290$auto$blifparse.cc:515:parse_blif$42199.A[5].in[4] (.names)                                                                     2.180    47.850
$techmap49912$abc$41290$auto$blifparse.cc:515:parse_blif$42199.A[5].out[0] (.names)                                                                    0.118    47.968
$abc$41290$auto$blifparse.cc:515:parse_blif$42199.fpga_mux_0.S[0] (MUXF6)                                                                              2.180    50.148
$abc$41290$auto$blifparse.cc:515:parse_blif$42199.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    50.158
VexRiscv._zz_31_[30].in[0] (.names)                                                                                                                    2.180    52.338
VexRiscv._zz_31_[30].out[0] (.names)                                                                                                                   0.152    52.490
$auto$ff.cc:262:slice$13322.D[0] (FDRE_ZINI)                                                                                                           2.180    54.670
data arrival time                                                                                                                                               54.670

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13322.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -54.670
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -42.444


#Path 27
Startpoint: $auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16391.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16562.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].in[0] (.names)                                                                     2.180     4.663
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].out[0] (.names)                                                                    0.152     4.815
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].in[0] (.names)                                                                     2.180     6.995
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].out[0] (.names)                                                                    0.152     7.147
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].in[0] (.names)                                                                     2.180     9.327
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].out[0] (.names)                                                                    0.152     9.479
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.in[2] (.names)                                                                                    2.180    11.659
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.out[0] (.names)                                                                                   0.150    11.809
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    13.989
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    13.999
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.in[2] (.names)                                                                                    2.180    16.180
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.out[0] (.names)                                                                                   0.150    16.330
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    18.510
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    18.520
$auto$maccmap.cc:240:synth$18109.X[5].in[0] (.names)                                                                                                   2.180    20.700
$auto$maccmap.cc:240:synth$18109.X[5].out[0] (.names)                                                                                                  0.152    20.852
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180    23.032
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    23.560
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.740
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.740
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.920
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    28.034
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.214
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.214
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.394
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.508
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.688
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.688
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.868
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.982
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.162
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.162
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.342
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.456
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.637
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.637
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.817
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    45.931
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    48.111
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    48.111
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    50.291
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    50.625
$auto$ff.cc:262:slice$16391.D[0] (FDRE_ZINI)                                                                                                           2.180    52.805
data arrival time                                                                                                                                               52.805

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16391.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.805
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.579


#Path 28
Startpoint: $auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16393.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16562.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].in[0] (.names)                                                                     2.180     4.663
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].out[0] (.names)                                                                    0.152     4.815
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].in[0] (.names)                                                                     2.180     6.995
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].out[0] (.names)                                                                    0.152     7.147
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].in[0] (.names)                                                                     2.180     9.327
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].out[0] (.names)                                                                    0.152     9.479
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.in[2] (.names)                                                                                    2.180    11.659
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.out[0] (.names)                                                                                   0.150    11.809
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    13.989
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    13.999
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.in[2] (.names)                                                                                    2.180    16.180
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.out[0] (.names)                                                                                   0.150    16.330
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    18.510
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    18.520
$auto$maccmap.cc:240:synth$18109.X[5].in[0] (.names)                                                                                                   2.180    20.700
$auto$maccmap.cc:240:synth$18109.X[5].out[0] (.names)                                                                                                  0.152    20.852
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180    23.032
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    23.560
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.740
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.740
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.920
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    28.034
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.214
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.214
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.394
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.508
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.688
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.688
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.868
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.982
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.162
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.162
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.342
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.456
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.637
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.637
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.817
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    45.931
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    48.111
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    48.111
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    50.291
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    50.604
$auto$ff.cc:262:slice$16393.D[0] (FDRE_ZINI)                                                                                                           2.180    52.784
data arrival time                                                                                                                                               52.784

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16393.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.784
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.558


#Path 29
Startpoint: $auto$ff.cc:262:slice$16559.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13149.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16559.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16559.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$techmap52897$abc$41290$auto$blifparse.cc:515:parse_blif$44866.A[2].in[0] (.names)                                                                     2.180     4.663
$techmap52897$abc$41290$auto$blifparse.cc:515:parse_blif$44866.A[2].out[0] (.names)                                                                    0.152     4.815
$techmap52916$abc$41290$auto$blifparse.cc:515:parse_blif$44871.A[0].in[2] (.names)                                                                     2.180     6.995
$techmap52916$abc$41290$auto$blifparse.cc:515:parse_blif$44871.A[0].out[0] (.names)                                                                    0.150     7.145
$techmap52917$abc$41290$auto$blifparse.cc:515:parse_blif$44870.A[0].in[1] (.names)                                                                     2.180     9.325
$techmap52917$abc$41290$auto$blifparse.cc:515:parse_blif$44870.A[0].out[0] (.names)                                                                    0.152     9.477
$techmap53273$abc$41290$auto$blifparse.cc:515:parse_blif$45169.A[0].in[1] (.names)                                                                     2.180    11.657
$techmap53273$abc$41290$auto$blifparse.cc:515:parse_blif$45169.A[0].out[0] (.names)                                                                    0.152    11.809
$auto$maccmap.cc:114:fulladd$18195.Y[3].in[1] (.names)                                                                                                 2.180    13.989
$auto$maccmap.cc:114:fulladd$18195.Y[3].out[0] (.names)                                                                                                0.152    14.141
$auto$maccmap.cc:240:synth$18196.X[3].in[1] (.names)                                                                                                   2.180    16.322
$auto$maccmap.cc:240:synth$18196.X[3].out[0] (.names)                                                                                                  0.152    16.474
$auto$maccmap.cc:240:synth$18196.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                    2.180    18.654
$auto$maccmap.cc:240:synth$18196.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.380    19.034
$techmap54887$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    21.214
$techmap54887$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    21.214
$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.394
$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.508
$techmap54888$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.688
$techmap54888$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.688
$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.868
$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.982
$techmap54889$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.162
$techmap54889$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.162
$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.342
$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.456
$techmap54890$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.636
$techmap54890$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.636
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.816
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.930
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.110
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.110
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.290
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.404
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.585
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.585
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.765
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    45.879
$techmap54893$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    48.059
$techmap54893$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    48.059
$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    50.239
$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    50.573
$auto$ff.cc:262:slice$13149.D[0] (FDRE_ZINI)                                                                                                           2.180    52.753
data arrival time                                                                                                                                               52.753

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13149.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.753
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.527


#Path 30
Startpoint: $auto$ff.cc:262:slice$16559.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13151.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16559.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16559.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$techmap52897$abc$41290$auto$blifparse.cc:515:parse_blif$44866.A[2].in[0] (.names)                                                                     2.180     4.663
$techmap52897$abc$41290$auto$blifparse.cc:515:parse_blif$44866.A[2].out[0] (.names)                                                                    0.152     4.815
$techmap52916$abc$41290$auto$blifparse.cc:515:parse_blif$44871.A[0].in[2] (.names)                                                                     2.180     6.995
$techmap52916$abc$41290$auto$blifparse.cc:515:parse_blif$44871.A[0].out[0] (.names)                                                                    0.150     7.145
$techmap52917$abc$41290$auto$blifparse.cc:515:parse_blif$44870.A[0].in[1] (.names)                                                                     2.180     9.325
$techmap52917$abc$41290$auto$blifparse.cc:515:parse_blif$44870.A[0].out[0] (.names)                                                                    0.152     9.477
$techmap53273$abc$41290$auto$blifparse.cc:515:parse_blif$45169.A[0].in[1] (.names)                                                                     2.180    11.657
$techmap53273$abc$41290$auto$blifparse.cc:515:parse_blif$45169.A[0].out[0] (.names)                                                                    0.152    11.809
$auto$maccmap.cc:114:fulladd$18195.Y[3].in[1] (.names)                                                                                                 2.180    13.989
$auto$maccmap.cc:114:fulladd$18195.Y[3].out[0] (.names)                                                                                                0.152    14.141
$auto$maccmap.cc:240:synth$18196.X[3].in[1] (.names)                                                                                                   2.180    16.322
$auto$maccmap.cc:240:synth$18196.X[3].out[0] (.names)                                                                                                  0.152    16.474
$auto$maccmap.cc:240:synth$18196.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                    2.180    18.654
$auto$maccmap.cc:240:synth$18196.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.380    19.034
$techmap54887$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    21.214
$techmap54887$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    21.214
$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.394
$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.508
$techmap54888$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.688
$techmap54888$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.688
$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.868
$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.982
$techmap54889$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.162
$techmap54889$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.162
$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.342
$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.456
$techmap54890$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.636
$techmap54890$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.636
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.816
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.930
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.110
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.110
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.290
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.404
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.585
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.585
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.765
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    45.879
$techmap54893$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    48.059
$techmap54893$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    48.059
$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    50.239
$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    50.552
$auto$ff.cc:262:slice$13151.D[0] (FDRE_ZINI)                                                                                                           2.180    52.732
data arrival time                                                                                                                                               52.732

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13151.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.732
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.506


#Path 31
Startpoint: $auto$ff.cc:262:slice$13080.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17577.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$13080.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$13080.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$techmap49632$abc$41290$auto$blifparse.cc:515:parse_blif$41390.A[1].in[0] (.names)                                                                          2.180     4.663
$techmap49632$abc$41290$auto$blifparse.cc:515:parse_blif$41390.A[1].out[0] (.names)                                                                         0.152     4.815
VexRiscv._zz_443_.in[1] (.names)                                                                                                                            2.180     6.995
VexRiscv._zz_443_.out[0] (.names)                                                                                                                           0.152     7.147
$techmap50414$abc$41290$auto$blifparse.cc:515:parse_blif$41759.A[2].in[0] (.names)                                                                          2.180     9.327
$techmap50414$abc$41290$auto$blifparse.cc:515:parse_blif$41759.A[2].out[0] (.names)                                                                         0.152     9.479
$auto$alumacc.cc:485:replace_alu$7341.X[1].in[1] (.names)                                                                                                   2.180    11.659
$auto$alumacc.cc:485:replace_alu$7341.X[1].out[0] (.names)                                                                                                  0.152    11.811
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180    13.991
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    14.519
$techmap54721$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.700
$techmap54721$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.700
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.880
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.994
$techmap54722$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    21.174
$techmap54722$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    21.174
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.354
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.468
$techmap54723$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.648
$techmap54723$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.648
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.828
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.942
$techmap54724$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.122
$techmap54724$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.122
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.302
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.416
$techmap54725$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.596
$techmap54725$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.596
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.776
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.890
$techmap54726$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.070
$techmap54726$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.070
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.250
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.364
$techmap54727$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.545
$techmap54727$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.545
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.725
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[7].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    46.059
$abc$41290$auto$blifparse.cc:515:parse_blif$42702.T0.in[4] (.names)                                                                                         2.180    48.239
$abc$41290$auto$blifparse.cc:515:parse_blif$42702.T0.out[0] (.names)                                                                                        0.118    48.357
$abc$41290$auto$blifparse.cc:515:parse_blif$42702.fpga_mux_0.I0[0] (MUXF6)                                                                                  2.180    50.537
$abc$41290$auto$blifparse.cc:515:parse_blif$42702.fpga_mux_0.O[0] (MUXF6)                                                                                   0.010    50.547
$auto$ff.cc:262:slice$17577.D[0] (FDRE_ZINI)                                                                                                                2.180    52.727
data arrival time                                                                                                                                                    52.727

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
$auto$ff.cc:262:slice$17577.C[0] (FDRE_ZINI)                                                                                                                2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                             0.046    12.226
data required time                                                                                                                                                   12.226
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   12.226
data arrival time                                                                                                                                                   -52.727
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -40.501


#Path 32
Startpoint: $auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16392.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16562.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].in[0] (.names)                                                                     2.180     4.663
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].out[0] (.names)                                                                    0.152     4.815
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].in[0] (.names)                                                                     2.180     6.995
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].out[0] (.names)                                                                    0.152     7.147
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].in[0] (.names)                                                                     2.180     9.327
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].out[0] (.names)                                                                    0.152     9.479
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.in[2] (.names)                                                                                    2.180    11.659
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.out[0] (.names)                                                                                   0.150    11.809
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    13.989
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    13.999
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.in[2] (.names)                                                                                    2.180    16.180
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.out[0] (.names)                                                                                   0.150    16.330
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    18.510
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    18.520
$auto$maccmap.cc:240:synth$18109.X[5].in[0] (.names)                                                                                                   2.180    20.700
$auto$maccmap.cc:240:synth$18109.X[5].out[0] (.names)                                                                                                  0.152    20.852
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180    23.032
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    23.560
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.740
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.740
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.920
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    28.034
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.214
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.214
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.394
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.508
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.688
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.688
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.868
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.982
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.162
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.162
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.342
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.456
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.637
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.637
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.817
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    45.931
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    48.111
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    48.111
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    50.291
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    50.530
$auto$ff.cc:262:slice$16392.D[0] (FDRE_ZINI)                                                                                                           2.180    52.710
data arrival time                                                                                                                                               52.710

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16392.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.710
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.484


#Path 33
Startpoint: $auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16390.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16562.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].in[0] (.names)                                                                     2.180     4.663
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].out[0] (.names)                                                                    0.152     4.815
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].in[0] (.names)                                                                     2.180     6.995
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].out[0] (.names)                                                                    0.152     7.147
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].in[0] (.names)                                                                     2.180     9.327
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].out[0] (.names)                                                                    0.152     9.479
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.in[2] (.names)                                                                                    2.180    11.659
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.out[0] (.names)                                                                                   0.150    11.809
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    13.989
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    13.999
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.in[2] (.names)                                                                                    2.180    16.180
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.out[0] (.names)                                                                                   0.150    16.330
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    18.510
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    18.520
$auto$maccmap.cc:240:synth$18109.X[5].in[0] (.names)                                                                                                   2.180    20.700
$auto$maccmap.cc:240:synth$18109.X[5].out[0] (.names)                                                                                                  0.152    20.852
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180    23.032
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    23.560
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.740
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.740
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.920
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    28.034
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.214
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.214
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.394
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.508
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.688
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.688
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.868
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.982
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.162
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.162
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.342
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.456
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.637
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.637
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.817
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    45.931
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    48.111
$techmap54901$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    48.111
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    50.291
$auto$maccmap.cc:240:synth$18109.genblk1.slice[7].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    50.513
$auto$ff.cc:262:slice$16390.D[0] (FDRE_ZINI)                                                                                                           2.180    52.693
data arrival time                                                                                                                                               52.693

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16390.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.693
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.467


#Path 34
Startpoint: $auto$ff.cc:262:slice$16559.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13150.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16559.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16559.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$techmap52897$abc$41290$auto$blifparse.cc:515:parse_blif$44866.A[2].in[0] (.names)                                                                     2.180     4.663
$techmap52897$abc$41290$auto$blifparse.cc:515:parse_blif$44866.A[2].out[0] (.names)                                                                    0.152     4.815
$techmap52916$abc$41290$auto$blifparse.cc:515:parse_blif$44871.A[0].in[2] (.names)                                                                     2.180     6.995
$techmap52916$abc$41290$auto$blifparse.cc:515:parse_blif$44871.A[0].out[0] (.names)                                                                    0.150     7.145
$techmap52917$abc$41290$auto$blifparse.cc:515:parse_blif$44870.A[0].in[1] (.names)                                                                     2.180     9.325
$techmap52917$abc$41290$auto$blifparse.cc:515:parse_blif$44870.A[0].out[0] (.names)                                                                    0.152     9.477
$techmap53273$abc$41290$auto$blifparse.cc:515:parse_blif$45169.A[0].in[1] (.names)                                                                     2.180    11.657
$techmap53273$abc$41290$auto$blifparse.cc:515:parse_blif$45169.A[0].out[0] (.names)                                                                    0.152    11.809
$auto$maccmap.cc:114:fulladd$18195.Y[3].in[1] (.names)                                                                                                 2.180    13.989
$auto$maccmap.cc:114:fulladd$18195.Y[3].out[0] (.names)                                                                                                0.152    14.141
$auto$maccmap.cc:240:synth$18196.X[3].in[1] (.names)                                                                                                   2.180    16.322
$auto$maccmap.cc:240:synth$18196.X[3].out[0] (.names)                                                                                                  0.152    16.474
$auto$maccmap.cc:240:synth$18196.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                    2.180    18.654
$auto$maccmap.cc:240:synth$18196.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.380    19.034
$techmap54887$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    21.214
$techmap54887$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    21.214
$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.394
$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.508
$techmap54888$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.688
$techmap54888$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.688
$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.868
$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.982
$techmap54889$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.162
$techmap54889$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.162
$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.342
$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.456
$techmap54890$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.636
$techmap54890$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.636
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.816
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.930
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.110
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.110
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.290
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.404
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.585
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.585
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.765
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    45.879
$techmap54893$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    48.059
$techmap54893$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    48.059
$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    50.239
$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    50.478
$auto$ff.cc:262:slice$13150.D[0] (FDRE_ZINI)                                                                                                           2.180    52.658
data arrival time                                                                                                                                               52.658

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13150.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.658
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.432


#Path 35
Startpoint: $auto$ff.cc:262:slice$16613.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13285.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16613.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16613.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.T0.in[1] (.names)                                                                                    2.180     9.185
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.T0.out[0] (.names)                                                                                   0.152     9.337
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    11.517
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    11.527
$techmap52323$abc$41290$auto$blifparse.cc:515:parse_blif$44230.A[0].in[1] (.names)                                                                     2.180    13.707
$techmap52323$abc$41290$auto$blifparse.cc:515:parse_blif$44230.A[0].out[0] (.names)                                                                    0.152    13.859
$techmap52325$abc$41290$auto$blifparse.cc:515:parse_blif$44229.A[0].in[2] (.names)                                                                     2.180    16.040
$techmap52325$abc$41290$auto$blifparse.cc:515:parse_blif$44229.A[0].out[0] (.names)                                                                    0.150    16.190
$auto$maccmap.cc:114:fulladd$19748.Y[7].in[2] (.names)                                                                                                 2.180    18.370
$auto$maccmap.cc:114:fulladd$19748.Y[7].out[0] (.names)                                                                                                0.150    18.520
$auto$maccmap.cc:240:synth$19749.X[7].in[1] (.names)                                                                                                   2.180    20.700
$auto$maccmap.cc:240:synth$19749.X[7].out[0] (.names)                                                                                                  0.152    20.852
$auto$maccmap.cc:240:synth$19749.genblk1.slice[1].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                    2.180    23.032
$auto$maccmap.cc:240:synth$19749.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.380    23.412
$techmap54867$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.592
$techmap54867$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.592
$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.772
$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.886
$techmap54868$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.066
$techmap54868$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.066
$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.246
$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.360
$techmap54869$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.540
$techmap54869$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.540
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.720
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.834
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.014
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.014
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.194
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.308
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.489
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.489
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.669
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    45.783
$techmap54872$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    47.963
$techmap54872$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    47.963
$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    50.143
$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    50.477
$auto$ff.cc:262:slice$13285.D[0] (FDRE_ZINI)                                                                                                           2.180    52.657
data arrival time                                                                                                                                               52.657

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13285.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.657
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.431


#Path 36
Startpoint: $auto$ff.cc:262:slice$16559.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13148.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16559.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16559.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$techmap52897$abc$41290$auto$blifparse.cc:515:parse_blif$44866.A[2].in[0] (.names)                                                                     2.180     4.663
$techmap52897$abc$41290$auto$blifparse.cc:515:parse_blif$44866.A[2].out[0] (.names)                                                                    0.152     4.815
$techmap52916$abc$41290$auto$blifparse.cc:515:parse_blif$44871.A[0].in[2] (.names)                                                                     2.180     6.995
$techmap52916$abc$41290$auto$blifparse.cc:515:parse_blif$44871.A[0].out[0] (.names)                                                                    0.150     7.145
$techmap52917$abc$41290$auto$blifparse.cc:515:parse_blif$44870.A[0].in[1] (.names)                                                                     2.180     9.325
$techmap52917$abc$41290$auto$blifparse.cc:515:parse_blif$44870.A[0].out[0] (.names)                                                                    0.152     9.477
$techmap53273$abc$41290$auto$blifparse.cc:515:parse_blif$45169.A[0].in[1] (.names)                                                                     2.180    11.657
$techmap53273$abc$41290$auto$blifparse.cc:515:parse_blif$45169.A[0].out[0] (.names)                                                                    0.152    11.809
$auto$maccmap.cc:114:fulladd$18195.Y[3].in[1] (.names)                                                                                                 2.180    13.989
$auto$maccmap.cc:114:fulladd$18195.Y[3].out[0] (.names)                                                                                                0.152    14.141
$auto$maccmap.cc:240:synth$18196.X[3].in[1] (.names)                                                                                                   2.180    16.322
$auto$maccmap.cc:240:synth$18196.X[3].out[0] (.names)                                                                                                  0.152    16.474
$auto$maccmap.cc:240:synth$18196.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                    2.180    18.654
$auto$maccmap.cc:240:synth$18196.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.380    19.034
$techmap54887$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    21.214
$techmap54887$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    21.214
$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.394
$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.508
$techmap54888$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.688
$techmap54888$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.688
$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.868
$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.982
$techmap54889$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.162
$techmap54889$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.162
$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.342
$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.456
$techmap54890$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.636
$techmap54890$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.636
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.816
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.930
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.110
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.110
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.290
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.404
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.585
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.585
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.765
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    45.879
$techmap54893$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    48.059
$techmap54893$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    48.059
$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    50.239
$auto$maccmap.cc:240:synth$18196.genblk1.slice[7].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    50.461
$auto$ff.cc:262:slice$13148.D[0] (FDRE_ZINI)                                                                                                           2.180    52.641
data arrival time                                                                                                                                               52.641

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13148.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.641
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.415


#Path 37
Startpoint: $auto$ff.cc:262:slice$16613.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13287.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16613.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16613.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.T0.in[1] (.names)                                                                                    2.180     9.185
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.T0.out[0] (.names)                                                                                   0.152     9.337
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    11.517
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    11.527
$techmap52323$abc$41290$auto$blifparse.cc:515:parse_blif$44230.A[0].in[1] (.names)                                                                     2.180    13.707
$techmap52323$abc$41290$auto$blifparse.cc:515:parse_blif$44230.A[0].out[0] (.names)                                                                    0.152    13.859
$techmap52325$abc$41290$auto$blifparse.cc:515:parse_blif$44229.A[0].in[2] (.names)                                                                     2.180    16.040
$techmap52325$abc$41290$auto$blifparse.cc:515:parse_blif$44229.A[0].out[0] (.names)                                                                    0.150    16.190
$auto$maccmap.cc:114:fulladd$19748.Y[7].in[2] (.names)                                                                                                 2.180    18.370
$auto$maccmap.cc:114:fulladd$19748.Y[7].out[0] (.names)                                                                                                0.150    18.520
$auto$maccmap.cc:240:synth$19749.X[7].in[1] (.names)                                                                                                   2.180    20.700
$auto$maccmap.cc:240:synth$19749.X[7].out[0] (.names)                                                                                                  0.152    20.852
$auto$maccmap.cc:240:synth$19749.genblk1.slice[1].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                    2.180    23.032
$auto$maccmap.cc:240:synth$19749.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.380    23.412
$techmap54867$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.592
$techmap54867$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.592
$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.772
$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.886
$techmap54868$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.066
$techmap54868$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.066
$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.246
$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.360
$techmap54869$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.540
$techmap54869$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.540
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.720
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.834
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.014
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.014
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.194
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.308
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.489
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.489
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.669
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    45.783
$techmap54872$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    47.963
$techmap54872$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    47.963
$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    50.143
$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    50.456
$auto$ff.cc:262:slice$13287.D[0] (FDRE_ZINI)                                                                                                           2.180    52.636
data arrival time                                                                                                                                               52.636

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13287.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.636
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.410


#Path 38
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16584.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    41.290
$techmap49918$abc$41290$auto$blifparse.cc:515:parse_blif$42178.A[5].in[4] (.names)                                                                     2.180    43.471
$techmap49918$abc$41290$auto$blifparse.cc:515:parse_blif$42178.A[5].out[0] (.names)                                                                    0.118    43.589
$abc$41290$auto$blifparse.cc:515:parse_blif$42178.fpga_mux_0.S[0] (MUXF6)                                                                              2.180    45.769
$abc$41290$auto$blifparse.cc:515:parse_blif$42178.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    45.779
VexRiscv._zz_31_[25].in[0] (.names)                                                                                                                    2.180    47.959
VexRiscv._zz_31_[25].out[0] (.names)                                                                                                                   0.152    48.111
VexRiscv.decode_RS1[25].in[2] (.names)                                                                                                                 2.180    50.291
VexRiscv.decode_RS1[25].out[0] (.names)                                                                                                                0.150    50.441
$auto$ff.cc:262:slice$16584.D[0] (FDRE_ZINI)                                                                                                           2.180    52.621
data arrival time                                                                                                                                               52.621

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16584.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.621
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.395


#Path 39
Startpoint: $auto$ff.cc:262:slice$13080.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17576.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$13080.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$13080.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$techmap49632$abc$41290$auto$blifparse.cc:515:parse_blif$41390.A[1].in[0] (.names)                                                                          2.180     4.663
$techmap49632$abc$41290$auto$blifparse.cc:515:parse_blif$41390.A[1].out[0] (.names)                                                                         0.152     4.815
VexRiscv._zz_443_.in[1] (.names)                                                                                                                            2.180     6.995
VexRiscv._zz_443_.out[0] (.names)                                                                                                                           0.152     7.147
$techmap50414$abc$41290$auto$blifparse.cc:515:parse_blif$41759.A[2].in[0] (.names)                                                                          2.180     9.327
$techmap50414$abc$41290$auto$blifparse.cc:515:parse_blif$41759.A[2].out[0] (.names)                                                                         0.152     9.479
$auto$alumacc.cc:485:replace_alu$7341.X[1].in[1] (.names)                                                                                                   2.180    11.659
$auto$alumacc.cc:485:replace_alu$7341.X[1].out[0] (.names)                                                                                                  0.152    11.811
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180    13.991
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    14.519
$techmap54721$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.700
$techmap54721$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.700
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.880
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.994
$techmap54722$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    21.174
$techmap54722$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    21.174
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.354
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.468
$techmap54723$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.648
$techmap54723$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.648
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.828
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.942
$techmap54724$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.122
$techmap54724$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.122
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.302
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.416
$techmap54725$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.596
$techmap54725$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.596
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.776
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.890
$techmap54726$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.070
$techmap54726$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.070
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.250
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.364
$techmap54727$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.545
$techmap54727$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.545
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.725
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[7].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    45.947
$abc$41290$auto$blifparse.cc:515:parse_blif$42698.T0.in[4] (.names)                                                                                         2.180    48.127
$abc$41290$auto$blifparse.cc:515:parse_blif$42698.T0.out[0] (.names)                                                                                        0.118    48.245
$abc$41290$auto$blifparse.cc:515:parse_blif$42698.fpga_mux_0.I0[0] (MUXF6)                                                                                  2.180    50.425
$abc$41290$auto$blifparse.cc:515:parse_blif$42698.fpga_mux_0.O[0] (MUXF6)                                                                                   0.010    50.435
$auto$ff.cc:262:slice$17576.D[0] (FDRE_ZINI)                                                                                                                2.180    52.615
data arrival time                                                                                                                                                    52.615

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
$auto$ff.cc:262:slice$17576.C[0] (FDRE_ZINI)                                                                                                                2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                             0.046    12.226
data required time                                                                                                                                                   12.226
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   12.226
data arrival time                                                                                                                                                   -52.615
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -40.389


#Path 40
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16620.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    41.269
$techmap49959$abc$41290$auto$blifparse.cc:515:parse_blif$42186.A[1].in[4] (.names)                                                                     2.180    43.450
$techmap49959$abc$41290$auto$blifparse.cc:515:parse_blif$42186.A[1].out[0] (.names)                                                                    0.118    43.568
VexRiscv._zz_31_[27].in[1] (.names)                                                                                                                    2.180    45.748
VexRiscv._zz_31_[27].out[0] (.names)                                                                                                                   0.152    45.900
$abc$41290$auto$blifparse.cc:515:parse_blif$42485.T0.in[1] (.names)                                                                                    2.180    48.080
$abc$41290$auto$blifparse.cc:515:parse_blif$42485.T0.out[0] (.names)                                                                                   0.152    48.232
$abc$41290$auto$blifparse.cc:515:parse_blif$42485.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    50.412
$abc$41290$auto$blifparse.cc:515:parse_blif$42485.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    50.422
$auto$ff.cc:262:slice$16620.D[0] (FDRE_ZINI)                                                                                                           2.180    52.602
data arrival time                                                                                                                                               52.602

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16620.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.602
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.376


#Path 41
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13321.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.070
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.251
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.251
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.431
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    45.765
$techmap49853$abc$41290$auto$blifparse.cc:515:parse_blif$42194.A[1].in[4] (.names)                                                                     2.180    47.945
$techmap49853$abc$41290$auto$blifparse.cc:515:parse_blif$42194.A[1].out[0] (.names)                                                                    0.118    48.063
VexRiscv._zz_31_[29].in[1] (.names)                                                                                                                    2.180    50.243
VexRiscv._zz_31_[29].out[0] (.names)                                                                                                                   0.152    50.395
$auto$ff.cc:262:slice$13321.D[0] (FDRE_ZINI)                                                                                                           2.180    52.575
data arrival time                                                                                                                                               52.575

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13321.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.575
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.349


#Path 42
Startpoint: $auto$ff.cc:262:slice$16613.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13286.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16613.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16613.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.T0.in[1] (.names)                                                                                    2.180     9.185
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.T0.out[0] (.names)                                                                                   0.152     9.337
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    11.517
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    11.527
$techmap52323$abc$41290$auto$blifparse.cc:515:parse_blif$44230.A[0].in[1] (.names)                                                                     2.180    13.707
$techmap52323$abc$41290$auto$blifparse.cc:515:parse_blif$44230.A[0].out[0] (.names)                                                                    0.152    13.859
$techmap52325$abc$41290$auto$blifparse.cc:515:parse_blif$44229.A[0].in[2] (.names)                                                                     2.180    16.040
$techmap52325$abc$41290$auto$blifparse.cc:515:parse_blif$44229.A[0].out[0] (.names)                                                                    0.150    16.190
$auto$maccmap.cc:114:fulladd$19748.Y[7].in[2] (.names)                                                                                                 2.180    18.370
$auto$maccmap.cc:114:fulladd$19748.Y[7].out[0] (.names)                                                                                                0.150    18.520
$auto$maccmap.cc:240:synth$19749.X[7].in[1] (.names)                                                                                                   2.180    20.700
$auto$maccmap.cc:240:synth$19749.X[7].out[0] (.names)                                                                                                  0.152    20.852
$auto$maccmap.cc:240:synth$19749.genblk1.slice[1].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                    2.180    23.032
$auto$maccmap.cc:240:synth$19749.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.380    23.412
$techmap54867$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.592
$techmap54867$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.592
$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.772
$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.886
$techmap54868$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.066
$techmap54868$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.066
$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.246
$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.360
$techmap54869$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.540
$techmap54869$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.540
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.720
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.834
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.014
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.014
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.194
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.308
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.489
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.489
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.669
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    45.783
$techmap54872$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    47.963
$techmap54872$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    47.963
$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    50.143
$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    50.382
$auto$ff.cc:262:slice$13286.D[0] (FDRE_ZINI)                                                                                                           2.180    52.562
data arrival time                                                                                                                                               52.562

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13286.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.562
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.336


#Path 43
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13323.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.070
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.251
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.251
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.431
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    45.744
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].in[2] (.names)                                                                     2.180    47.924
$techmap49995$abc$41290$auto$blifparse.cc:515:parse_blif$42202.A[0].out[0] (.names)                                                                    0.150    48.074
VexRiscv._zz_31_[31].in[4] (.names)                                                                                                                    2.180    50.254
VexRiscv._zz_31_[31].out[0] (.names)                                                                                                                   0.118    50.372
$auto$ff.cc:262:slice$13323.D[0] (FDRE_ZINI)                                                                                                           2.180    52.552
data arrival time                                                                                                                                               52.552

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13323.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.552
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.326


#Path 44
Startpoint: $auto$ff.cc:262:slice$16613.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13284.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16613.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16613.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.T0.in[1] (.names)                                                                                    2.180     9.185
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.T0.out[0] (.names)                                                                                   0.152     9.337
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    11.517
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    11.527
$techmap52323$abc$41290$auto$blifparse.cc:515:parse_blif$44230.A[0].in[1] (.names)                                                                     2.180    13.707
$techmap52323$abc$41290$auto$blifparse.cc:515:parse_blif$44230.A[0].out[0] (.names)                                                                    0.152    13.859
$techmap52325$abc$41290$auto$blifparse.cc:515:parse_blif$44229.A[0].in[2] (.names)                                                                     2.180    16.040
$techmap52325$abc$41290$auto$blifparse.cc:515:parse_blif$44229.A[0].out[0] (.names)                                                                    0.150    16.190
$auto$maccmap.cc:114:fulladd$19748.Y[7].in[2] (.names)                                                                                                 2.180    18.370
$auto$maccmap.cc:114:fulladd$19748.Y[7].out[0] (.names)                                                                                                0.150    18.520
$auto$maccmap.cc:240:synth$19749.X[7].in[1] (.names)                                                                                                   2.180    20.700
$auto$maccmap.cc:240:synth$19749.X[7].out[0] (.names)                                                                                                  0.152    20.852
$auto$maccmap.cc:240:synth$19749.genblk1.slice[1].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                    2.180    23.032
$auto$maccmap.cc:240:synth$19749.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.380    23.412
$techmap54867$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.592
$techmap54867$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.592
$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.772
$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.886
$techmap54868$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.066
$techmap54868$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.066
$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.246
$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.360
$techmap54869$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.540
$techmap54869$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.540
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.720
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.834
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.014
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.014
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.194
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.308
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.489
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.489
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.669
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    45.783
$techmap54872$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    47.963
$techmap54872$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    47.963
$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    50.143
$auto$maccmap.cc:240:synth$19749.genblk1.slice[7].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    50.365
$auto$ff.cc:262:slice$13284.D[0] (FDRE_ZINI)                                                                                                           2.180    52.545
data arrival time                                                                                                                                               52.545

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13284.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.545
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.319


#Path 45
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16619.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    41.195
$techmap49403$abc$41290$auto$blifparse.cc:515:parse_blif$42182.A[1].in[4] (.names)                                                                     2.180    43.376
$techmap49403$abc$41290$auto$blifparse.cc:515:parse_blif$42182.A[1].out[0] (.names)                                                                    0.118    43.494
VexRiscv._zz_31_[26].in[1] (.names)                                                                                                                    2.180    45.674
VexRiscv._zz_31_[26].out[0] (.names)                                                                                                                   0.152    45.826
$abc$41290$auto$blifparse.cc:515:parse_blif$42482.T0.in[1] (.names)                                                                                    2.180    48.006
$abc$41290$auto$blifparse.cc:515:parse_blif$42482.T0.out[0] (.names)                                                                                   0.152    48.158
$abc$41290$auto$blifparse.cc:515:parse_blif$42482.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    50.338
$abc$41290$auto$blifparse.cc:515:parse_blif$42482.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    50.348
$auto$ff.cc:262:slice$16619.D[0] (FDRE_ZINI)                                                                                                           2.180    52.528
data arrival time                                                                                                                                               52.528

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16619.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.528
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.302


#Path 46
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16617.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    41.178
$techmap49931$abc$41290$auto$blifparse.cc:515:parse_blif$42173.A[1].in[4] (.names)                                                                     2.180    43.359
$techmap49931$abc$41290$auto$blifparse.cc:515:parse_blif$42173.A[1].out[0] (.names)                                                                    0.118    43.477
VexRiscv._zz_31_[24].in[1] (.names)                                                                                                                    2.180    45.657
VexRiscv._zz_31_[24].out[0] (.names)                                                                                                                   0.152    45.809
$abc$41290$auto$blifparse.cc:515:parse_blif$42476.T0.in[1] (.names)                                                                                    2.180    47.989
$abc$41290$auto$blifparse.cc:515:parse_blif$42476.T0.out[0] (.names)                                                                                   0.152    48.141
$abc$41290$auto$blifparse.cc:515:parse_blif$42476.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    50.321
$abc$41290$auto$blifparse.cc:515:parse_blif$42476.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    50.331
$auto$ff.cc:262:slice$16617.D[0] (FDRE_ZINI)                                                                                                           2.180    52.511
data arrival time                                                                                                                                               52.511

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16617.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.511
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.285


#Path 47
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13320.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.070
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.251
$techmap54910$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.251
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.431
$auto$maccmap.cc:240:synth$18113.genblk1.slice[7].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    45.653
$techmap49972$abc$41290$auto$blifparse.cc:515:parse_blif$42190.A[1].in[4] (.names)                                                                     2.180    47.833
$techmap49972$abc$41290$auto$blifparse.cc:515:parse_blif$42190.A[1].out[0] (.names)                                                                    0.118    47.951
VexRiscv._zz_31_[28].in[1] (.names)                                                                                                                    2.180    50.131
VexRiscv._zz_31_[28].out[0] (.names)                                                                                                                   0.152    50.283
$auto$ff.cc:262:slice$13320.D[0] (FDRE_ZINI)                                                                                                           2.180    52.463
data arrival time                                                                                                                                               52.463

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13320.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -52.463
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -40.237


#Path 48
Startpoint: $auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13199.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                               0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000     0.000
$auto$ff.cc:262:slice$13121.C[0] (FDRE_ZINI)                                                                                                            2.180     2.180
$auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                          0.303     2.483
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                     2.180     4.663
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.528     5.191
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180     7.371
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000     7.371
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180     9.551
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114     9.665
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    11.845
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    11.845
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    14.025
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    14.139
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    16.320
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    16.320
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    18.500
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    18.614
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    20.794
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    20.794
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    22.974
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    23.088
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    25.268
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    25.268
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    27.448
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    27.562
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    29.742
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    29.742
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    31.922
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    32.036
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    34.216
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    34.216
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    36.396
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    36.510
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    38.690
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    38.690
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    40.870
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    40.984
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    43.165
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    43.165
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    45.345
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    45.459
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    47.639
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    47.639
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    49.819
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    50.153
$auto$ff.cc:262:slice$13199.D[0] (FDRE_ZINI)                                                                                                            2.180    52.333
data arrival time                                                                                                                                                52.333

clock sys_clk (rise edge)                                                                                                                              10.000    10.000
clock source latency                                                                                                                                    0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000    10.000
$auto$ff.cc:262:slice$13199.C[0] (FDRE_ZINI)                                                                                                            2.180    12.180
clock uncertainty                                                                                                                                       0.000    12.180
cell setup time                                                                                                                                         0.046    12.226
data required time                                                                                                                                               12.226
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                               12.226
data arrival time                                                                                                                                               -52.333
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -40.107


#Path 49
Startpoint: $auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13201.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                               0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000     0.000
$auto$ff.cc:262:slice$13121.C[0] (FDRE_ZINI)                                                                                                            2.180     2.180
$auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                          0.303     2.483
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                     2.180     4.663
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.528     5.191
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180     7.371
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000     7.371
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180     9.551
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114     9.665
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    11.845
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    11.845
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    14.025
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    14.139
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    16.320
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    16.320
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    18.500
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    18.614
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    20.794
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    20.794
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    22.974
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    23.088
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    25.268
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    25.268
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    27.448
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    27.562
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    29.742
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    29.742
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    31.922
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    32.036
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    34.216
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    34.216
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    36.396
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    36.510
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    38.690
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    38.690
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    40.870
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    40.984
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    43.165
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    43.165
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    45.345
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    45.459
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    47.639
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    47.639
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    49.819
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    50.132
$auto$ff.cc:262:slice$13201.D[0] (FDRE_ZINI)                                                                                                            2.180    52.312
data arrival time                                                                                                                                                52.312

clock sys_clk (rise edge)                                                                                                                              10.000    10.000
clock source latency                                                                                                                                    0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000    10.000
$auto$ff.cc:262:slice$13201.C[0] (FDRE_ZINI)                                                                                                            2.180    12.180
clock uncertainty                                                                                                                                       0.000    12.180
cell setup time                                                                                                                                         0.046    12.226
data required time                                                                                                                                               12.226
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                               12.226
data arrival time                                                                                                                                               -52.312
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -40.086


#Path 50
Startpoint: $auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13200.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                               0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000     0.000
$auto$ff.cc:262:slice$13121.C[0] (FDRE_ZINI)                                                                                                            2.180     2.180
$auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                          0.303     2.483
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                     2.180     4.663
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.528     5.191
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180     7.371
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000     7.371
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180     9.551
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114     9.665
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    11.845
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    11.845
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    14.025
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    14.139
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    16.320
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    16.320
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    18.500
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    18.614
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    20.794
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    20.794
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    22.974
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    23.088
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    25.268
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    25.268
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    27.448
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    27.562
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    29.742
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    29.742
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    31.922
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    32.036
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    34.216
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    34.216
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    36.396
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    36.510
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    38.690
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    38.690
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    40.870
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    40.984
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    43.165
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    43.165
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    45.345
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    45.459
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    47.639
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    47.639
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    49.819
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    50.058
$auto$ff.cc:262:slice$13200.D[0] (FDRE_ZINI)                                                                                                            2.180    52.238
data arrival time                                                                                                                                                52.238

clock sys_clk (rise edge)                                                                                                                              10.000    10.000
clock source latency                                                                                                                                    0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000    10.000
$auto$ff.cc:262:slice$13200.C[0] (FDRE_ZINI)                                                                                                            2.180    12.180
clock uncertainty                                                                                                                                       0.000    12.180
cell setup time                                                                                                                                         0.046    12.226
data required time                                                                                                                                               12.226
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                               12.226
data arrival time                                                                                                                                               -52.238
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -40.012


#Path 51
Startpoint: $auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13198.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                               0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000     0.000
$auto$ff.cc:262:slice$13121.C[0] (FDRE_ZINI)                                                                                                            2.180     2.180
$auto$ff.cc:262:slice$13121.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                          0.303     2.483
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                     2.180     4.663
$auto$maccmap.cc:240:synth$18203.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.528     5.191
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180     7.371
$techmap54874$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000     7.371
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180     9.551
$auto$maccmap.cc:240:synth$18203.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114     9.665
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    11.845
$techmap54875$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    11.845
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    14.025
$auto$maccmap.cc:240:synth$18203.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    14.139
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    16.320
$techmap54876$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    16.320
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    18.500
$auto$maccmap.cc:240:synth$18203.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    18.614
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    20.794
$techmap54877$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    20.794
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    22.974
$auto$maccmap.cc:240:synth$18203.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    23.088
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    25.268
$techmap54878$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    25.268
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    27.448
$auto$maccmap.cc:240:synth$18203.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    27.562
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    29.742
$techmap54879$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    29.742
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    31.922
$auto$maccmap.cc:240:synth$18203.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    32.036
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    34.216
$techmap54880$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    34.216
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    36.396
$auto$maccmap.cc:240:synth$18203.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    36.510
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    38.690
$techmap54881$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    38.690
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    40.870
$auto$maccmap.cc:240:synth$18203.genblk1.slice[8].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    40.984
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                         2.180    43.165
$techmap54882$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                        0.000    43.165
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                    2.180    45.345
$auto$maccmap.cc:240:synth$18203.genblk1.slice[9].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                    0.114    45.459
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    47.639
$techmap54883$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    47.639
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    49.819
$auto$maccmap.cc:240:synth$18203.genblk1.slice[10].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    50.041
$auto$ff.cc:262:slice$13198.D[0] (FDRE_ZINI)                                                                                                            2.180    52.221
data arrival time                                                                                                                                                52.221

clock sys_clk (rise edge)                                                                                                                              10.000    10.000
clock source latency                                                                                                                                    0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                0.000    10.000
$auto$ff.cc:262:slice$13198.C[0] (FDRE_ZINI)                                                                                                            2.180    12.180
clock uncertainty                                                                                                                                       0.000    12.180
cell setup time                                                                                                                                         0.046    12.226
data required time                                                                                                                                               12.226
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                               12.226
data arrival time                                                                                                                                               -52.221
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -39.995


#Path 52
Startpoint: $auto$ff.cc:262:slice$16597.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17648.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16597.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16597.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap51734$abc$41290$auto$blifparse.cc:515:parse_blif$43652.A[1].in[1] (.names)                                                                     2.180     9.185
$techmap51734$abc$41290$auto$blifparse.cc:515:parse_blif$43652.A[1].out[0] (.names)                                                                    0.152     9.337
$techmap51735$abc$41290$auto$blifparse.cc:515:parse_blif$43646.A[4].in[0] (.names)                                                                     2.180    11.517
$techmap51735$abc$41290$auto$blifparse.cc:515:parse_blif$43646.A[4].out[0] (.names)                                                                    0.152    11.669
$techmap51746$abc$41290$auto$blifparse.cc:515:parse_blif$43659.A[0].in[0] (.names)                                                                     2.180    13.849
$techmap51746$abc$41290$auto$blifparse.cc:515:parse_blif$43659.A[0].out[0] (.names)                                                                    0.152    14.001
$techmap51748$abc$41290$auto$blifparse.cc:515:parse_blif$43658.A[0].in[4] (.names)                                                                     2.180    16.182
$techmap51748$abc$41290$auto$blifparse.cc:515:parse_blif$43658.A[0].out[0] (.names)                                                                    0.118    16.300
$auto$maccmap.cc:114:fulladd$15490.Y[7].in[1] (.names)                                                                                                 2.180    18.480
$auto$maccmap.cc:114:fulladd$15490.Y[7].out[0] (.names)                                                                                                0.152    18.632
$auto$maccmap.cc:240:synth$15491.genblk1.slice[1].genblk1.carry4.DI3[0] (CARRY4_VPR)                                                                   2.180    20.812
$auto$maccmap.cc:240:synth$15491.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.456    21.268
$techmap54858$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.448
$techmap54858$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.448
$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    25.628
$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    25.742
$techmap54859$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.922
$techmap54859$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.922
$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    30.102
$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    30.216
$techmap54860$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    32.396
$techmap54860$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    32.396
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    34.576
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    34.690
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    36.870
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    36.870
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    39.050
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    39.164
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    41.344
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    41.344
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    43.525
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    43.639
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    45.819
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    45.819
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    47.999
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    48.333
$auto$ff.cc:262:slice$17648.D[0] (FDRE_ZINI)                                                                                                           2.180    50.513
data arrival time                                                                                                                                               50.513

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$17648.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -50.513
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -38.287


#Path 53
Startpoint: $auto$ff.cc:262:slice$16597.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17650.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16597.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16597.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap51734$abc$41290$auto$blifparse.cc:515:parse_blif$43652.A[1].in[1] (.names)                                                                     2.180     9.185
$techmap51734$abc$41290$auto$blifparse.cc:515:parse_blif$43652.A[1].out[0] (.names)                                                                    0.152     9.337
$techmap51735$abc$41290$auto$blifparse.cc:515:parse_blif$43646.A[4].in[0] (.names)                                                                     2.180    11.517
$techmap51735$abc$41290$auto$blifparse.cc:515:parse_blif$43646.A[4].out[0] (.names)                                                                    0.152    11.669
$techmap51746$abc$41290$auto$blifparse.cc:515:parse_blif$43659.A[0].in[0] (.names)                                                                     2.180    13.849
$techmap51746$abc$41290$auto$blifparse.cc:515:parse_blif$43659.A[0].out[0] (.names)                                                                    0.152    14.001
$techmap51748$abc$41290$auto$blifparse.cc:515:parse_blif$43658.A[0].in[4] (.names)                                                                     2.180    16.182
$techmap51748$abc$41290$auto$blifparse.cc:515:parse_blif$43658.A[0].out[0] (.names)                                                                    0.118    16.300
$auto$maccmap.cc:114:fulladd$15490.Y[7].in[1] (.names)                                                                                                 2.180    18.480
$auto$maccmap.cc:114:fulladd$15490.Y[7].out[0] (.names)                                                                                                0.152    18.632
$auto$maccmap.cc:240:synth$15491.genblk1.slice[1].genblk1.carry4.DI3[0] (CARRY4_VPR)                                                                   2.180    20.812
$auto$maccmap.cc:240:synth$15491.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.456    21.268
$techmap54858$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.448
$techmap54858$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.448
$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    25.628
$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    25.742
$techmap54859$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.922
$techmap54859$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.922
$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    30.102
$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    30.216
$techmap54860$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    32.396
$techmap54860$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    32.396
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    34.576
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    34.690
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    36.870
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    36.870
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    39.050
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    39.164
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    41.344
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    41.344
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    43.525
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    43.639
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    45.819
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    45.819
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    47.999
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    48.312
$auto$ff.cc:262:slice$17650.D[0] (FDRE_ZINI)                                                                                                           2.180    50.492
data arrival time                                                                                                                                               50.492

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$17650.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -50.492
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -38.266


#Path 54
Startpoint: $auto$ff.cc:262:slice$16597.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17649.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16597.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16597.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap51734$abc$41290$auto$blifparse.cc:515:parse_blif$43652.A[1].in[1] (.names)                                                                     2.180     9.185
$techmap51734$abc$41290$auto$blifparse.cc:515:parse_blif$43652.A[1].out[0] (.names)                                                                    0.152     9.337
$techmap51735$abc$41290$auto$blifparse.cc:515:parse_blif$43646.A[4].in[0] (.names)                                                                     2.180    11.517
$techmap51735$abc$41290$auto$blifparse.cc:515:parse_blif$43646.A[4].out[0] (.names)                                                                    0.152    11.669
$techmap51746$abc$41290$auto$blifparse.cc:515:parse_blif$43659.A[0].in[0] (.names)                                                                     2.180    13.849
$techmap51746$abc$41290$auto$blifparse.cc:515:parse_blif$43659.A[0].out[0] (.names)                                                                    0.152    14.001
$techmap51748$abc$41290$auto$blifparse.cc:515:parse_blif$43658.A[0].in[4] (.names)                                                                     2.180    16.182
$techmap51748$abc$41290$auto$blifparse.cc:515:parse_blif$43658.A[0].out[0] (.names)                                                                    0.118    16.300
$auto$maccmap.cc:114:fulladd$15490.Y[7].in[1] (.names)                                                                                                 2.180    18.480
$auto$maccmap.cc:114:fulladd$15490.Y[7].out[0] (.names)                                                                                                0.152    18.632
$auto$maccmap.cc:240:synth$15491.genblk1.slice[1].genblk1.carry4.DI3[0] (CARRY4_VPR)                                                                   2.180    20.812
$auto$maccmap.cc:240:synth$15491.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.456    21.268
$techmap54858$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.448
$techmap54858$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.448
$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    25.628
$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    25.742
$techmap54859$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.922
$techmap54859$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.922
$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    30.102
$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    30.216
$techmap54860$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    32.396
$techmap54860$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    32.396
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    34.576
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    34.690
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    36.870
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    36.870
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    39.050
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    39.164
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    41.344
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    41.344
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    43.525
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    43.639
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    45.819
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    45.819
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    47.999
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    48.238
$auto$ff.cc:262:slice$17649.D[0] (FDRE_ZINI)                                                                                                           2.180    50.418
data arrival time                                                                                                                                               50.418

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$17649.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -50.418
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -38.192


#Path 55
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16586.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    41.269
$techmap49959$abc$41290$auto$blifparse.cc:515:parse_blif$42186.A[1].in[4] (.names)                                                                     2.180    43.450
$techmap49959$abc$41290$auto$blifparse.cc:515:parse_blif$42186.A[1].out[0] (.names)                                                                    0.118    43.568
VexRiscv._zz_31_[27].in[1] (.names)                                                                                                                    2.180    45.748
VexRiscv._zz_31_[27].out[0] (.names)                                                                                                                   0.152    45.900
VexRiscv.decode_RS1[27].in[2] (.names)                                                                                                                 2.180    48.080
VexRiscv.decode_RS1[27].out[0] (.names)                                                                                                                0.150    48.230
$auto$ff.cc:262:slice$16586.D[0] (FDRE_ZINI)                                                                                                           2.180    50.410
data arrival time                                                                                                                                               50.410

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16586.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -50.410
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -38.184


#Path 56
Startpoint: $auto$ff.cc:262:slice$16597.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17647.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16597.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16597.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$43656.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap51734$abc$41290$auto$blifparse.cc:515:parse_blif$43652.A[1].in[1] (.names)                                                                     2.180     9.185
$techmap51734$abc$41290$auto$blifparse.cc:515:parse_blif$43652.A[1].out[0] (.names)                                                                    0.152     9.337
$techmap51735$abc$41290$auto$blifparse.cc:515:parse_blif$43646.A[4].in[0] (.names)                                                                     2.180    11.517
$techmap51735$abc$41290$auto$blifparse.cc:515:parse_blif$43646.A[4].out[0] (.names)                                                                    0.152    11.669
$techmap51746$abc$41290$auto$blifparse.cc:515:parse_blif$43659.A[0].in[0] (.names)                                                                     2.180    13.849
$techmap51746$abc$41290$auto$blifparse.cc:515:parse_blif$43659.A[0].out[0] (.names)                                                                    0.152    14.001
$techmap51748$abc$41290$auto$blifparse.cc:515:parse_blif$43658.A[0].in[4] (.names)                                                                     2.180    16.182
$techmap51748$abc$41290$auto$blifparse.cc:515:parse_blif$43658.A[0].out[0] (.names)                                                                    0.118    16.300
$auto$maccmap.cc:114:fulladd$15490.Y[7].in[1] (.names)                                                                                                 2.180    18.480
$auto$maccmap.cc:114:fulladd$15490.Y[7].out[0] (.names)                                                                                                0.152    18.632
$auto$maccmap.cc:240:synth$15491.genblk1.slice[1].genblk1.carry4.DI3[0] (CARRY4_VPR)                                                                   2.180    20.812
$auto$maccmap.cc:240:synth$15491.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.456    21.268
$techmap54858$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.448
$techmap54858$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.448
$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    25.628
$auto$maccmap.cc:240:synth$15491.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    25.742
$techmap54859$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.922
$techmap54859$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.922
$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    30.102
$auto$maccmap.cc:240:synth$15491.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    30.216
$techmap54860$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    32.396
$techmap54860$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    32.396
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    34.576
$auto$maccmap.cc:240:synth$15491.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    34.690
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    36.870
$techmap54861$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    36.870
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    39.050
$auto$maccmap.cc:240:synth$15491.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    39.164
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    41.344
$techmap54862$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    41.344
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    43.525
$auto$maccmap.cc:240:synth$15491.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    43.639
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    45.819
$techmap54863$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    45.819
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    47.999
$auto$maccmap.cc:240:synth$15491.genblk1.slice[7].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    48.221
$auto$ff.cc:262:slice$17647.D[0] (FDRE_ZINI)                                                                                                           2.180    50.401
data arrival time                                                                                                                                               50.401

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$17647.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -50.401
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -38.175


#Path 57
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16614.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    36.816
$techmap49883$abc$41290$auto$blifparse.cc:515:parse_blif$42162.A[5].in[4] (.names)                                                                     2.180    38.996
$techmap49883$abc$41290$auto$blifparse.cc:515:parse_blif$42162.A[5].out[0] (.names)                                                                    0.118    39.114
$abc$41290$auto$blifparse.cc:515:parse_blif$42162.fpga_mux_0.S[0] (MUXF6)                                                                              2.180    41.294
$abc$41290$auto$blifparse.cc:515:parse_blif$42162.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    41.304
VexRiscv._zz_31_[21].in[0] (.names)                                                                                                                    2.180    43.485
VexRiscv._zz_31_[21].out[0] (.names)                                                                                                                   0.152    43.637
$abc$41290$auto$blifparse.cc:515:parse_blif$42467.T0.in[1] (.names)                                                                                    2.180    45.817
$abc$41290$auto$blifparse.cc:515:parse_blif$42467.T0.out[0] (.names)                                                                                   0.152    45.969
$abc$41290$auto$blifparse.cc:515:parse_blif$42467.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    48.149
$abc$41290$auto$blifparse.cc:515:parse_blif$42467.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    48.159
$auto$ff.cc:262:slice$16614.D[0] (FDRE_ZINI)                                                                                                           2.180    50.339
data arrival time                                                                                                                                               50.339

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16614.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -50.339
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -38.113


#Path 58
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16585.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    41.195
$techmap49403$abc$41290$auto$blifparse.cc:515:parse_blif$42182.A[1].in[4] (.names)                                                                     2.180    43.376
$techmap49403$abc$41290$auto$blifparse.cc:515:parse_blif$42182.A[1].out[0] (.names)                                                                    0.118    43.494
VexRiscv._zz_31_[26].in[1] (.names)                                                                                                                    2.180    45.674
VexRiscv._zz_31_[26].out[0] (.names)                                                                                                                   0.152    45.826
VexRiscv.decode_RS1[26].in[2] (.names)                                                                                                                 2.180    48.006
VexRiscv.decode_RS1[26].out[0] (.names)                                                                                                                0.150    48.156
$auto$ff.cc:262:slice$16585.D[0] (FDRE_ZINI)                                                                                                           2.180    50.336
data arrival time                                                                                                                                               50.336

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16585.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -50.336
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -38.110


#Path 59
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16583.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    41.178
$techmap49931$abc$41290$auto$blifparse.cc:515:parse_blif$42173.A[1].in[4] (.names)                                                                     2.180    43.359
$techmap49931$abc$41290$auto$blifparse.cc:515:parse_blif$42173.A[1].out[0] (.names)                                                                    0.118    43.477
VexRiscv._zz_31_[24].in[1] (.names)                                                                                                                    2.180    45.657
VexRiscv._zz_31_[24].out[0] (.names)                                                                                                                   0.152    45.809
VexRiscv.decode_RS1[24].in[2] (.names)                                                                                                                 2.180    47.989
VexRiscv.decode_RS1[24].out[0] (.names)                                                                                                                0.150    48.139
$auto$ff.cc:262:slice$16583.D[0] (FDRE_ZINI)                                                                                                           2.180    50.319
data arrival time                                                                                                                                               50.319

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16583.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -50.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -38.093


#Path 60
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13317.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    41.290
$techmap49918$abc$41290$auto$blifparse.cc:515:parse_blif$42178.A[5].in[4] (.names)                                                                     2.180    43.471
$techmap49918$abc$41290$auto$blifparse.cc:515:parse_blif$42178.A[5].out[0] (.names)                                                                    0.118    43.589
$abc$41290$auto$blifparse.cc:515:parse_blif$42178.fpga_mux_0.S[0] (MUXF6)                                                                              2.180    45.769
$abc$41290$auto$blifparse.cc:515:parse_blif$42178.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    45.779
VexRiscv._zz_31_[25].in[0] (.names)                                                                                                                    2.180    47.959
VexRiscv._zz_31_[25].out[0] (.names)                                                                                                                   0.152    48.111
$auto$ff.cc:262:slice$13317.D[0] (FDRE_ZINI)                                                                                                           2.180    50.291
data arrival time                                                                                                                                               50.291

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13317.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -50.291
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -38.065


#Path 61
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16615.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    36.721
$techmap49905$abc$41290$auto$blifparse.cc:515:parse_blif$42166.A[5].in[4] (.names)                                                                     2.180    38.901
$techmap49905$abc$41290$auto$blifparse.cc:515:parse_blif$42166.A[5].out[0] (.names)                                                                    0.118    39.019
$abc$41290$auto$blifparse.cc:515:parse_blif$42166.fpga_mux_0.S[0] (MUXF6)                                                                              2.180    41.199
$abc$41290$auto$blifparse.cc:515:parse_blif$42166.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    41.209
VexRiscv._zz_31_[22].in[0] (.names)                                                                                                                    2.180    43.390
VexRiscv._zz_31_[22].out[0] (.names)                                                                                                                   0.152    43.542
$abc$41290$auto$blifparse.cc:515:parse_blif$42470.T0.in[1] (.names)                                                                                    2.180    45.722
$abc$41290$auto$blifparse.cc:515:parse_blif$42470.T0.out[0] (.names)                                                                                   0.152    45.874
$abc$41290$auto$blifparse.cc:515:parse_blif$42470.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    48.054
$abc$41290$auto$blifparse.cc:515:parse_blif$42470.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    48.064
$auto$ff.cc:262:slice$16615.D[0] (FDRE_ZINI)                                                                                                           2.180    50.244
data arrival time                                                                                                                                               50.244

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16615.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -50.244
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -38.018


#Path 62
Startpoint: $auto$ff.cc:262:slice$13364.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11821.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$13364.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$13364.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$7374.X[1].in[0] (.names)                                                                                                   2.180     4.663
$auto$alumacc.cc:485:replace_alu$7374.X[1].out[0] (.names)                                                                                                  0.152     4.815
$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180     6.995
$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     7.523
$techmap54759$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.703
$techmap54759$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.703
$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    11.883
$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.997
$techmap54760$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.177
$techmap54760$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.177
$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    16.358
$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    16.472
$techmap54761$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.652
$techmap54761$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.652
$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    20.832
$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    20.946
$techmap54762$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.126
$techmap54762$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.126
$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    25.306
$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    25.420
$techmap54763$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.600
$techmap54763$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.600
$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    29.780
$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    29.894
$techmap54764$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    32.074
$techmap54764$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    32.074
$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    34.254
$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    34.368
$techmap54765$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    36.548
$techmap54765$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    36.548
$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    38.728
$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    38.842
$techmap54766$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    41.022
$techmap54766$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    41.022
$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    43.203
$auto$alumacc.cc:485:replace_alu$7374.genblk1.slice[8].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    43.425
$auto$xilinx_dffopt.cc:341:execute$54531.T0.in[1] (.names)                                                                                                  2.180    45.605
$auto$xilinx_dffopt.cc:341:execute$54531.T0.out[0] (.names)                                                                                                 0.152    45.757
$auto$xilinx_dffopt.cc:341:execute$54531.fpga_mux_0.I0[0] (MUXF6)                                                                                           2.180    47.937
$auto$xilinx_dffopt.cc:341:execute$54531.fpga_mux_0.O[0] (MUXF6)                                                                                            0.010    47.947
$auto$ff.cc:262:slice$11821.D[0] (FDRE_ZINI)                                                                                                                2.180    50.127
data arrival time                                                                                                                                                    50.127

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
$auto$ff.cc:262:slice$11821.C[0] (FDRE_ZINI)                                                                                                                2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                             0.046    12.226
data required time                                                                                                                                                   12.226
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   12.226
data arrival time                                                                                                                                                   -50.127
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -37.901


#Path 63
Startpoint: $auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.RegFilePlugin_regFile.0.0.0.DIBDI[10] (RAMB18E1_VPR clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$13225.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$7347.X[1].in[0] (.names)                                                                                                   2.180     4.663
$auto$alumacc.cc:485:replace_alu$7347.X[1].out[0] (.names)                                                                                                  0.152     4.815
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180     6.995
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     7.523
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.703
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.703
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    11.883
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.997
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.177
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.177
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    16.358
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    16.472
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.652
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.652
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    20.832
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    20.946
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.126
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.126
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    25.306
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    25.420
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.600
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.600
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    29.780
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    29.894
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    32.074
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    32.074
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    34.254
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    34.368
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    36.548
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    36.548
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    38.728
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    39.062
$techmap49856$abc$41290$auto$blifparse.cc:515:parse_blif$42336.A[3].in[2] (.names)                                                                          2.180    41.242
$techmap49856$abc$41290$auto$blifparse.cc:515:parse_blif$42336.A[3].out[0] (.names)                                                                         0.150    41.392
$abc$41290$auto$blifparse.cc:515:parse_blif$42336.T0.in[1] (.names)                                                                                         2.180    43.573
$abc$41290$auto$blifparse.cc:515:parse_blif$42336.T0.out[0] (.names)                                                                                        0.152    43.725
$abc$41290$auto$blifparse.cc:515:parse_blif$42336.fpga_mux_0.I0[0] (MUXF6)                                                                                  2.180    45.905
$abc$41290$auto$blifparse.cc:515:parse_blif$42336.fpga_mux_0.O[0] (MUXF6)                                                                                   0.010    45.915
VexRiscv.RegFilePlugin_regFile.0.0.0.DIBDI[10] (RAMB18E1_VPR)                                                                                               2.180    48.095
data arrival time                                                                                                                                                    48.095

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
VexRiscv.RegFilePlugin_regFile.0.0.0.CLKBWRCLK[0] (RAMB18E1_VPR)                                                                                            2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                            -0.241    11.939
data required time                                                                                                                                                   11.939
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   11.939
data arrival time                                                                                                                                                   -48.095
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -36.156


#Path 64
Startpoint: $auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.RegFilePlugin_regFile.0.0.1.DIBDI[10] (RAMB18E1_VPR clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$13225.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$7347.X[1].in[0] (.names)                                                                                                   2.180     4.663
$auto$alumacc.cc:485:replace_alu$7347.X[1].out[0] (.names)                                                                                                  0.152     4.815
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180     6.995
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     7.523
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.703
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.703
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    11.883
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.997
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.177
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.177
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    16.358
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    16.472
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.652
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.652
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    20.832
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    20.946
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.126
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.126
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    25.306
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    25.420
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.600
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.600
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    29.780
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    29.894
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    32.074
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    32.074
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    34.254
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    34.368
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    36.548
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    36.548
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    38.728
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    39.062
$techmap49856$abc$41290$auto$blifparse.cc:515:parse_blif$42336.A[3].in[2] (.names)                                                                          2.180    41.242
$techmap49856$abc$41290$auto$blifparse.cc:515:parse_blif$42336.A[3].out[0] (.names)                                                                         0.150    41.392
$abc$41290$auto$blifparse.cc:515:parse_blif$42336.T0.in[1] (.names)                                                                                         2.180    43.573
$abc$41290$auto$blifparse.cc:515:parse_blif$42336.T0.out[0] (.names)                                                                                        0.152    43.725
$abc$41290$auto$blifparse.cc:515:parse_blif$42336.fpga_mux_0.I0[0] (MUXF6)                                                                                  2.180    45.905
$abc$41290$auto$blifparse.cc:515:parse_blif$42336.fpga_mux_0.O[0] (MUXF6)                                                                                   0.010    45.915
VexRiscv.RegFilePlugin_regFile.0.0.1.DIBDI[10] (RAMB18E1_VPR)                                                                                               2.180    48.095
data arrival time                                                                                                                                                    48.095

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
VexRiscv.RegFilePlugin_regFile.0.0.1.CLKBWRCLK[0] (RAMB18E1_VPR)                                                                                            2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                            -0.241    11.939
data required time                                                                                                                                                   11.939
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   11.939
data arrival time                                                                                                                                                   -48.095
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -36.156


#Path 65
Startpoint: $auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.RegFilePlugin_regFile.0.0.0.DIBDI[12] (RAMB18E1_VPR clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$13225.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$7347.X[1].in[0] (.names)                                                                                                   2.180     4.663
$auto$alumacc.cc:485:replace_alu$7347.X[1].out[0] (.names)                                                                                                  0.152     4.815
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180     6.995
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     7.523
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.703
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.703
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    11.883
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.997
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.177
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.177
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    16.358
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    16.472
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.652
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.652
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    20.832
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    20.946
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.126
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.126
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    25.306
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    25.420
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.600
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.600
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    29.780
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    29.894
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    32.074
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    32.074
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    34.254
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    34.368
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    36.548
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    36.548
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    38.728
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    39.041
$techmap49985$abc$41290$auto$blifparse.cc:515:parse_blif$42342.A[3].in[2] (.names)                                                                          2.180    41.221
$techmap49985$abc$41290$auto$blifparse.cc:515:parse_blif$42342.A[3].out[0] (.names)                                                                         0.150    41.371
$abc$41290$auto$blifparse.cc:515:parse_blif$42342.T0.in[1] (.names)                                                                                         2.180    43.552
$abc$41290$auto$blifparse.cc:515:parse_blif$42342.T0.out[0] (.names)                                                                                        0.152    43.704
$abc$41290$auto$blifparse.cc:515:parse_blif$42342.fpga_mux_0.I0[0] (MUXF6)                                                                                  2.180    45.884
$abc$41290$auto$blifparse.cc:515:parse_blif$42342.fpga_mux_0.O[0] (MUXF6)                                                                                   0.010    45.894
VexRiscv.RegFilePlugin_regFile.0.0.0.DIBDI[12] (RAMB18E1_VPR)                                                                                               2.180    48.074
data arrival time                                                                                                                                                    48.074

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
VexRiscv.RegFilePlugin_regFile.0.0.0.CLKBWRCLK[0] (RAMB18E1_VPR)                                                                                            2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                            -0.241    11.939
data required time                                                                                                                                                   11.939
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   11.939
data arrival time                                                                                                                                                   -48.074
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -36.135


#Path 66
Startpoint: $auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.RegFilePlugin_regFile.0.0.1.DIBDI[12] (RAMB18E1_VPR clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$13225.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$7347.X[1].in[0] (.names)                                                                                                   2.180     4.663
$auto$alumacc.cc:485:replace_alu$7347.X[1].out[0] (.names)                                                                                                  0.152     4.815
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180     6.995
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     7.523
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.703
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.703
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    11.883
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.997
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.177
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.177
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    16.358
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    16.472
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.652
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.652
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    20.832
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    20.946
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.126
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.126
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    25.306
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    25.420
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.600
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.600
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    29.780
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    29.894
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    32.074
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    32.074
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    34.254
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    34.368
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    36.548
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    36.548
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    38.728
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    39.041
$techmap49985$abc$41290$auto$blifparse.cc:515:parse_blif$42342.A[3].in[2] (.names)                                                                          2.180    41.221
$techmap49985$abc$41290$auto$blifparse.cc:515:parse_blif$42342.A[3].out[0] (.names)                                                                         0.150    41.371
$abc$41290$auto$blifparse.cc:515:parse_blif$42342.T0.in[1] (.names)                                                                                         2.180    43.552
$abc$41290$auto$blifparse.cc:515:parse_blif$42342.T0.out[0] (.names)                                                                                        0.152    43.704
$abc$41290$auto$blifparse.cc:515:parse_blif$42342.fpga_mux_0.I0[0] (MUXF6)                                                                                  2.180    45.884
$abc$41290$auto$blifparse.cc:515:parse_blif$42342.fpga_mux_0.O[0] (MUXF6)                                                                                   0.010    45.894
VexRiscv.RegFilePlugin_regFile.0.0.1.DIBDI[12] (RAMB18E1_VPR)                                                                                               2.180    48.074
data arrival time                                                                                                                                                    48.074

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
VexRiscv.RegFilePlugin_regFile.0.0.1.CLKBWRCLK[0] (RAMB18E1_VPR)                                                                                            2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                            -0.241    11.939
data required time                                                                                                                                                   11.939
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   11.939
data arrival time                                                                                                                                                   -48.074
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -36.135


#Path 67
Startpoint: $auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16387.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16562.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].in[0] (.names)                                                                     2.180     4.663
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].out[0] (.names)                                                                    0.152     4.815
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].in[0] (.names)                                                                     2.180     6.995
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].out[0] (.names)                                                                    0.152     7.147
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].in[0] (.names)                                                                     2.180     9.327
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].out[0] (.names)                                                                    0.152     9.479
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.in[2] (.names)                                                                                    2.180    11.659
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.out[0] (.names)                                                                                   0.150    11.809
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    13.989
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    13.999
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.in[2] (.names)                                                                                    2.180    16.180
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.out[0] (.names)                                                                                   0.150    16.330
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    18.510
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    18.520
$auto$maccmap.cc:240:synth$18109.X[5].in[0] (.names)                                                                                                   2.180    20.700
$auto$maccmap.cc:240:synth$18109.X[5].out[0] (.names)                                                                                                  0.152    20.852
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180    23.032
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    23.560
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.740
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.740
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.920
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    28.034
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.214
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.214
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.394
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.508
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.688
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.688
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.868
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.982
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.162
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.162
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.342
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.456
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.637
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.637
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.817
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    46.151
$auto$ff.cc:262:slice$16387.D[0] (FDRE_ZINI)                                                                                                           2.180    48.331
data arrival time                                                                                                                                               48.331

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16387.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -48.331
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -36.105


#Path 68
Startpoint: $auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16389.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16562.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].in[0] (.names)                                                                     2.180     4.663
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].out[0] (.names)                                                                    0.152     4.815
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].in[0] (.names)                                                                     2.180     6.995
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].out[0] (.names)                                                                    0.152     7.147
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].in[0] (.names)                                                                     2.180     9.327
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].out[0] (.names)                                                                    0.152     9.479
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.in[2] (.names)                                                                                    2.180    11.659
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.out[0] (.names)                                                                                   0.150    11.809
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    13.989
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    13.999
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.in[2] (.names)                                                                                    2.180    16.180
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.out[0] (.names)                                                                                   0.150    16.330
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    18.510
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    18.520
$auto$maccmap.cc:240:synth$18109.X[5].in[0] (.names)                                                                                                   2.180    20.700
$auto$maccmap.cc:240:synth$18109.X[5].out[0] (.names)                                                                                                  0.152    20.852
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180    23.032
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    23.560
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.740
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.740
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.920
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    28.034
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.214
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.214
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.394
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.508
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.688
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.688
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.868
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.982
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.162
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.162
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.342
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.456
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.637
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.637
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.817
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    46.130
$auto$ff.cc:262:slice$16389.D[0] (FDRE_ZINI)                                                                                                           2.180    48.310
data arrival time                                                                                                                                               48.310

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16389.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -48.310
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -36.084


#Path 69
Startpoint: $auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.RegFilePlugin_regFile.0.0.0.DIBDI[11] (RAMB18E1_VPR clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$13225.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$7347.X[1].in[0] (.names)                                                                                                   2.180     4.663
$auto$alumacc.cc:485:replace_alu$7347.X[1].out[0] (.names)                                                                                                  0.152     4.815
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180     6.995
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     7.523
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.703
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.703
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    11.883
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.997
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.177
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.177
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    16.358
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    16.472
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.652
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.652
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    20.832
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    20.946
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.126
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.126
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    25.306
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    25.420
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.600
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.600
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    29.780
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    29.894
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    32.074
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    32.074
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    34.254
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    34.368
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    36.548
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    36.548
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    38.728
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    38.967
$techmap49978$abc$41290$auto$blifparse.cc:515:parse_blif$42339.A[3].in[2] (.names)                                                                          2.180    41.147
$techmap49978$abc$41290$auto$blifparse.cc:515:parse_blif$42339.A[3].out[0] (.names)                                                                         0.150    41.297
$abc$41290$auto$blifparse.cc:515:parse_blif$42339.T0.in[1] (.names)                                                                                         2.180    43.478
$abc$41290$auto$blifparse.cc:515:parse_blif$42339.T0.out[0] (.names)                                                                                        0.152    43.630
$abc$41290$auto$blifparse.cc:515:parse_blif$42339.fpga_mux_0.I0[0] (MUXF6)                                                                                  2.180    45.810
$abc$41290$auto$blifparse.cc:515:parse_blif$42339.fpga_mux_0.O[0] (MUXF6)                                                                                   0.010    45.820
VexRiscv.RegFilePlugin_regFile.0.0.0.DIBDI[11] (RAMB18E1_VPR)                                                                                               2.180    48.000
data arrival time                                                                                                                                                    48.000

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
VexRiscv.RegFilePlugin_regFile.0.0.0.CLKBWRCLK[0] (RAMB18E1_VPR)                                                                                            2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                            -0.241    11.939
data required time                                                                                                                                                   11.939
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   11.939
data arrival time                                                                                                                                                   -48.000
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -36.061


#Path 70
Startpoint: $auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.RegFilePlugin_regFile.0.0.1.DIBDI[11] (RAMB18E1_VPR clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$13225.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$7347.X[1].in[0] (.names)                                                                                                   2.180     4.663
$auto$alumacc.cc:485:replace_alu$7347.X[1].out[0] (.names)                                                                                                  0.152     4.815
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180     6.995
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     7.523
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.703
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.703
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    11.883
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.997
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.177
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.177
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    16.358
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    16.472
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.652
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.652
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    20.832
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    20.946
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.126
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.126
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    25.306
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    25.420
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.600
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.600
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    29.780
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    29.894
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    32.074
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    32.074
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    34.254
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    34.368
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    36.548
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    36.548
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    38.728
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    38.967
$techmap49978$abc$41290$auto$blifparse.cc:515:parse_blif$42339.A[3].in[2] (.names)                                                                          2.180    41.147
$techmap49978$abc$41290$auto$blifparse.cc:515:parse_blif$42339.A[3].out[0] (.names)                                                                         0.150    41.297
$abc$41290$auto$blifparse.cc:515:parse_blif$42339.T0.in[1] (.names)                                                                                         2.180    43.478
$abc$41290$auto$blifparse.cc:515:parse_blif$42339.T0.out[0] (.names)                                                                                        0.152    43.630
$abc$41290$auto$blifparse.cc:515:parse_blif$42339.fpga_mux_0.I0[0] (MUXF6)                                                                                  2.180    45.810
$abc$41290$auto$blifparse.cc:515:parse_blif$42339.fpga_mux_0.O[0] (MUXF6)                                                                                   0.010    45.820
VexRiscv.RegFilePlugin_regFile.0.0.1.DIBDI[11] (RAMB18E1_VPR)                                                                                               2.180    48.000
data arrival time                                                                                                                                                    48.000

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
VexRiscv.RegFilePlugin_regFile.0.0.1.CLKBWRCLK[0] (RAMB18E1_VPR)                                                                                            2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                            -0.241    11.939
data required time                                                                                                                                                   11.939
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   11.939
data arrival time                                                                                                                                                   -48.000
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -36.061


#Path 71
Startpoint: $auto$ff.cc:262:slice$16559.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13145.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16559.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16559.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$techmap52897$abc$41290$auto$blifparse.cc:515:parse_blif$44866.A[2].in[0] (.names)                                                                     2.180     4.663
$techmap52897$abc$41290$auto$blifparse.cc:515:parse_blif$44866.A[2].out[0] (.names)                                                                    0.152     4.815
$techmap52916$abc$41290$auto$blifparse.cc:515:parse_blif$44871.A[0].in[2] (.names)                                                                     2.180     6.995
$techmap52916$abc$41290$auto$blifparse.cc:515:parse_blif$44871.A[0].out[0] (.names)                                                                    0.150     7.145
$techmap52917$abc$41290$auto$blifparse.cc:515:parse_blif$44870.A[0].in[1] (.names)                                                                     2.180     9.325
$techmap52917$abc$41290$auto$blifparse.cc:515:parse_blif$44870.A[0].out[0] (.names)                                                                    0.152     9.477
$techmap53273$abc$41290$auto$blifparse.cc:515:parse_blif$45169.A[0].in[1] (.names)                                                                     2.180    11.657
$techmap53273$abc$41290$auto$blifparse.cc:515:parse_blif$45169.A[0].out[0] (.names)                                                                    0.152    11.809
$auto$maccmap.cc:114:fulladd$18195.Y[3].in[1] (.names)                                                                                                 2.180    13.989
$auto$maccmap.cc:114:fulladd$18195.Y[3].out[0] (.names)                                                                                                0.152    14.141
$auto$maccmap.cc:240:synth$18196.X[3].in[1] (.names)                                                                                                   2.180    16.322
$auto$maccmap.cc:240:synth$18196.X[3].out[0] (.names)                                                                                                  0.152    16.474
$auto$maccmap.cc:240:synth$18196.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                    2.180    18.654
$auto$maccmap.cc:240:synth$18196.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.380    19.034
$techmap54887$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    21.214
$techmap54887$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    21.214
$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.394
$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.508
$techmap54888$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.688
$techmap54888$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.688
$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.868
$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.982
$techmap54889$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.162
$techmap54889$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.162
$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.342
$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.456
$techmap54890$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.636
$techmap54890$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.636
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.816
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.930
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.110
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.110
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.290
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.404
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.585
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.585
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.765
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    46.099
$auto$ff.cc:262:slice$13145.D[0] (FDRE_ZINI)                                                                                                           2.180    48.279
data arrival time                                                                                                                                               48.279

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13145.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -48.279
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -36.053


#Path 72
Startpoint: $auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.RegFilePlugin_regFile.0.0.0.DIBDI[9] (RAMB18E1_VPR clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$13225.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$7347.X[1].in[0] (.names)                                                                                                   2.180     4.663
$auto$alumacc.cc:485:replace_alu$7347.X[1].out[0] (.names)                                                                                                  0.152     4.815
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180     6.995
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     7.523
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.703
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.703
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    11.883
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.997
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.177
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.177
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    16.358
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    16.472
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.652
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.652
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    20.832
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    20.946
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.126
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.126
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    25.306
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    25.420
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.600
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.600
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    29.780
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    29.894
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    32.074
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    32.074
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    34.254
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    34.368
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    36.548
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    36.548
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    38.728
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    38.950
$techmap49963$abc$41290$auto$blifparse.cc:515:parse_blif$42333.A[3].in[2] (.names)                                                                          2.180    41.130
$techmap49963$abc$41290$auto$blifparse.cc:515:parse_blif$42333.A[3].out[0] (.names)                                                                         0.150    41.280
$abc$41290$auto$blifparse.cc:515:parse_blif$42333.T0.in[1] (.names)                                                                                         2.180    43.461
$abc$41290$auto$blifparse.cc:515:parse_blif$42333.T0.out[0] (.names)                                                                                        0.152    43.613
$abc$41290$auto$blifparse.cc:515:parse_blif$42333.fpga_mux_0.I0[0] (MUXF6)                                                                                  2.180    45.793
$abc$41290$auto$blifparse.cc:515:parse_blif$42333.fpga_mux_0.O[0] (MUXF6)                                                                                   0.010    45.803
VexRiscv.RegFilePlugin_regFile.0.0.0.DIBDI[9] (RAMB18E1_VPR)                                                                                                2.180    47.983
data arrival time                                                                                                                                                    47.983

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
VexRiscv.RegFilePlugin_regFile.0.0.0.CLKBWRCLK[0] (RAMB18E1_VPR)                                                                                            2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                            -0.241    11.939
data required time                                                                                                                                                   11.939
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   11.939
data arrival time                                                                                                                                                   -47.983
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -36.044


#Path 73
Startpoint: $auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : VexRiscv.RegFilePlugin_regFile.0.0.1.DIBDI[9] (RAMB18E1_VPR clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$13225.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$7347.X[1].in[0] (.names)                                                                                                   2.180     4.663
$auto$alumacc.cc:485:replace_alu$7347.X[1].out[0] (.names)                                                                                                  0.152     4.815
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180     6.995
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     7.523
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.703
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.703
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    11.883
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.997
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.177
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.177
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    16.358
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    16.472
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.652
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.652
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    20.832
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    20.946
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.126
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.126
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    25.306
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    25.420
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.600
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.600
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    29.780
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    29.894
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    32.074
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    32.074
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    34.254
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    34.368
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    36.548
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    36.548
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    38.728
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    38.950
$techmap49963$abc$41290$auto$blifparse.cc:515:parse_blif$42333.A[3].in[2] (.names)                                                                          2.180    41.130
$techmap49963$abc$41290$auto$blifparse.cc:515:parse_blif$42333.A[3].out[0] (.names)                                                                         0.150    41.280
$abc$41290$auto$blifparse.cc:515:parse_blif$42333.T0.in[1] (.names)                                                                                         2.180    43.461
$abc$41290$auto$blifparse.cc:515:parse_blif$42333.T0.out[0] (.names)                                                                                        0.152    43.613
$abc$41290$auto$blifparse.cc:515:parse_blif$42333.fpga_mux_0.I0[0] (MUXF6)                                                                                  2.180    45.793
$abc$41290$auto$blifparse.cc:515:parse_blif$42333.fpga_mux_0.O[0] (MUXF6)                                                                                   0.010    45.803
VexRiscv.RegFilePlugin_regFile.0.0.1.DIBDI[9] (RAMB18E1_VPR)                                                                                                2.180    47.983
data arrival time                                                                                                                                                    47.983

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
VexRiscv.RegFilePlugin_regFile.0.0.1.CLKBWRCLK[0] (RAMB18E1_VPR)                                                                                            2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                            -0.241    11.939
data required time                                                                                                                                                   11.939
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   11.939
data arrival time                                                                                                                                                   -47.983
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -36.044


#Path 74
Startpoint: $auto$ff.cc:262:slice$16559.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13147.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16559.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16559.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$techmap52897$abc$41290$auto$blifparse.cc:515:parse_blif$44866.A[2].in[0] (.names)                                                                     2.180     4.663
$techmap52897$abc$41290$auto$blifparse.cc:515:parse_blif$44866.A[2].out[0] (.names)                                                                    0.152     4.815
$techmap52916$abc$41290$auto$blifparse.cc:515:parse_blif$44871.A[0].in[2] (.names)                                                                     2.180     6.995
$techmap52916$abc$41290$auto$blifparse.cc:515:parse_blif$44871.A[0].out[0] (.names)                                                                    0.150     7.145
$techmap52917$abc$41290$auto$blifparse.cc:515:parse_blif$44870.A[0].in[1] (.names)                                                                     2.180     9.325
$techmap52917$abc$41290$auto$blifparse.cc:515:parse_blif$44870.A[0].out[0] (.names)                                                                    0.152     9.477
$techmap53273$abc$41290$auto$blifparse.cc:515:parse_blif$45169.A[0].in[1] (.names)                                                                     2.180    11.657
$techmap53273$abc$41290$auto$blifparse.cc:515:parse_blif$45169.A[0].out[0] (.names)                                                                    0.152    11.809
$auto$maccmap.cc:114:fulladd$18195.Y[3].in[1] (.names)                                                                                                 2.180    13.989
$auto$maccmap.cc:114:fulladd$18195.Y[3].out[0] (.names)                                                                                                0.152    14.141
$auto$maccmap.cc:240:synth$18196.X[3].in[1] (.names)                                                                                                   2.180    16.322
$auto$maccmap.cc:240:synth$18196.X[3].out[0] (.names)                                                                                                  0.152    16.474
$auto$maccmap.cc:240:synth$18196.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                    2.180    18.654
$auto$maccmap.cc:240:synth$18196.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.380    19.034
$techmap54887$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    21.214
$techmap54887$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    21.214
$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.394
$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.508
$techmap54888$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.688
$techmap54888$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.688
$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.868
$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.982
$techmap54889$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.162
$techmap54889$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.162
$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.342
$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.456
$techmap54890$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.636
$techmap54890$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.636
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.816
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.930
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.110
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.110
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.290
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.404
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.585
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.585
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.765
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    46.078
$auto$ff.cc:262:slice$13147.D[0] (FDRE_ZINI)                                                                                                           2.180    48.258
data arrival time                                                                                                                                               48.258

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13147.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -48.258
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -36.032


#Path 75
Startpoint: $auto$ff.cc:262:slice$13080.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17573.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$13080.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$13080.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$techmap49632$abc$41290$auto$blifparse.cc:515:parse_blif$41390.A[1].in[0] (.names)                                                                          2.180     4.663
$techmap49632$abc$41290$auto$blifparse.cc:515:parse_blif$41390.A[1].out[0] (.names)                                                                         0.152     4.815
VexRiscv._zz_443_.in[1] (.names)                                                                                                                            2.180     6.995
VexRiscv._zz_443_.out[0] (.names)                                                                                                                           0.152     7.147
$techmap50414$abc$41290$auto$blifparse.cc:515:parse_blif$41759.A[2].in[0] (.names)                                                                          2.180     9.327
$techmap50414$abc$41290$auto$blifparse.cc:515:parse_blif$41759.A[2].out[0] (.names)                                                                         0.152     9.479
$auto$alumacc.cc:485:replace_alu$7341.X[1].in[1] (.names)                                                                                                   2.180    11.659
$auto$alumacc.cc:485:replace_alu$7341.X[1].out[0] (.names)                                                                                                  0.152    11.811
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180    13.991
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    14.519
$techmap54721$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.700
$techmap54721$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.700
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.880
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.994
$techmap54722$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    21.174
$techmap54722$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    21.174
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.354
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.468
$techmap54723$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.648
$techmap54723$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.648
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.828
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.942
$techmap54724$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.122
$techmap54724$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.122
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.302
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.416
$techmap54725$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.596
$techmap54725$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.596
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.776
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.890
$techmap54726$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.070
$techmap54726$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.070
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.250
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    41.584
$abc$41290$auto$blifparse.cc:515:parse_blif$42686.T0.in[4] (.names)                                                                                         2.180    43.765
$abc$41290$auto$blifparse.cc:515:parse_blif$42686.T0.out[0] (.names)                                                                                        0.118    43.883
$abc$41290$auto$blifparse.cc:515:parse_blif$42686.fpga_mux_0.I0[0] (MUXF6)                                                                                  2.180    46.063
$abc$41290$auto$blifparse.cc:515:parse_blif$42686.fpga_mux_0.O[0] (MUXF6)                                                                                   0.010    46.073
$auto$ff.cc:262:slice$17573.D[0] (FDRE_ZINI)                                                                                                                2.180    48.253
data arrival time                                                                                                                                                    48.253

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
$auto$ff.cc:262:slice$17573.C[0] (FDRE_ZINI)                                                                                                                2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                             0.046    12.226
data required time                                                                                                                                                   12.226
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   12.226
data arrival time                                                                                                                                                   -48.253
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -36.027


#Path 76
Startpoint: $auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16388.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16562.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].in[0] (.names)                                                                     2.180     4.663
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].out[0] (.names)                                                                    0.152     4.815
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].in[0] (.names)                                                                     2.180     6.995
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].out[0] (.names)                                                                    0.152     7.147
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].in[0] (.names)                                                                     2.180     9.327
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].out[0] (.names)                                                                    0.152     9.479
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.in[2] (.names)                                                                                    2.180    11.659
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.out[0] (.names)                                                                                   0.150    11.809
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    13.989
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    13.999
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.in[2] (.names)                                                                                    2.180    16.180
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.out[0] (.names)                                                                                   0.150    16.330
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    18.510
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    18.520
$auto$maccmap.cc:240:synth$18109.X[5].in[0] (.names)                                                                                                   2.180    20.700
$auto$maccmap.cc:240:synth$18109.X[5].out[0] (.names)                                                                                                  0.152    20.852
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180    23.032
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    23.560
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.740
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.740
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.920
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    28.034
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.214
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.214
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.394
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.508
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.688
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.688
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.868
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.982
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.162
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.162
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.342
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.456
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.637
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.637
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.817
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    46.056
$auto$ff.cc:262:slice$16388.D[0] (FDRE_ZINI)                                                                                                           2.180    48.236
data arrival time                                                                                                                                               48.236

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16388.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -48.236
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -36.010


#Path 77
Startpoint: $auto$ff.cc:262:slice$13080.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17575.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$13080.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$13080.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$techmap49632$abc$41290$auto$blifparse.cc:515:parse_blif$41390.A[1].in[0] (.names)                                                                          2.180     4.663
$techmap49632$abc$41290$auto$blifparse.cc:515:parse_blif$41390.A[1].out[0] (.names)                                                                         0.152     4.815
VexRiscv._zz_443_.in[1] (.names)                                                                                                                            2.180     6.995
VexRiscv._zz_443_.out[0] (.names)                                                                                                                           0.152     7.147
$techmap50414$abc$41290$auto$blifparse.cc:515:parse_blif$41759.A[2].in[0] (.names)                                                                          2.180     9.327
$techmap50414$abc$41290$auto$blifparse.cc:515:parse_blif$41759.A[2].out[0] (.names)                                                                         0.152     9.479
$auto$alumacc.cc:485:replace_alu$7341.X[1].in[1] (.names)                                                                                                   2.180    11.659
$auto$alumacc.cc:485:replace_alu$7341.X[1].out[0] (.names)                                                                                                  0.152    11.811
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180    13.991
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    14.519
$techmap54721$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.700
$techmap54721$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.700
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.880
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.994
$techmap54722$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    21.174
$techmap54722$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    21.174
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.354
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.468
$techmap54723$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.648
$techmap54723$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.648
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.828
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.942
$techmap54724$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.122
$techmap54724$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.122
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.302
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.416
$techmap54725$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.596
$techmap54725$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.596
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.776
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.890
$techmap54726$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.070
$techmap54726$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.070
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.250
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    41.563
$abc$41290$auto$blifparse.cc:515:parse_blif$42694.T0.in[4] (.names)                                                                                         2.180    43.744
$abc$41290$auto$blifparse.cc:515:parse_blif$42694.T0.out[0] (.names)                                                                                        0.118    43.862
$abc$41290$auto$blifparse.cc:515:parse_blif$42694.fpga_mux_0.I0[0] (MUXF6)                                                                                  2.180    46.042
$abc$41290$auto$blifparse.cc:515:parse_blif$42694.fpga_mux_0.O[0] (MUXF6)                                                                                   0.010    46.052
$auto$ff.cc:262:slice$17575.D[0] (FDRE_ZINI)                                                                                                                2.180    48.232
data arrival time                                                                                                                                                    48.232

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
$auto$ff.cc:262:slice$17575.C[0] (FDRE_ZINI)                                                                                                                2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                             0.046    12.226
data required time                                                                                                                                                   12.226
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   12.226
data arrival time                                                                                                                                                   -48.232
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -36.006


#Path 78
Startpoint: $auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16386.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16562.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16562.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].in[0] (.names)                                                                     2.180     4.663
$techmap53427$abc$41290$auto$blifparse.cc:515:parse_blif$45359.A[1].out[0] (.names)                                                                    0.152     4.815
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].in[0] (.names)                                                                     2.180     6.995
$techmap53428$abc$41290$auto$blifparse.cc:515:parse_blif$45358.A[4].out[0] (.names)                                                                    0.152     7.147
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].in[0] (.names)                                                                     2.180     9.327
$techmap53431$abc$41290$auto$blifparse.cc:515:parse_blif$45367.A[2].out[0] (.names)                                                                    0.152     9.479
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.in[2] (.names)                                                                                    2.180    11.659
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.T0.out[0] (.names)                                                                                   0.150    11.809
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    13.989
$abc$41290$auto$blifparse.cc:515:parse_blif$45367.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    13.999
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.in[2] (.names)                                                                                    2.180    16.180
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.T0.out[0] (.names)                                                                                   0.150    16.330
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    18.510
$abc$41290$auto$blifparse.cc:515:parse_blif$45366.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    18.520
$auto$maccmap.cc:240:synth$18109.X[5].in[0] (.names)                                                                                                   2.180    20.700
$auto$maccmap.cc:240:synth$18109.X[5].out[0] (.names)                                                                                                  0.152    20.852
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180    23.032
$auto$maccmap.cc:240:synth$18109.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    23.560
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.740
$techmap54896$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.740
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.920
$auto$maccmap.cc:240:synth$18109.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    28.034
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.214
$techmap54897$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.214
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.394
$auto$maccmap.cc:240:synth$18109.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.508
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.688
$techmap54898$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.688
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.868
$auto$maccmap.cc:240:synth$18109.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.982
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.162
$techmap54899$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.162
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.342
$auto$maccmap.cc:240:synth$18109.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.456
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.637
$techmap54900$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.637
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.817
$auto$maccmap.cc:240:synth$18109.genblk1.slice[6].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    46.039
$auto$ff.cc:262:slice$16386.D[0] (FDRE_ZINI)                                                                                                           2.180    48.219
data arrival time                                                                                                                                               48.219

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16386.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -48.219
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -35.993


#Path 79
Startpoint: $auto$ff.cc:262:slice$16559.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13146.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16559.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16559.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$techmap52897$abc$41290$auto$blifparse.cc:515:parse_blif$44866.A[2].in[0] (.names)                                                                     2.180     4.663
$techmap52897$abc$41290$auto$blifparse.cc:515:parse_blif$44866.A[2].out[0] (.names)                                                                    0.152     4.815
$techmap52916$abc$41290$auto$blifparse.cc:515:parse_blif$44871.A[0].in[2] (.names)                                                                     2.180     6.995
$techmap52916$abc$41290$auto$blifparse.cc:515:parse_blif$44871.A[0].out[0] (.names)                                                                    0.150     7.145
$techmap52917$abc$41290$auto$blifparse.cc:515:parse_blif$44870.A[0].in[1] (.names)                                                                     2.180     9.325
$techmap52917$abc$41290$auto$blifparse.cc:515:parse_blif$44870.A[0].out[0] (.names)                                                                    0.152     9.477
$techmap53273$abc$41290$auto$blifparse.cc:515:parse_blif$45169.A[0].in[1] (.names)                                                                     2.180    11.657
$techmap53273$abc$41290$auto$blifparse.cc:515:parse_blif$45169.A[0].out[0] (.names)                                                                    0.152    11.809
$auto$maccmap.cc:114:fulladd$18195.Y[3].in[1] (.names)                                                                                                 2.180    13.989
$auto$maccmap.cc:114:fulladd$18195.Y[3].out[0] (.names)                                                                                                0.152    14.141
$auto$maccmap.cc:240:synth$18196.X[3].in[1] (.names)                                                                                                   2.180    16.322
$auto$maccmap.cc:240:synth$18196.X[3].out[0] (.names)                                                                                                  0.152    16.474
$auto$maccmap.cc:240:synth$18196.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                    2.180    18.654
$auto$maccmap.cc:240:synth$18196.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.380    19.034
$techmap54887$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    21.214
$techmap54887$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    21.214
$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.394
$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.508
$techmap54888$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.688
$techmap54888$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.688
$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.868
$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.982
$techmap54889$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.162
$techmap54889$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.162
$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.342
$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.456
$techmap54890$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.636
$techmap54890$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.636
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.816
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.930
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.110
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.110
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.290
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.404
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.585
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.585
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.765
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    46.004
$auto$ff.cc:262:slice$13146.D[0] (FDRE_ZINI)                                                                                                           2.180    48.184
data arrival time                                                                                                                                               48.184

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13146.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -48.184
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -35.958


#Path 80
Startpoint: $auto$ff.cc:262:slice$16613.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13281.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16613.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16613.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.T0.in[1] (.names)                                                                                    2.180     9.185
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.T0.out[0] (.names)                                                                                   0.152     9.337
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    11.517
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    11.527
$techmap52323$abc$41290$auto$blifparse.cc:515:parse_blif$44230.A[0].in[1] (.names)                                                                     2.180    13.707
$techmap52323$abc$41290$auto$blifparse.cc:515:parse_blif$44230.A[0].out[0] (.names)                                                                    0.152    13.859
$techmap52325$abc$41290$auto$blifparse.cc:515:parse_blif$44229.A[0].in[2] (.names)                                                                     2.180    16.040
$techmap52325$abc$41290$auto$blifparse.cc:515:parse_blif$44229.A[0].out[0] (.names)                                                                    0.150    16.190
$auto$maccmap.cc:114:fulladd$19748.Y[7].in[2] (.names)                                                                                                 2.180    18.370
$auto$maccmap.cc:114:fulladd$19748.Y[7].out[0] (.names)                                                                                                0.150    18.520
$auto$maccmap.cc:240:synth$19749.X[7].in[1] (.names)                                                                                                   2.180    20.700
$auto$maccmap.cc:240:synth$19749.X[7].out[0] (.names)                                                                                                  0.152    20.852
$auto$maccmap.cc:240:synth$19749.genblk1.slice[1].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                    2.180    23.032
$auto$maccmap.cc:240:synth$19749.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.380    23.412
$techmap54867$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.592
$techmap54867$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.592
$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.772
$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.886
$techmap54868$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.066
$techmap54868$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.066
$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.246
$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.360
$techmap54869$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.540
$techmap54869$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.540
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.720
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.834
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.014
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.014
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.194
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.308
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.489
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.489
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.669
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    46.003
$auto$ff.cc:262:slice$13281.D[0] (FDRE_ZINI)                                                                                                           2.180    48.183
data arrival time                                                                                                                                               48.183

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13281.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -48.183
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -35.957


#Path 81
Startpoint: $auto$ff.cc:262:slice$16559.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13144.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16559.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16559.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$techmap52897$abc$41290$auto$blifparse.cc:515:parse_blif$44866.A[2].in[0] (.names)                                                                     2.180     4.663
$techmap52897$abc$41290$auto$blifparse.cc:515:parse_blif$44866.A[2].out[0] (.names)                                                                    0.152     4.815
$techmap52916$abc$41290$auto$blifparse.cc:515:parse_blif$44871.A[0].in[2] (.names)                                                                     2.180     6.995
$techmap52916$abc$41290$auto$blifparse.cc:515:parse_blif$44871.A[0].out[0] (.names)                                                                    0.150     7.145
$techmap52917$abc$41290$auto$blifparse.cc:515:parse_blif$44870.A[0].in[1] (.names)                                                                     2.180     9.325
$techmap52917$abc$41290$auto$blifparse.cc:515:parse_blif$44870.A[0].out[0] (.names)                                                                    0.152     9.477
$techmap53273$abc$41290$auto$blifparse.cc:515:parse_blif$45169.A[0].in[1] (.names)                                                                     2.180    11.657
$techmap53273$abc$41290$auto$blifparse.cc:515:parse_blif$45169.A[0].out[0] (.names)                                                                    0.152    11.809
$auto$maccmap.cc:114:fulladd$18195.Y[3].in[1] (.names)                                                                                                 2.180    13.989
$auto$maccmap.cc:114:fulladd$18195.Y[3].out[0] (.names)                                                                                                0.152    14.141
$auto$maccmap.cc:240:synth$18196.X[3].in[1] (.names)                                                                                                   2.180    16.322
$auto$maccmap.cc:240:synth$18196.X[3].out[0] (.names)                                                                                                  0.152    16.474
$auto$maccmap.cc:240:synth$18196.genblk1.slice[0].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                    2.180    18.654
$auto$maccmap.cc:240:synth$18196.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.380    19.034
$techmap54887$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    21.214
$techmap54887$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    21.214
$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.394
$auto$maccmap.cc:240:synth$18196.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.508
$techmap54888$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.688
$techmap54888$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.688
$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.868
$auto$maccmap.cc:240:synth$18196.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.982
$techmap54889$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.162
$techmap54889$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.162
$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.342
$auto$maccmap.cc:240:synth$18196.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.456
$techmap54890$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.636
$techmap54890$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.636
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.816
$auto$maccmap.cc:240:synth$18196.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.930
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.110
$techmap54891$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.110
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.290
$auto$maccmap.cc:240:synth$18196.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.404
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.585
$techmap54892$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.585
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.765
$auto$maccmap.cc:240:synth$18196.genblk1.slice[6].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    45.987
$auto$ff.cc:262:slice$13144.D[0] (FDRE_ZINI)                                                                                                           2.180    48.167
data arrival time                                                                                                                                               48.167

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13144.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -48.167
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -35.941


#Path 82
Startpoint: $auto$ff.cc:262:slice$16613.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13283.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16613.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16613.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.T0.in[1] (.names)                                                                                    2.180     9.185
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.T0.out[0] (.names)                                                                                   0.152     9.337
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    11.517
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    11.527
$techmap52323$abc$41290$auto$blifparse.cc:515:parse_blif$44230.A[0].in[1] (.names)                                                                     2.180    13.707
$techmap52323$abc$41290$auto$blifparse.cc:515:parse_blif$44230.A[0].out[0] (.names)                                                                    0.152    13.859
$techmap52325$abc$41290$auto$blifparse.cc:515:parse_blif$44229.A[0].in[2] (.names)                                                                     2.180    16.040
$techmap52325$abc$41290$auto$blifparse.cc:515:parse_blif$44229.A[0].out[0] (.names)                                                                    0.150    16.190
$auto$maccmap.cc:114:fulladd$19748.Y[7].in[2] (.names)                                                                                                 2.180    18.370
$auto$maccmap.cc:114:fulladd$19748.Y[7].out[0] (.names)                                                                                                0.150    18.520
$auto$maccmap.cc:240:synth$19749.X[7].in[1] (.names)                                                                                                   2.180    20.700
$auto$maccmap.cc:240:synth$19749.X[7].out[0] (.names)                                                                                                  0.152    20.852
$auto$maccmap.cc:240:synth$19749.genblk1.slice[1].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                    2.180    23.032
$auto$maccmap.cc:240:synth$19749.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.380    23.412
$techmap54867$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.592
$techmap54867$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.592
$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.772
$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.886
$techmap54868$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.066
$techmap54868$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.066
$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.246
$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.360
$techmap54869$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.540
$techmap54869$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.540
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.720
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.834
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.014
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.014
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.194
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.308
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.489
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.489
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.669
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    45.982
$auto$ff.cc:262:slice$13283.D[0] (FDRE_ZINI)                                                                                                           2.180    48.162
data arrival time                                                                                                                                               48.162

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13283.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -48.162
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -35.936


#Path 83
Startpoint: $auto$ff.cc:262:slice$13080.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17574.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$13080.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$13080.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$techmap49632$abc$41290$auto$blifparse.cc:515:parse_blif$41390.A[1].in[0] (.names)                                                                          2.180     4.663
$techmap49632$abc$41290$auto$blifparse.cc:515:parse_blif$41390.A[1].out[0] (.names)                                                                         0.152     4.815
VexRiscv._zz_443_.in[1] (.names)                                                                                                                            2.180     6.995
VexRiscv._zz_443_.out[0] (.names)                                                                                                                           0.152     7.147
$techmap50414$abc$41290$auto$blifparse.cc:515:parse_blif$41759.A[2].in[0] (.names)                                                                          2.180     9.327
$techmap50414$abc$41290$auto$blifparse.cc:515:parse_blif$41759.A[2].out[0] (.names)                                                                         0.152     9.479
$auto$alumacc.cc:485:replace_alu$7341.X[1].in[1] (.names)                                                                                                   2.180    11.659
$auto$alumacc.cc:485:replace_alu$7341.X[1].out[0] (.names)                                                                                                  0.152    11.811
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180    13.991
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    14.519
$techmap54721$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.700
$techmap54721$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.700
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.880
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.994
$techmap54722$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    21.174
$techmap54722$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    21.174
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.354
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.468
$techmap54723$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.648
$techmap54723$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.648
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.828
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.942
$techmap54724$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.122
$techmap54724$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.122
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.302
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.416
$techmap54725$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.596
$techmap54725$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.596
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.776
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.890
$techmap54726$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.070
$techmap54726$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.070
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.250
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    41.489
$abc$41290$auto$blifparse.cc:515:parse_blif$42690.T0.in[4] (.names)                                                                                         2.180    43.670
$abc$41290$auto$blifparse.cc:515:parse_blif$42690.T0.out[0] (.names)                                                                                        0.118    43.788
$abc$41290$auto$blifparse.cc:515:parse_blif$42690.fpga_mux_0.I0[0] (MUXF6)                                                                                  2.180    45.968
$abc$41290$auto$blifparse.cc:515:parse_blif$42690.fpga_mux_0.O[0] (MUXF6)                                                                                   0.010    45.978
$auto$ff.cc:262:slice$17574.D[0] (FDRE_ZINI)                                                                                                                2.180    48.158
data arrival time                                                                                                                                                    48.158

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
$auto$ff.cc:262:slice$17574.C[0] (FDRE_ZINI)                                                                                                                2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                             0.046    12.226
data required time                                                                                                                                                   12.226
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   12.226
data arrival time                                                                                                                                                   -48.158
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -35.932


#Path 84
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16580.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    36.816
$techmap49883$abc$41290$auto$blifparse.cc:515:parse_blif$42162.A[5].in[4] (.names)                                                                     2.180    38.996
$techmap49883$abc$41290$auto$blifparse.cc:515:parse_blif$42162.A[5].out[0] (.names)                                                                    0.118    39.114
$abc$41290$auto$blifparse.cc:515:parse_blif$42162.fpga_mux_0.S[0] (MUXF6)                                                                              2.180    41.294
$abc$41290$auto$blifparse.cc:515:parse_blif$42162.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    41.304
VexRiscv._zz_31_[21].in[0] (.names)                                                                                                                    2.180    43.485
VexRiscv._zz_31_[21].out[0] (.names)                                                                                                                   0.152    43.637
VexRiscv.decode_RS1[21].in[2] (.names)                                                                                                                 2.180    45.817
VexRiscv.decode_RS1[21].out[0] (.names)                                                                                                                0.150    45.967
$auto$ff.cc:262:slice$16580.D[0] (FDRE_ZINI)                                                                                                           2.180    48.147
data arrival time                                                                                                                                               48.147

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16580.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -48.147
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -35.921


#Path 85
Startpoint: $auto$ff.cc:262:slice$13080.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17572.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$13080.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$13080.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$techmap49632$abc$41290$auto$blifparse.cc:515:parse_blif$41390.A[1].in[0] (.names)                                                                          2.180     4.663
$techmap49632$abc$41290$auto$blifparse.cc:515:parse_blif$41390.A[1].out[0] (.names)                                                                         0.152     4.815
VexRiscv._zz_443_.in[1] (.names)                                                                                                                            2.180     6.995
VexRiscv._zz_443_.out[0] (.names)                                                                                                                           0.152     7.147
$techmap50414$abc$41290$auto$blifparse.cc:515:parse_blif$41759.A[2].in[0] (.names)                                                                          2.180     9.327
$techmap50414$abc$41290$auto$blifparse.cc:515:parse_blif$41759.A[2].out[0] (.names)                                                                         0.152     9.479
$auto$alumacc.cc:485:replace_alu$7341.X[1].in[1] (.names)                                                                                                   2.180    11.659
$auto$alumacc.cc:485:replace_alu$7341.X[1].out[0] (.names)                                                                                                  0.152    11.811
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180    13.991
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528    14.519
$techmap54721$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.700
$techmap54721$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.700
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.880
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.994
$techmap54722$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    21.174
$techmap54722$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    21.174
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.354
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.468
$techmap54723$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.648
$techmap54723$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.648
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.828
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.942
$techmap54724$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.122
$techmap54724$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.122
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.302
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.416
$techmap54725$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.596
$techmap54725$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.596
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.776
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.890
$techmap54726$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.070
$techmap54726$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.070
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.250
$auto$alumacc.cc:485:replace_alu$7341.genblk1.slice[6].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    41.472
$abc$41290$auto$blifparse.cc:515:parse_blif$42682.T0.in[4] (.names)                                                                                         2.180    43.653
$abc$41290$auto$blifparse.cc:515:parse_blif$42682.T0.out[0] (.names)                                                                                        0.118    43.771
$abc$41290$auto$blifparse.cc:515:parse_blif$42682.fpga_mux_0.I0[0] (MUXF6)                                                                                  2.180    45.951
$abc$41290$auto$blifparse.cc:515:parse_blif$42682.fpga_mux_0.O[0] (MUXF6)                                                                                   0.010    45.961
$auto$ff.cc:262:slice$17572.D[0] (FDRE_ZINI)                                                                                                                2.180    48.141
data arrival time                                                                                                                                                    48.141

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
$auto$ff.cc:262:slice$17572.C[0] (FDRE_ZINI)                                                                                                                2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                             0.046    12.226
data required time                                                                                                                                                   12.226
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   12.226
data arrival time                                                                                                                                                   -48.141
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -35.915


#Path 86
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16616.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    36.795
$techmap49655$abc$41290$auto$blifparse.cc:515:parse_blif$42169.A[1].in[4] (.names)                                                                     2.180    38.975
$techmap49655$abc$41290$auto$blifparse.cc:515:parse_blif$42169.A[1].out[0] (.names)                                                                    0.118    39.093
VexRiscv._zz_31_[23].in[1] (.names)                                                                                                                    2.180    41.273
VexRiscv._zz_31_[23].out[0] (.names)                                                                                                                   0.152    41.425
$abc$41290$auto$blifparse.cc:515:parse_blif$42473.T0.in[1] (.names)                                                                                    2.180    43.606
$abc$41290$auto$blifparse.cc:515:parse_blif$42473.T0.out[0] (.names)                                                                                   0.152    43.758
$abc$41290$auto$blifparse.cc:515:parse_blif$42473.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    45.938
$abc$41290$auto$blifparse.cc:515:parse_blif$42473.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    45.948
$auto$ff.cc:262:slice$16616.D[0] (FDRE_ZINI)                                                                                                           2.180    48.128
data arrival time                                                                                                                                               48.128

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16616.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -48.128
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -35.902


#Path 87
Startpoint: $auto$ff.cc:262:slice$16590.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11850.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$16590.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$16590.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
VexRiscv._zz_144_.in[0] (.names)                                                                                                                            2.180     4.663
VexRiscv._zz_144_.out[0] (.names)                                                                                                                           0.152     4.815
$auto$alumacc.cc:485:replace_alu$7359.B[1].in[1] (.names)                                                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$7359.B[1].out[0] (.names)                                                                                                  0.152     7.147
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180     9.327
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     9.855
$techmap54734$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    12.035
$techmap54734$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.035
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    14.215
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    14.329
$techmap54735$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.510
$techmap54735$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.510
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.690
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.804
$techmap54736$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.984
$techmap54736$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.984
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.164
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.278
$techmap54737$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.458
$techmap54737$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.458
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.638
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.752
$techmap54738$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.932
$techmap54738$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.932
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.112
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.226
$techmap54739$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.406
$techmap54739$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.406
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.586
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.700
$techmap54740$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.880
$techmap54740$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.880
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.060
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[7].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    41.394
$auto$xilinx_dffopt.cc:341:execute$54525.T0.in[0] (.names)                                                                                                  2.180    43.575
$auto$xilinx_dffopt.cc:341:execute$54525.T0.out[0] (.names)                                                                                                 0.152    43.727
$auto$xilinx_dffopt.cc:341:execute$54525.fpga_mux_0.I0[0] (MUXF6)                                                                                           2.180    45.907
$auto$xilinx_dffopt.cc:341:execute$54525.fpga_mux_0.O[0] (MUXF6)                                                                                            0.010    45.917
$auto$ff.cc:262:slice$11850.D[0] (FDRE_ZINI)                                                                                                                2.180    48.097
data arrival time                                                                                                                                                    48.097

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
$auto$ff.cc:262:slice$11850.C[0] (FDRE_ZINI)                                                                                                                2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                             0.046    12.226
data required time                                                                                                                                                   12.226
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   12.226
data arrival time                                                                                                                                                   -48.097
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -35.871


#Path 88
Startpoint: $auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13590.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$13225.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$7347.X[1].in[0] (.names)                                                                                                   2.180     4.663
$auto$alumacc.cc:485:replace_alu$7347.X[1].out[0] (.names)                                                                                                  0.152     4.815
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180     6.995
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     7.523
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.703
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.703
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    11.883
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.997
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.177
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.177
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    16.358
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    16.472
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.652
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.652
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    20.832
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    20.946
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.126
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.126
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    25.306
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    25.420
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.600
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.600
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    29.780
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    29.894
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    32.074
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    32.074
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    34.254
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    34.368
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    36.548
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    36.548
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    38.728
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                    0.334    39.062
$techmap49856$abc$41290$auto$blifparse.cc:515:parse_blif$42336.A[3].in[2] (.names)                                                                          2.180    41.242
$techmap49856$abc$41290$auto$blifparse.cc:515:parse_blif$42336.A[3].out[0] (.names)                                                                         0.150    41.392
$abc$41290$auto$blifparse.cc:515:parse_blif$42336.T0.in[1] (.names)                                                                                         2.180    43.573
$abc$41290$auto$blifparse.cc:515:parse_blif$42336.T0.out[0] (.names)                                                                                        0.152    43.725
$abc$41290$auto$blifparse.cc:515:parse_blif$42336.fpga_mux_0.I0[0] (MUXF6)                                                                                  2.180    45.905
$abc$41290$auto$blifparse.cc:515:parse_blif$42336.fpga_mux_0.O[0] (MUXF6)                                                                                   0.010    45.915
$auto$ff.cc:262:slice$13590.D[0] (FDRE_ZINI)                                                                                                                2.180    48.095
data arrival time                                                                                                                                                    48.095

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
$auto$ff.cc:262:slice$13590.C[0] (FDRE_ZINI)                                                                                                                2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                             0.046    12.226
data required time                                                                                                                                                   12.226
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   12.226
data arrival time                                                                                                                                                   -48.095
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -35.869


#Path 89
Startpoint: $auto$ff.cc:262:slice$16613.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13282.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16613.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16613.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.T0.in[1] (.names)                                                                                    2.180     9.185
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.T0.out[0] (.names)                                                                                   0.152     9.337
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    11.517
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    11.527
$techmap52323$abc$41290$auto$blifparse.cc:515:parse_blif$44230.A[0].in[1] (.names)                                                                     2.180    13.707
$techmap52323$abc$41290$auto$blifparse.cc:515:parse_blif$44230.A[0].out[0] (.names)                                                                    0.152    13.859
$techmap52325$abc$41290$auto$blifparse.cc:515:parse_blif$44229.A[0].in[2] (.names)                                                                     2.180    16.040
$techmap52325$abc$41290$auto$blifparse.cc:515:parse_blif$44229.A[0].out[0] (.names)                                                                    0.150    16.190
$auto$maccmap.cc:114:fulladd$19748.Y[7].in[2] (.names)                                                                                                 2.180    18.370
$auto$maccmap.cc:114:fulladd$19748.Y[7].out[0] (.names)                                                                                                0.150    18.520
$auto$maccmap.cc:240:synth$19749.X[7].in[1] (.names)                                                                                                   2.180    20.700
$auto$maccmap.cc:240:synth$19749.X[7].out[0] (.names)                                                                                                  0.152    20.852
$auto$maccmap.cc:240:synth$19749.genblk1.slice[1].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                    2.180    23.032
$auto$maccmap.cc:240:synth$19749.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.380    23.412
$techmap54867$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.592
$techmap54867$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.592
$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.772
$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.886
$techmap54868$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.066
$techmap54868$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.066
$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.246
$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.360
$techmap54869$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.540
$techmap54869$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.540
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.720
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.834
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.014
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.014
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.194
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.308
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.489
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.489
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.669
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    45.908
$auto$ff.cc:262:slice$13282.D[0] (FDRE_ZINI)                                                                                                           2.180    48.088
data arrival time                                                                                                                                               48.088

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13282.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -48.088
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -35.862


#Path 90
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13319.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    41.269
$techmap49959$abc$41290$auto$blifparse.cc:515:parse_blif$42186.A[1].in[4] (.names)                                                                     2.180    43.450
$techmap49959$abc$41290$auto$blifparse.cc:515:parse_blif$42186.A[1].out[0] (.names)                                                                    0.118    43.568
VexRiscv._zz_31_[27].in[1] (.names)                                                                                                                    2.180    45.748
VexRiscv._zz_31_[27].out[0] (.names)                                                                                                                   0.152    45.900
$auto$ff.cc:262:slice$13319.D[0] (FDRE_ZINI)                                                                                                           2.180    48.080
data arrival time                                                                                                                                               48.080

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13319.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -48.080
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -35.854


#Path 91
Startpoint: $auto$ff.cc:262:slice$16590.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11852.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$16590.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$16590.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
VexRiscv._zz_144_.in[0] (.names)                                                                                                                            2.180     4.663
VexRiscv._zz_144_.out[0] (.names)                                                                                                                           0.152     4.815
$auto$alumacc.cc:485:replace_alu$7359.B[1].in[1] (.names)                                                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$7359.B[1].out[0] (.names)                                                                                                  0.152     7.147
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180     9.327
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     9.855
$techmap54734$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    12.035
$techmap54734$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.035
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    14.215
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    14.329
$techmap54735$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.510
$techmap54735$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.510
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.690
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.804
$techmap54736$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.984
$techmap54736$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.984
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.164
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.278
$techmap54737$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.458
$techmap54737$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.458
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.638
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.752
$techmap54738$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.932
$techmap54738$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.932
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.112
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.226
$techmap54739$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.406
$techmap54739$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.406
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.586
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.700
$techmap54740$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.880
$techmap54740$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.880
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.060
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    41.373
$auto$xilinx_dffopt.cc:341:execute$54529.T0.in[0] (.names)                                                                                                  2.180    43.554
$auto$xilinx_dffopt.cc:341:execute$54529.T0.out[0] (.names)                                                                                                 0.152    43.706
$auto$xilinx_dffopt.cc:341:execute$54529.fpga_mux_0.I0[0] (MUXF6)                                                                                           2.180    45.886
$auto$xilinx_dffopt.cc:341:execute$54529.fpga_mux_0.O[0] (MUXF6)                                                                                            0.010    45.896
$auto$ff.cc:262:slice$11852.D[0] (FDRE_ZINI)                                                                                                                2.180    48.076
data arrival time                                                                                                                                                    48.076

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
$auto$ff.cc:262:slice$11852.C[0] (FDRE_ZINI)                                                                                                                2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                             0.046    12.226
data required time                                                                                                                                                   12.226
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   12.226
data arrival time                                                                                                                                                   -48.076
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -35.850


#Path 92
Startpoint: $auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13592.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$13225.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$7347.X[1].in[0] (.names)                                                                                                   2.180     4.663
$auto$alumacc.cc:485:replace_alu$7347.X[1].out[0] (.names)                                                                                                  0.152     4.815
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180     6.995
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     7.523
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.703
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.703
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    11.883
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.997
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.177
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.177
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    16.358
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    16.472
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.652
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.652
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    20.832
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    20.946
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.126
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.126
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    25.306
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    25.420
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.600
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.600
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    29.780
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    29.894
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    32.074
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    32.074
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    34.254
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    34.368
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    36.548
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    36.548
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    38.728
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                    0.313    39.041
$techmap49985$abc$41290$auto$blifparse.cc:515:parse_blif$42342.A[3].in[2] (.names)                                                                          2.180    41.221
$techmap49985$abc$41290$auto$blifparse.cc:515:parse_blif$42342.A[3].out[0] (.names)                                                                         0.150    41.371
$abc$41290$auto$blifparse.cc:515:parse_blif$42342.T0.in[1] (.names)                                                                                         2.180    43.552
$abc$41290$auto$blifparse.cc:515:parse_blif$42342.T0.out[0] (.names)                                                                                        0.152    43.704
$abc$41290$auto$blifparse.cc:515:parse_blif$42342.fpga_mux_0.I0[0] (MUXF6)                                                                                  2.180    45.884
$abc$41290$auto$blifparse.cc:515:parse_blif$42342.fpga_mux_0.O[0] (MUXF6)                                                                                   0.010    45.894
$auto$ff.cc:262:slice$13592.D[0] (FDRE_ZINI)                                                                                                                2.180    48.074
data arrival time                                                                                                                                                    48.074

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
$auto$ff.cc:262:slice$13592.C[0] (FDRE_ZINI)                                                                                                                2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                             0.046    12.226
data required time                                                                                                                                                   12.226
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   12.226
data arrival time                                                                                                                                                   -48.074
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -35.848


#Path 93
Startpoint: $auto$ff.cc:262:slice$16613.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13280.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$16613.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$16613.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$44228.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.T0.in[1] (.names)                                                                                    2.180     9.185
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.T0.out[0] (.names)                                                                                   0.152     9.337
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    11.517
$abc$41290$auto$blifparse.cc:515:parse_blif$44233.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    11.527
$techmap52323$abc$41290$auto$blifparse.cc:515:parse_blif$44230.A[0].in[1] (.names)                                                                     2.180    13.707
$techmap52323$abc$41290$auto$blifparse.cc:515:parse_blif$44230.A[0].out[0] (.names)                                                                    0.152    13.859
$techmap52325$abc$41290$auto$blifparse.cc:515:parse_blif$44229.A[0].in[2] (.names)                                                                     2.180    16.040
$techmap52325$abc$41290$auto$blifparse.cc:515:parse_blif$44229.A[0].out[0] (.names)                                                                    0.150    16.190
$auto$maccmap.cc:114:fulladd$19748.Y[7].in[2] (.names)                                                                                                 2.180    18.370
$auto$maccmap.cc:114:fulladd$19748.Y[7].out[0] (.names)                                                                                                0.150    18.520
$auto$maccmap.cc:240:synth$19749.X[7].in[1] (.names)                                                                                                   2.180    20.700
$auto$maccmap.cc:240:synth$19749.X[7].out[0] (.names)                                                                                                  0.152    20.852
$auto$maccmap.cc:240:synth$19749.genblk1.slice[1].genblk1.carry4.S3[0] (CARRY4_VPR)                                                                    2.180    23.032
$auto$maccmap.cc:240:synth$19749.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.380    23.412
$techmap54867$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.592
$techmap54867$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.592
$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.772
$auto$maccmap.cc:240:synth$19749.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.886
$techmap54868$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    30.066
$techmap54868$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    30.066
$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.246
$auto$maccmap.cc:240:synth$19749.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.360
$techmap54869$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.540
$techmap54869$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.540
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.720
$auto$maccmap.cc:240:synth$19749.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.834
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    39.014
$techmap54870$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    39.014
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.194
$auto$maccmap.cc:240:synth$19749.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    41.308
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    43.489
$techmap54871$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    43.489
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    45.669
$auto$maccmap.cc:240:synth$19749.genblk1.slice[6].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    45.891
$auto$ff.cc:262:slice$13280.D[0] (FDRE_ZINI)                                                                                                           2.180    48.071
data arrival time                                                                                                                                               48.071

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13280.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -48.071
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -35.845


#Path 94
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16581.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    36.721
$techmap49905$abc$41290$auto$blifparse.cc:515:parse_blif$42166.A[5].in[4] (.names)                                                                     2.180    38.901
$techmap49905$abc$41290$auto$blifparse.cc:515:parse_blif$42166.A[5].out[0] (.names)                                                                    0.118    39.019
$abc$41290$auto$blifparse.cc:515:parse_blif$42166.fpga_mux_0.S[0] (MUXF6)                                                                              2.180    41.199
$abc$41290$auto$blifparse.cc:515:parse_blif$42166.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    41.209
VexRiscv._zz_31_[22].in[0] (.names)                                                                                                                    2.180    43.390
VexRiscv._zz_31_[22].out[0] (.names)                                                                                                                   0.152    43.542
VexRiscv.decode_RS1[22].in[2] (.names)                                                                                                                 2.180    45.722
VexRiscv.decode_RS1[22].out[0] (.names)                                                                                                                0.150    45.872
$auto$ff.cc:262:slice$16581.D[0] (FDRE_ZINI)                                                                                                           2.180    48.052
data arrival time                                                                                                                                               48.052

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16581.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -48.052
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -35.826


#Path 95
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$16613.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    36.704
$techmap49897$abc$41290$auto$blifparse.cc:515:parse_blif$42157.A[1].in[4] (.names)                                                                     2.180    38.884
$techmap49897$abc$41290$auto$blifparse.cc:515:parse_blif$42157.A[1].out[0] (.names)                                                                    0.118    39.002
VexRiscv._zz_31_[20].in[1] (.names)                                                                                                                    2.180    41.182
VexRiscv._zz_31_[20].out[0] (.names)                                                                                                                   0.152    41.334
$abc$41290$auto$blifparse.cc:515:parse_blif$42464.T0.in[1] (.names)                                                                                    2.180    43.515
$abc$41290$auto$blifparse.cc:515:parse_blif$42464.T0.out[0] (.names)                                                                                   0.152    43.667
$abc$41290$auto$blifparse.cc:515:parse_blif$42464.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180    45.847
$abc$41290$auto$blifparse.cc:515:parse_blif$42464.fpga_mux_0.O[0] (MUXF6)                                                                              0.010    45.857
$auto$ff.cc:262:slice$16613.D[0] (FDRE_ZINI)                                                                                                           2.180    48.037
data arrival time                                                                                                                                               48.037

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$16613.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -48.037
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -35.811


#Path 96
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13318.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    41.195
$techmap49403$abc$41290$auto$blifparse.cc:515:parse_blif$42182.A[1].in[4] (.names)                                                                     2.180    43.376
$techmap49403$abc$41290$auto$blifparse.cc:515:parse_blif$42182.A[1].out[0] (.names)                                                                    0.118    43.494
VexRiscv._zz_31_[26].in[1] (.names)                                                                                                                    2.180    45.674
VexRiscv._zz_31_[26].out[0] (.names)                                                                                                                   0.152    45.826
$auto$ff.cc:262:slice$13318.D[0] (FDRE_ZINI)                                                                                                           2.180    48.006
data arrival time                                                                                                                                               48.006

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13318.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -48.006
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -35.780


#Path 97
Startpoint: $auto$ff.cc:262:slice$16590.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11851.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$16590.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$16590.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
VexRiscv._zz_144_.in[0] (.names)                                                                                                                            2.180     4.663
VexRiscv._zz_144_.out[0] (.names)                                                                                                                           0.152     4.815
$auto$alumacc.cc:485:replace_alu$7359.B[1].in[1] (.names)                                                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$7359.B[1].out[0] (.names)                                                                                                  0.152     7.147
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180     9.327
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     9.855
$techmap54734$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    12.035
$techmap54734$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.035
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    14.215
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    14.329
$techmap54735$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.510
$techmap54735$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.510
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.690
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.804
$techmap54736$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.984
$techmap54736$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.984
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.164
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.278
$techmap54737$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.458
$techmap54737$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.458
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.638
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.752
$techmap54738$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.932
$techmap54738$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.932
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.112
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.226
$techmap54739$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.406
$techmap54739$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.406
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.586
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.700
$techmap54740$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.880
$techmap54740$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.880
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.060
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[7].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    41.299
$auto$xilinx_dffopt.cc:341:execute$54527.T0.in[0] (.names)                                                                                                  2.180    43.480
$auto$xilinx_dffopt.cc:341:execute$54527.T0.out[0] (.names)                                                                                                 0.152    43.632
$auto$xilinx_dffopt.cc:341:execute$54527.fpga_mux_0.I0[0] (MUXF6)                                                                                           2.180    45.812
$auto$xilinx_dffopt.cc:341:execute$54527.fpga_mux_0.O[0] (MUXF6)                                                                                            0.010    45.822
$auto$ff.cc:262:slice$11851.D[0] (FDRE_ZINI)                                                                                                                2.180    48.002
data arrival time                                                                                                                                                    48.002

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
$auto$ff.cc:262:slice$11851.C[0] (FDRE_ZINI)                                                                                                                2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                             0.046    12.226
data required time                                                                                                                                                   12.226
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   12.226
data arrival time                                                                                                                                                   -48.002
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -35.776


#Path 98
Startpoint: $auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13591.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$13225.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$13225.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
$auto$alumacc.cc:485:replace_alu$7347.X[1].in[0] (.names)                                                                                                   2.180     4.663
$auto$alumacc.cc:485:replace_alu$7347.X[1].out[0] (.names)                                                                                                  0.152     4.815
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180     6.995
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     7.523
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180     9.703
$techmap54792$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     9.703
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    11.883
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    11.997
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    14.177
$techmap54793$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    14.177
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    16.358
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    16.472
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    18.652
$techmap54794$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    18.652
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    20.832
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    20.946
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    23.126
$techmap54795$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    23.126
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    25.306
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    25.420
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    27.600
$techmap54796$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    27.600
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    29.780
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    29.894
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    32.074
$techmap54797$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    32.074
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    34.254
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    34.368
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    36.548
$techmap54798$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    36.548
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    38.728
$auto$alumacc.cc:485:replace_alu$7347.genblk1.slice[7].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.239    38.967
$techmap49978$abc$41290$auto$blifparse.cc:515:parse_blif$42339.A[3].in[2] (.names)                                                                          2.180    41.147
$techmap49978$abc$41290$auto$blifparse.cc:515:parse_blif$42339.A[3].out[0] (.names)                                                                         0.150    41.297
$abc$41290$auto$blifparse.cc:515:parse_blif$42339.T0.in[1] (.names)                                                                                         2.180    43.478
$abc$41290$auto$blifparse.cc:515:parse_blif$42339.T0.out[0] (.names)                                                                                        0.152    43.630
$abc$41290$auto$blifparse.cc:515:parse_blif$42339.fpga_mux_0.I0[0] (MUXF6)                                                                                  2.180    45.810
$abc$41290$auto$blifparse.cc:515:parse_blif$42339.fpga_mux_0.O[0] (MUXF6)                                                                                   0.010    45.820
$auto$ff.cc:262:slice$13591.D[0] (FDRE_ZINI)                                                                                                                2.180    48.000
data arrival time                                                                                                                                                    48.000

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
$auto$ff.cc:262:slice$13591.C[0] (FDRE_ZINI)                                                                                                                2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                             0.046    12.226
data required time                                                                                                                                                   12.226
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   12.226
data arrival time                                                                                                                                                   -48.000
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -35.774


#Path 99
Startpoint: $auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13316.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000     0.000
$auto$ff.cc:262:slice$13223.C[0] (FDRE_ZINI)                                                                                                           2.180     2.180
$auto$ff.cc:262:slice$13223.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                         0.303     2.483
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.in[0] (.names)                                                                                    2.180     4.663
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.T0.out[0] (.names)                                                                                   0.152     4.815
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.I0[0] (MUXF6)                                                                             2.180     6.995
$abc$41290$auto$blifparse.cc:515:parse_blif$41827.fpga_mux_0.O[0] (MUXF6)                                                                              0.010     7.005
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].in[0] (.names)                                                                     2.180     9.185
$techmap50407$abc$41290$auto$blifparse.cc:515:parse_blif$41823.A[1].out[0] (.names)                                                                    0.152     9.337
$auto$maccmap.cc:240:synth$18113.X[2].in[1] (.names)                                                                                                   2.180    11.517
$auto$maccmap.cc:240:synth$18113.X[2].out[0] (.names)                                                                                                  0.152    11.669
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.S2[0] (CARRY4_VPR)                                                                    2.180    13.849
$auto$maccmap.cc:240:synth$18113.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.376    14.225
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.406
$techmap54904$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.406
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.586
$auto$maccmap.cc:240:synth$18113.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.700
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.880
$techmap54905$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.880
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.060
$auto$maccmap.cc:240:synth$18113.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.174
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.354
$techmap54906$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.354
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.534
$auto$maccmap.cc:240:synth$18113.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.648
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.828
$techmap54907$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.828
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.008
$auto$maccmap.cc:240:synth$18113.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.122
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.302
$techmap54908$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.302
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.482
$auto$maccmap.cc:240:synth$18113.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.596
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.776
$techmap54909$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.776
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    40.956
$auto$maccmap.cc:240:synth$18113.genblk1.slice[6].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    41.178
$techmap49931$abc$41290$auto$blifparse.cc:515:parse_blif$42173.A[1].in[4] (.names)                                                                     2.180    43.359
$techmap49931$abc$41290$auto$blifparse.cc:515:parse_blif$42173.A[1].out[0] (.names)                                                                    0.118    43.477
VexRiscv._zz_31_[24].in[1] (.names)                                                                                                                    2.180    45.657
VexRiscv._zz_31_[24].out[0] (.names)                                                                                                                   0.152    45.809
$auto$ff.cc:262:slice$13316.D[0] (FDRE_ZINI)                                                                                                           2.180    47.989
data arrival time                                                                                                                                               47.989

clock sys_clk (rise edge)                                                                                                                             10.000    10.000
clock source latency                                                                                                                                   0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                               0.000    10.000
$auto$ff.cc:262:slice$13316.C[0] (FDRE_ZINI)                                                                                                           2.180    12.180
clock uncertainty                                                                                                                                      0.000    12.180
cell setup time                                                                                                                                        0.046    12.226
data required time                                                                                                                                              12.226
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              12.226
data arrival time                                                                                                                                              -47.989
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                               -35.763


#Path 100
Startpoint: $auto$ff.cc:262:slice$16590.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11849.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$16590.C[0] (FDRE_ZINI)                                                                                                                2.180     2.180
$auto$ff.cc:262:slice$16590.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.303     2.483
VexRiscv._zz_144_.in[0] (.names)                                                                                                                            2.180     4.663
VexRiscv._zz_144_.out[0] (.names)                                                                                                                           0.152     4.815
$auto$alumacc.cc:485:replace_alu$7359.B[1].in[1] (.names)                                                                                                   2.180     6.995
$auto$alumacc.cc:485:replace_alu$7359.B[1].out[0] (.names)                                                                                                  0.152     7.147
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                    2.180     9.327
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.528     9.855
$techmap54734$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    12.035
$techmap54734$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    12.035
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    14.215
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    14.329
$techmap54735$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    16.510
$techmap54735$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    16.510
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    18.690
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    18.804
$techmap54736$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    20.984
$techmap54736$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    20.984
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    23.164
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    23.278
$techmap54737$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    25.458
$techmap54737$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    25.458
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    27.638
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    27.752
$techmap54738$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    29.932
$techmap54738$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    29.932
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    32.112
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    32.226
$techmap54739$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    34.406
$techmap54739$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    34.406
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    36.586
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.114    36.700
$techmap54740$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        2.180    38.880
$techmap54740$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000    38.880
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   2.180    41.060
$auto$alumacc.cc:485:replace_alu$7359.genblk1.slice[7].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.222    41.282
$auto$xilinx_dffopt.cc:341:execute$54523.T0.in[0] (.names)                                                                                                  2.180    43.463
$auto$xilinx_dffopt.cc:341:execute$54523.T0.out[0] (.names)                                                                                                 0.152    43.615
$auto$xilinx_dffopt.cc:341:execute$54523.fpga_mux_0.I0[0] (MUXF6)                                                                                           2.180    45.795
$auto$xilinx_dffopt.cc:341:execute$54523.fpga_mux_0.O[0] (MUXF6)                                                                                            0.010    45.805
$auto$ff.cc:262:slice$11849.D[0] (FDRE_ZINI)                                                                                                                2.180    47.985
data arrival time                                                                                                                                                    47.985

clock sys_clk (rise edge)                                                                                                                                  10.000    10.000
clock source latency                                                                                                                                        0.000    10.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000    10.000
$auto$ff.cc:262:slice$11849.C[0] (FDRE_ZINI)                                                                                                                2.180    12.180
clock uncertainty                                                                                                                                           0.000    12.180
cell setup time                                                                                                                                             0.046    12.226
data required time                                                                                                                                                   12.226
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   12.226
data arrival time                                                                                                                                                   -47.985
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -35.759


#End of timing report
