set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
    {{"Slow Model"} {interlock.vho interlock_vhd.sdo}}
}
