`timescale 1 ns / 1 ns module y5cqjGpX1R3rbtrJackT7C (p0E5U5ysrwNYFWhaD6aOTT, c2UJNE6Z3dXlstgbJ1NhIFE, DKtuEu8YDlDAVk5CGQsPXB, pMOVjoAcSgnQCGfuScFfnH, a5XNxafgAh41w5Kl0QvS49); input p0E5U5ysrwNYFWhaD6aOTT; input c2UJNE6Z3dXlstgbJ1NhIFE; input DKtuEu8YDlDAVk5CGQsPXB; input pMOVjoAcSgnQCGfuScFfnH; output a5XNxafgAh41w5Kl0QvS49; wire BAMd5taI0LTGNVWcPgtRYB; reg nyLEVoc4ANsHLFO1uo2LZH; wire u0Cl13mieAgs2DBSul9OLs; wire Xy1D5xILodqYiG2AlTDKCB; wire xaORGKAbvwqTDCOi4VTodE; wire VJLoyLqAakrt7ixYPRgZGC; reg fp8lRIk0YxGQgjtnBOi5gB; wire qIgTMXklMV75c6ppofdZeD; assign BAMd5taI0LTGNVWcPgtRYB = 1'b0; always @(posedge p0E5U5ysrwNYFWhaD6aOTT) begin : u86NkmlwNhLzueEuE2wr0tD if (c2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin nyLEVoc4ANsHLFO1uo2LZH <= 1'b0; end else begin if (DKtuEu8YDlDAVk5CGQsPXB) begin nyLEVoc4ANsHLFO1uo2LZH <= pMOVjoAcSgnQCGfuScFfnH; end end end assign u0Cl13mieAgs2DBSul9OLs = pMOVjoAcSgnQCGfuScFfnH ^ BAMd5taI0LTGNVWcPgtRYB; assign Xy1D5xILodqYiG2AlTDKCB = 1'b1; assign xaORGKAbvwqTDCOi4VTodE = nyLEVoc4ANsHLFO1uo2LZH ^ Xy1D5xILodqYiG2AlTDKCB; assign VJLoyLqAakrt7ixYPRgZGC = u0Cl13mieAgs2DBSul9OLs & xaORGKAbvwqTDCOi4VTodE; always @(posedge p0E5U5ysrwNYFWhaD6aOTT) begin : XUJTZrblehk7xblZ0N16mB if (c2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin fp8lRIk0YxGQgjtnBOi5gB <= 1'b0; end else begin if (DKtuEu8YDlDAVk5CGQsPXB) begin fp8lRIk0YxGQgjtnBOi5gB <= VJLoyLqAakrt7ixYPRgZGC; end end end assign a5XNxafgAh41w5Kl0QvS49 = fp8lRIk0YxGQgjtnBOi5gB; endmodule