ISim log file
Running: C:\Users\ydz\Desktop\homework\Computer Organization & Design\mips_single_cycle_cpu\mips_single_cycle_cpu\test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/ydz/Desktop/homework/Computer Organization & Design/mips_single_cycle_cpu/mips_single_cycle_cpu/test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/ydz/Desktop/cod/mips_one_cycle_cpu/top.v" Line 40.  For instance uut/u_dm/, width 6 of formal port a is not equal to width 32 of actual signal alu_out.
WARNING: File "C:/Users/ydz/Desktop/cod/mips_one_cycle_cpu/top.v" Line 47.  For instance uut/u_pc/, width 17 of formal port offset is not equal to width 18 of actual signal offset.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Finished circuit initialization process.
# run 1222.00us
