<dec f='llvm/build/lib/Target/RISCV/RISCVGenAsmWriter.inc' l='32321' type='bool RISCVInstPrinterValidateMCOperand(const llvm::MCOperand &amp; MCOp, const llvm::MCSubtargetInfo &amp; STI, unsigned int PredicateIndex)'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenAsmWriter.inc' l='34116' u='a' c='_ZN4llvm16RISCVInstPrinter15printAliasInstrEPKNS_6MCInstEmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<def f='llvm/build/lib/Target/RISCV/RISCVGenAsmWriter.inc' l='34171' ll='34203' type='bool RISCVInstPrinterValidateMCOperand(const llvm::MCOperand &amp; MCOp, const llvm::MCSubtargetInfo &amp; STI, unsigned int PredicateIndex)'/>
