// Seed: 2396565604
module module_0;
  tri1 id_1, id_2, id_3, id_4, id_5, id_6 = id_2 + 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge ~id_3)
    if (1'h0)
      for (id_5 = id_3; 1; id_4 = 1) begin
        assume (1);
      end
  id_9(
      .id_0(""), .id_1(id_3), .id_2(1), .id_3({1{1}} ==? 1)
  );
  assign id_9 = id_2;
  module_0();
endmodule
