
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 8.1 EDK_I.18.7
* DO NOT EDIT.
*
* Copyright (c) 2005 Xilinx, Inc.  All rights reserved. 
* 
* Description: Driver parameters
*
*******************************************************************/

#define STDIN_BASEADDRESS 0x40600000
#define STDOUT_BASEADDRESS 0x40600000

/******************************************************************/

#define XPAR_XPLBARB_NUM_INSTANCES 1
#define XPAR_PLB_BASEADDR 0x00000000
#define XPAR_PLB_HIGHADDR 0x00000000
#define XPAR_PLB_DEVICE_ID 0
#define XPAR_PLB_PLB_NUM_MASTERS 2

/******************************************************************/

#define XPAR_GENERIC_EXTERNAL_MEMORY_NUM_BANKS_MEM 1

/******************************************************************/

#define XPAR_GENERIC_EXTERNAL_MEMORY_MEM0_BASEADDR 0x00000000
#define XPAR_GENERIC_EXTERNAL_MEMORY_MEM0_HIGHADDR 0x01FFFFFF

/******************************************************************/

#define XPAR_XOPBARB_NUM_INSTANCES 1
#define XPAR_OPB_BASEADDR 0xFFFFFFFF
#define XPAR_OPB_HIGHADDR 0x00000000
#define XPAR_OPB_DEVICE_ID 0
#define XPAR_OPB_OPB_NUM_MASTERS 0

/******************************************************************/

#define XPAR_XGPIO_NUM_INSTANCES 2
#define XPAR_GENERIC_GPIO_BASEADDR 0x40000000
#define XPAR_GENERIC_GPIO_HIGHADDR 0x4000FFFF
#define XPAR_GENERIC_GPIO_DEVICE_ID 0
#define XPAR_GENERIC_GPIO_INTERRUPT_PRESENT 0
#define XPAR_GENERIC_GPIO_IS_DUAL 0
#define XPAR_LEDS_BASEADDR 0x40020000
#define XPAR_LEDS_HIGHADDR 0x4002FFFF
#define XPAR_LEDS_DEVICE_ID 1
#define XPAR_LEDS_INTERRUPT_PRESENT 0
#define XPAR_LEDS_IS_DUAL 0

/******************************************************************/

#define XPAR_XUARTLITE_NUM_INSTANCES 1
#define XPAR_RS232_BASEADDR 0x40600000
#define XPAR_RS232_HIGHADDR 0x4060FFFF
#define XPAR_RS232_DEVICE_ID 0
#define XPAR_RS232_BAUDRATE 9600
#define XPAR_RS232_USE_PARITY 0
#define XPAR_RS232_ODD_PARITY 1
#define XPAR_RS232_DATA_BITS 8

/******************************************************************/

#define XPAR_PLB_BRAM_IF_CNTLR_1_BASEADDR 0x03000000
#define XPAR_PLB_BRAM_IF_CNTLR_1_HIGHADDR 0x03007fff

/******************************************************************/

#define XPAR_DOCM_CNTLR_BASEADDR 0x21800000
#define XPAR_DOCM_CNTLR_HIGHADDR 0x21807FFF
#define XPAR_IOCM_CNTLR_BASEADDR 0xFFFF8000
#define XPAR_IOCM_CNTLR_HIGHADDR 0xFFFFFFFF

/******************************************************************/

#define XPAR_CPU_PPC405_CORE_CLOCK_FREQ_HZ 148500000

/******************************************************************/

