// Seed: 277592831
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_1;
  assign id_4 = 1;
endmodule
macromodule module_1 (
    output supply1 id_0,
    input wand id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wand id_5,
    input wire id_6,
    output uwire id_7,
    output tri1 id_8,
    input wire id_9,
    output tri1 id_10,
    output tri0 id_11,
    input supply0 id_12,
    input tri1 id_13,
    output tri0 id_14,
    input tri id_15,
    output tri0 id_16,
    output wand id_17,
    input uwire id_18,
    input tri0 id_19
);
  wire id_21;
  and primCall (
      id_14,
      id_21,
      id_2,
      id_1,
      id_5,
      id_6,
      id_23,
      id_15,
      id_24,
      id_3,
      id_13,
      id_19,
      id_9,
      id_12,
      id_22
  );
  wor id_22 = id_9, id_23, id_24 = 1;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21
  );
  wire id_25;
  wire id_26, id_27, id_28;
endmodule
