{
  "module_name": "lm49453.c",
  "hash_id": "50aabb6cfb9889efeface34a8dd619fdd0574206689bdac4f79c9b695fb65670",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/lm49453.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/moduleparam.h>\n#include <linux/kernel.h>\n#include <linux/init.h>\n#include <linux/delay.h>\n#include <linux/pm.h>\n#include <linux/i2c.h>\n#include <linux/regmap.h>\n#include <linux/slab.h>\n#include <sound/core.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/soc.h>\n#include <sound/soc-dapm.h>\n#include <sound/tlv.h>\n#include <sound/jack.h>\n#include <sound/initval.h>\n#include <asm/div64.h>\n#include \"lm49453.h\"\n\nstatic const struct reg_default lm49453_reg_defs[] = {\n\t{ 0, 0x00 },\n\t{ 1, 0x00 },\n\t{ 2, 0x00 },\n\t{ 3, 0x00 },\n\t{ 4, 0x00 },\n\t{ 5, 0x00 },\n\t{ 6, 0x00 },\n\t{ 7, 0x00 },\n\t{ 8, 0x00 },\n\t{ 9, 0x00 },\n\t{ 10, 0x00 },\n\t{ 11, 0x00 },\n\t{ 12, 0x00 },\n\t{ 13, 0x00 },\n\t{ 14, 0x00 },\n\t{ 15, 0x00 },\n\t{ 16, 0x00 },\n\t{ 17, 0x00 },\n\t{ 18, 0x00 },\n\t{ 19, 0x00 },\n\t{ 20, 0x00 },\n\t{ 21, 0x00 },\n\t{ 22, 0x00 },\n\t{ 23, 0x00 },\n\t{ 32, 0x00 },\n\t{ 33, 0x00 },\n\t{ 35, 0x00 },\n\t{ 36, 0x00 },\n\t{ 37, 0x00 },\n\t{ 46, 0x00 },\n\t{ 48, 0x00 },\n\t{ 49, 0x00 },\n\t{ 51, 0x00 },\n\t{ 56, 0x00 },\n\t{ 58, 0x00 },\n\t{ 59, 0x00 },\n\t{ 60, 0x00 },\n\t{ 61, 0x00 },\n\t{ 62, 0x00 },\n\t{ 63, 0x00 },\n\t{ 64, 0x00 },\n\t{ 65, 0x00 },\n\t{ 66, 0x00 },\n\t{ 67, 0x00 },\n\t{ 68, 0x00 },\n\t{ 69, 0x00 },\n\t{ 70, 0x00 },\n\t{ 71, 0x00 },\n\t{ 72, 0x00 },\n\t{ 73, 0x00 },\n\t{ 74, 0x00 },\n\t{ 75, 0x00 },\n\t{ 76, 0x00 },\n\t{ 77, 0x00 },\n\t{ 78, 0x00 },\n\t{ 79, 0x00 },\n\t{ 80, 0x00 },\n\t{ 81, 0x00 },\n\t{ 82, 0x00 },\n\t{ 83, 0x00 },\n\t{ 85, 0x00 },\n\t{ 85, 0x00 },\n\t{ 86, 0x00 },\n\t{ 87, 0x00 },\n\t{ 88, 0x00 },\n\t{ 89, 0x00 },\n\t{ 90, 0x00 },\n\t{ 91, 0x00 },\n\t{ 92, 0x00 },\n\t{ 93, 0x00 },\n\t{ 94, 0x00 },\n\t{ 95, 0x00 },\n\t{ 96, 0x01 },\n\t{ 97, 0x00 },\n\t{ 98, 0x00 },\n\t{ 99, 0x00 },\n\t{ 100, 0x00 },\n\t{ 101, 0x00 },\n\t{ 102, 0x00 },\n\t{ 103, 0x01 },\n\t{ 104, 0x01 },\n\t{ 105, 0x00 },\n\t{ 106, 0x01 },\n\t{ 107, 0x00 },\n\t{ 108, 0x00 },\n\t{ 109, 0x00 },\n\t{ 110, 0x00 },\n\t{ 111, 0x02 },\n\t{ 112, 0x02 },\n\t{ 113, 0x00 },\n\t{ 121, 0x80 },\n\t{ 122, 0xBB },\n\t{ 123, 0x80 },\n\t{ 124, 0xBB },\n\t{ 128, 0x00 },\n\t{ 130, 0x00 },\n\t{ 131, 0x00 },\n\t{ 132, 0x00 },\n\t{ 133, 0x0A },\n\t{ 134, 0x0A },\n\t{ 135, 0x0A },\n\t{ 136, 0x0F },\n\t{ 137, 0x00 },\n\t{ 138, 0x73 },\n\t{ 139, 0x33 },\n\t{ 140, 0x73 },\n\t{ 141, 0x33 },\n\t{ 142, 0x73 },\n\t{ 143, 0x33 },\n\t{ 144, 0x73 },\n\t{ 145, 0x33 },\n\t{ 146, 0x73 },\n\t{ 147, 0x33 },\n\t{ 148, 0x73 },\n\t{ 149, 0x33 },\n\t{ 150, 0x73 },\n\t{ 151, 0x33 },\n\t{ 152, 0x00 },\n\t{ 153, 0x00 },\n\t{ 154, 0x00 },\n\t{ 155, 0x00 },\n\t{ 176, 0x00 },\n\t{ 177, 0x00 },\n\t{ 178, 0x00 },\n\t{ 179, 0x00 },\n\t{ 180, 0x00 },\n\t{ 181, 0x00 },\n\t{ 182, 0x00 },\n\t{ 183, 0x00 },\n\t{ 184, 0x00 },\n\t{ 185, 0x00 },\n\t{ 186, 0x00 },\n\t{ 187, 0x00 },\n\t{ 188, 0x00 },\n\t{ 189, 0x00 },\n\t{ 208, 0x06 },\n\t{ 209, 0x00 },\n\t{ 210, 0x08 },\n\t{ 211, 0x54 },\n\t{ 212, 0x14 },\n\t{ 213, 0x0d },\n\t{ 214, 0x0d },\n\t{ 215, 0x14 },\n\t{ 216, 0x60 },\n\t{ 221, 0x00 },\n\t{ 222, 0x00 },\n\t{ 223, 0x00 },\n\t{ 224, 0x00 },\n\t{ 248, 0x00 },\n\t{ 249, 0x00 },\n\t{ 250, 0x00 },\n\t{ 255, 0x00 },\n};\n\n \nstruct lm49453_priv {\n\tstruct regmap *regmap;\n};\n\n \n\nstatic const char *lm49453_mic2mode_text[] = {\"Single Ended\", \"Differential\"};\n\nstatic SOC_ENUM_SINGLE_DECL(lm49453_mic2mode_enum, LM49453_P0_MICR_REG, 5,\n\t\t\t    lm49453_mic2mode_text);\n\nstatic const char *lm49453_dmic_cfg_text[] = {\"DMICDAT1\", \"DMICDAT2\"};\n\nstatic SOC_ENUM_SINGLE_DECL(lm49453_dmic12_cfg_enum,\n\t\t\t    LM49453_P0_DIGITAL_MIC1_CONFIG_REG, 7,\n\t\t\t    lm49453_dmic_cfg_text);\n\nstatic SOC_ENUM_SINGLE_DECL(lm49453_dmic34_cfg_enum,\n\t\t\t    LM49453_P0_DIGITAL_MIC2_CONFIG_REG, 7,\n\t\t\t    lm49453_dmic_cfg_text);\n\n \nstatic const char *lm49453_adcl_mux_text[] = { \"MIC1\", \"Aux_L\" };\n\nstatic const char *lm49453_adcr_mux_text[] = { \"MIC2\", \"Aux_R\" };\n\nstatic SOC_ENUM_SINGLE_DECL(lm49453_adcl_enum,\n\t\t\t    LM49453_P0_ANALOG_MIXER_ADC_REG, 0,\n\t\t\t    lm49453_adcl_mux_text);\n\nstatic SOC_ENUM_SINGLE_DECL(lm49453_adcr_enum,\n\t\t\t    LM49453_P0_ANALOG_MIXER_ADC_REG, 1,\n\t\t\t    lm49453_adcr_mux_text);\n\nstatic const struct snd_kcontrol_new lm49453_adcl_mux_control =\n\tSOC_DAPM_ENUM(\"ADC Left Mux\", lm49453_adcl_enum);\n\nstatic const struct snd_kcontrol_new lm49453_adcr_mux_control =\n\tSOC_DAPM_ENUM(\"ADC Right Mux\", lm49453_adcr_enum);\n\nstatic const struct snd_kcontrol_new lm49453_headset_left_mixer[] = {\nSOC_DAPM_SINGLE(\"Port1_1 Switch\", LM49453_P0_DACHPL1_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_2 Switch\", LM49453_P0_DACHPL1_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_3 Switch\", LM49453_P0_DACHPL1_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_4 Switch\", LM49453_P0_DACHPL1_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_5 Switch\", LM49453_P0_DACHPL1_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_6 Switch\", LM49453_P0_DACHPL1_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_7 Switch\", LM49453_P0_DACHPL1_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_8 Switch\", LM49453_P0_DACHPL1_REG, 7, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1L Switch\", LM49453_P0_DACHPL2_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1R Switch\", LM49453_P0_DACHPL2_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2L Switch\", LM49453_P0_DACHPL2_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2R Switch\", LM49453_P0_DACHPL2_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"ADCL Switch\", LM49453_P0_DACHPL2_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"ADCR Switch\", LM49453_P0_DACHPL2_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_1 Switch\", LM49453_P0_DACHPL2_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_2 Switch\", LM49453_P0_DACHPL2_REG, 7, 1, 0),\nSOC_DAPM_SINGLE(\"Sidetone Switch\", LM49453_P0_STN_SEL_REG, 0, 0, 0),\n};\n\nstatic const struct snd_kcontrol_new lm49453_headset_right_mixer[] = {\nSOC_DAPM_SINGLE(\"Port1_1 Switch\", LM49453_P0_DACHPR1_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_2 Switch\", LM49453_P0_DACHPR1_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_3 Switch\", LM49453_P0_DACHPR1_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_4 Switch\", LM49453_P0_DACHPR1_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_5 Switch\", LM49453_P0_DACHPR1_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_6 Switch\", LM49453_P0_DACHPR1_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_7 Switch\", LM49453_P0_DACHPR1_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_8 Switch\", LM49453_P0_DACHPR1_REG, 7, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1L Switch\", LM49453_P0_DACHPR2_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1R Switch\", LM49453_P0_DACHPR2_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2L Switch\", LM49453_P0_DACHPR2_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2R Switch\", LM49453_P0_DACHPR2_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"ADCL Switch\", LM49453_P0_DACHPR2_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"ADCR Switch\", LM49453_P0_DACHPR2_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_1 Switch\", LM49453_P0_DACHPR2_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_2 Switch\", LM49453_P0_DACHPR2_REG, 7, 1, 0),\nSOC_DAPM_SINGLE(\"Sidetone Switch\", LM49453_P0_STN_SEL_REG, 1, 0, 0),\n};\n\nstatic const struct snd_kcontrol_new lm49453_speaker_left_mixer[] = {\nSOC_DAPM_SINGLE(\"Port1_1 Switch\", LM49453_P0_DACLSL1_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_2 Switch\", LM49453_P0_DACLSL1_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_3 Switch\", LM49453_P0_DACLSL1_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_4 Switch\", LM49453_P0_DACLSL1_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_5 Switch\", LM49453_P0_DACLSL1_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_6 Switch\", LM49453_P0_DACLSL1_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_7 Switch\", LM49453_P0_DACLSL1_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_8 Switch\", LM49453_P0_DACLSL1_REG, 7, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1L Switch\", LM49453_P0_DACLSL2_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1R Switch\", LM49453_P0_DACLSL2_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2L Switch\", LM49453_P0_DACLSL2_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2R Switch\", LM49453_P0_DACLSL2_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"ADCL Switch\", LM49453_P0_DACLSL2_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"ADCR Switch\", LM49453_P0_DACLSL2_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_1 Switch\", LM49453_P0_DACLSL2_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_2 Switch\", LM49453_P0_DACLSL2_REG, 7, 1, 0),\nSOC_DAPM_SINGLE(\"Sidetone Switch\", LM49453_P0_STN_SEL_REG, 2, 0, 0),\n};\n\nstatic const struct snd_kcontrol_new lm49453_speaker_right_mixer[] = {\nSOC_DAPM_SINGLE(\"Port1_1 Switch\", LM49453_P0_DACLSR1_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_2 Switch\", LM49453_P0_DACLSR1_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_3 Switch\", LM49453_P0_DACLSR1_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_4 Switch\", LM49453_P0_DACLSR1_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_5 Switch\", LM49453_P0_DACLSR1_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_6 Switch\", LM49453_P0_DACLSR1_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_7 Switch\", LM49453_P0_DACLSR1_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_8 Switch\", LM49453_P0_DACLSR1_REG, 7, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1L Switch\", LM49453_P0_DACLSR2_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1R Switch\", LM49453_P0_DACLSR2_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2L Switch\", LM49453_P0_DACLSR2_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2R Switch\", LM49453_P0_DACLSR2_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"ADCL Switch\", LM49453_P0_DACLSR2_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"ADCR Switch\", LM49453_P0_DACLSR2_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_1 Switch\", LM49453_P0_DACLSR2_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_2 Switch\", LM49453_P0_DACLSR2_REG, 7, 1, 0),\nSOC_DAPM_SINGLE(\"Sidetone Switch\", LM49453_P0_STN_SEL_REG, 3, 0, 0),\n};\n\nstatic const struct snd_kcontrol_new lm49453_haptic_left_mixer[] = {\nSOC_DAPM_SINGLE(\"Port1_1 Switch\", LM49453_P0_DACHAL1_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_2 Switch\", LM49453_P0_DACHAL1_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_3 Switch\", LM49453_P0_DACHAL1_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_4 Switch\", LM49453_P0_DACHAL1_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_5 Switch\", LM49453_P0_DACHAL1_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_6 Switch\", LM49453_P0_DACHAL1_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_7 Switch\", LM49453_P0_DACHAL1_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_8 Switch\", LM49453_P0_DACHAL1_REG, 7, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1L Switch\", LM49453_P0_DACHAL2_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1R Switch\", LM49453_P0_DACHAL2_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2L Switch\", LM49453_P0_DACHAL2_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2R Switch\", LM49453_P0_DACHAL2_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"ADCL Switch\", LM49453_P0_DACHAL2_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"ADCR Switch\", LM49453_P0_DACHAL2_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_1 Switch\", LM49453_P0_DACHAL2_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_2 Switch\", LM49453_P0_DACHAL2_REG, 7, 1, 0),\nSOC_DAPM_SINGLE(\"Sidetone Switch\", LM49453_P0_STN_SEL_REG, 4, 0, 0),\n};\n\nstatic const struct snd_kcontrol_new lm49453_haptic_right_mixer[] = {\nSOC_DAPM_SINGLE(\"Port1_1 Switch\", LM49453_P0_DACHAR1_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_2 Switch\", LM49453_P0_DACHAR1_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_3 Switch\", LM49453_P0_DACHAR1_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_4 Switch\", LM49453_P0_DACHAR1_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_5 Switch\", LM49453_P0_DACHAR1_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_6 Switch\", LM49453_P0_DACHAR1_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_7 Switch\", LM49453_P0_DACHAR1_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_8 Switch\", LM49453_P0_DACHAR1_REG, 7, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1L Switch\", LM49453_P0_DACHAR2_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1R Switch\", LM49453_P0_DACHAR2_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2L Switch\", LM49453_P0_DACHAR2_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2R Switch\", LM49453_P0_DACHAR2_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"ADCL Switch\", LM49453_P0_DACHAR2_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"ADCR Switch\", LM49453_P0_DACHAR2_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_1 Switch\", LM49453_P0_DACHAR2_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_2 Switch\", LM49453_P0_DACHAR2_REG, 7, 1, 0),\nSOC_DAPM_SINGLE(\"Sidetone Switch\", LM49453_P0_STN_SEL_REG, 5, 0, 0),\n};\n\nstatic const struct snd_kcontrol_new lm49453_lineout_left_mixer[] = {\nSOC_DAPM_SINGLE(\"Port1_1 Switch\", LM49453_P0_DACLOL1_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_2 Switch\", LM49453_P0_DACLOL1_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_3 Switch\", LM49453_P0_DACLOL1_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_4 Switch\", LM49453_P0_DACLOL1_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_5 Switch\", LM49453_P0_DACLOL1_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_6 Switch\", LM49453_P0_DACLOL1_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_7 Switch\", LM49453_P0_DACLOL1_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_8 Switch\", LM49453_P0_DACLOL1_REG, 7, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1L Switch\", LM49453_P0_DACLOL2_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1R Switch\", LM49453_P0_DACLOL2_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2L Switch\", LM49453_P0_DACLOL2_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2R Switch\", LM49453_P0_DACLOL2_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"ADCL Switch\", LM49453_P0_DACLOL2_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"ADCR Switch\", LM49453_P0_DACLOL2_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_1 Switch\", LM49453_P0_DACLOL2_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_2 Switch\", LM49453_P0_DACLOL2_REG, 7, 1, 0),\nSOC_DAPM_SINGLE(\"Sidetone Switch\", LM49453_P0_STN_SEL_REG, 6, 0, 0),\n};\n\nstatic const struct snd_kcontrol_new lm49453_lineout_right_mixer[] = {\nSOC_DAPM_SINGLE(\"Port1_1 Switch\", LM49453_P0_DACLOR1_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_2 Switch\", LM49453_P0_DACLOR1_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_3 Switch\", LM49453_P0_DACLOR1_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_4 Switch\", LM49453_P0_DACLOR1_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_5 Switch\", LM49453_P0_DACLOR1_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_6 Switch\", LM49453_P0_DACLOR1_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_7 Switch\", LM49453_P0_DACLOR1_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_8 Switch\", LM49453_P0_DACLOR1_REG, 7, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1L Switch\", LM49453_P0_DACLOR2_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1R Switch\", LM49453_P0_DACLOR2_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2L Switch\", LM49453_P0_DACLOR2_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2R Switch\", LM49453_P0_DACLOR2_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"ADCL Switch\", LM49453_P0_DACLOR2_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"ADCR Switch\", LM49453_P0_DACLOR2_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_1 Switch\", LM49453_P0_DACLOR2_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_2 Switch\", LM49453_P0_DACLOR2_REG, 7, 1, 0),\nSOC_DAPM_SINGLE(\"Sidetone Switch\", LM49453_P0_STN_SEL_REG, 7, 0, 0),\n};\n\nstatic const struct snd_kcontrol_new lm49453_port1_tx1_mixer[] = {\nSOC_DAPM_SINGLE(\"DMIC1L Switch\", LM49453_P0_PORT1_TX1_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1R Switch\", LM49453_P0_PORT1_TX1_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2L Switch\", LM49453_P0_PORT1_TX1_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2R Switch\", LM49453_P0_PORT1_TX1_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"ADCL Switch\", LM49453_P0_PORT1_TX1_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"ADCR Switch\", LM49453_P0_PORT1_TX1_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_1 Switch\", LM49453_P0_PORT1_TX1_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_1 Switch\", LM49453_P0_PORT1_TX1_REG, 7, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new lm49453_port1_tx2_mixer[] = {\nSOC_DAPM_SINGLE(\"DMIC1L Switch\", LM49453_P0_PORT1_TX2_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1R Switch\", LM49453_P0_PORT1_TX2_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2L Switch\", LM49453_P0_PORT1_TX2_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2R Switch\", LM49453_P0_PORT1_TX2_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"ADCL Switch\", LM49453_P0_PORT1_TX2_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"ADCR Switch\", LM49453_P0_PORT1_TX2_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_2 Switch\", LM49453_P0_PORT1_TX2_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_2 Switch\", LM49453_P0_PORT1_TX2_REG, 7, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new lm49453_port1_tx3_mixer[] = {\nSOC_DAPM_SINGLE(\"DMIC1L Switch\", LM49453_P0_PORT1_TX3_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1R Switch\", LM49453_P0_PORT1_TX3_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2L Switch\", LM49453_P0_PORT1_TX3_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2R Switch\", LM49453_P0_PORT1_TX3_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"ADCL Switch\", LM49453_P0_PORT1_TX3_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"ADCR Switch\", LM49453_P0_PORT1_TX3_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_3 Switch\", LM49453_P0_PORT1_TX3_REG, 6, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new lm49453_port1_tx4_mixer[] = {\nSOC_DAPM_SINGLE(\"DMIC1L Switch\", LM49453_P0_PORT1_TX4_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1R Switch\", LM49453_P0_PORT1_TX4_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2L Switch\", LM49453_P0_PORT1_TX4_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2R Switch\", LM49453_P0_PORT1_TX4_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"ADCL Switch\", LM49453_P0_PORT1_TX4_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"ADCR Switch\", LM49453_P0_PORT1_TX4_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_4 Switch\", LM49453_P0_PORT1_TX4_REG, 6, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new lm49453_port1_tx5_mixer[] = {\nSOC_DAPM_SINGLE(\"DMIC1L Switch\", LM49453_P0_PORT1_TX5_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1R Switch\", LM49453_P0_PORT1_TX5_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2L Switch\", LM49453_P0_PORT1_TX5_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2R Switch\", LM49453_P0_PORT1_TX5_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"ADCL Switch\", LM49453_P0_PORT1_TX5_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"ADCR Switch\", LM49453_P0_PORT1_TX5_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_5 Switch\", LM49453_P0_PORT1_TX5_REG, 6, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new lm49453_port1_tx6_mixer[] = {\nSOC_DAPM_SINGLE(\"DMIC1L Switch\", LM49453_P0_PORT1_TX6_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1R Switch\", LM49453_P0_PORT1_TX6_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2L Switch\", LM49453_P0_PORT1_TX6_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2R Switch\", LM49453_P0_PORT1_TX6_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"ADCL Switch\", LM49453_P0_PORT1_TX6_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"ADCR Switch\", LM49453_P0_PORT1_TX6_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_6 Switch\", LM49453_P0_PORT1_TX6_REG, 6, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new lm49453_port1_tx7_mixer[] = {\nSOC_DAPM_SINGLE(\"DMIC1L Switch\", LM49453_P0_PORT1_TX7_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1R Switch\", LM49453_P0_PORT1_TX7_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2L Switch\", LM49453_P0_PORT1_TX7_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2R Switch\", LM49453_P0_PORT1_TX7_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"ADCL Switch\", LM49453_P0_PORT1_TX7_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"ADCR Switch\", LM49453_P0_PORT1_TX7_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_7 Switch\", LM49453_P0_PORT1_TX7_REG, 6, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new lm49453_port1_tx8_mixer[] = {\nSOC_DAPM_SINGLE(\"DMIC1L Switch\", LM49453_P0_PORT1_TX8_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1R Switch\", LM49453_P0_PORT1_TX8_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2L Switch\", LM49453_P0_PORT1_TX8_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2R Switch\", LM49453_P0_PORT1_TX8_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"ADCL Switch\", LM49453_P0_PORT1_TX8_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"ADCR Switch\", LM49453_P0_PORT1_TX8_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_8 Switch\", LM49453_P0_PORT1_TX8_REG, 6, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new lm49453_port2_tx1_mixer[] = {\nSOC_DAPM_SINGLE(\"DMIC1L Switch\", LM49453_P0_PORT2_TX1_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1R Switch\", LM49453_P0_PORT2_TX1_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2L Switch\", LM49453_P0_PORT2_TX1_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2R Switch\", LM49453_P0_PORT2_TX1_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"ADCL Switch\", LM49453_P0_PORT2_TX1_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"ADCR Switch\", LM49453_P0_PORT2_TX1_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_1 Switch\", LM49453_P0_PORT2_TX1_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_1 Switch\", LM49453_P0_PORT2_TX1_REG, 7, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new lm49453_port2_tx2_mixer[] = {\nSOC_DAPM_SINGLE(\"DMIC1L Switch\", LM49453_P0_PORT2_TX2_REG, 0, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC1R Switch\", LM49453_P0_PORT2_TX2_REG, 1, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2L Switch\", LM49453_P0_PORT2_TX2_REG, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DMIC2R Switch\", LM49453_P0_PORT2_TX2_REG, 3, 1, 0),\nSOC_DAPM_SINGLE(\"ADCL Switch\", LM49453_P0_PORT2_TX2_REG, 4, 1, 0),\nSOC_DAPM_SINGLE(\"ADCR Switch\", LM49453_P0_PORT2_TX2_REG, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Port1_2 Switch\", LM49453_P0_PORT2_TX2_REG, 6, 1, 0),\nSOC_DAPM_SINGLE(\"Port2_2 Switch\", LM49453_P0_PORT2_TX2_REG, 7, 1, 0),\n};\n\n \nstatic const DECLARE_TLV_DB_SCALE(adc_dac_tlv, -7650, 150, 1);\nstatic const DECLARE_TLV_DB_SCALE(mic_tlv, 0, 200, 1);\nstatic const DECLARE_TLV_DB_SCALE(port_tlv, -1800, 600, 0);\nstatic const DECLARE_TLV_DB_SCALE(stn_tlv, -7200, 150, 0);\n\nstatic const struct snd_kcontrol_new lm49453_sidetone_mixer_controls[] = {\n \nSOC_DAPM_SINGLE_TLV(\"Sidetone ADCL Volume\", LM49453_P0_STN_VOL_ADCL_REG,\n\t\t     0, 0x3F, 0, stn_tlv),\nSOC_DAPM_SINGLE_TLV(\"Sidetone ADCR Volume\", LM49453_P0_STN_VOL_ADCR_REG,\n\t\t     0, 0x3F, 0, stn_tlv),\nSOC_DAPM_SINGLE_TLV(\"Sidetone DMIC1L Volume\", LM49453_P0_STN_VOL_DMIC1L_REG,\n\t\t     0, 0x3F, 0, stn_tlv),\nSOC_DAPM_SINGLE_TLV(\"Sidetone DMIC1R Volume\", LM49453_P0_STN_VOL_DMIC1R_REG,\n\t\t     0, 0x3F, 0, stn_tlv),\nSOC_DAPM_SINGLE_TLV(\"Sidetone DMIC2L Volume\", LM49453_P0_STN_VOL_DMIC2L_REG,\n\t\t     0, 0x3F, 0, stn_tlv),\nSOC_DAPM_SINGLE_TLV(\"Sidetone DMIC2R Volume\", LM49453_P0_STN_VOL_DMIC2R_REG,\n\t\t     0, 0x3F, 0, stn_tlv),\n};\n\nstatic const struct snd_kcontrol_new lm49453_snd_controls[] = {\n\t \n\tSOC_SINGLE_TLV(\"Mic1 Volume\", LM49453_P0_MICL_REG, 0, 15, 0, mic_tlv),\n\tSOC_SINGLE_TLV(\"Mic2 Volume\", LM49453_P0_MICR_REG, 0, 15, 0, mic_tlv),\n\n\tSOC_SINGLE_TLV(\"ADCL Volume\", LM49453_P0_ADC_LEVELL_REG, 0, 63,\n\t\t\t0, adc_dac_tlv),\n\tSOC_SINGLE_TLV(\"ADCR Volume\", LM49453_P0_ADC_LEVELR_REG, 0, 63,\n\t\t\t0, adc_dac_tlv),\n\n\tSOC_DOUBLE_R_TLV(\"DMIC1 Volume\", LM49453_P0_DMIC1_LEVELL_REG,\n\t\t\t  LM49453_P0_DMIC1_LEVELR_REG, 0, 63, 0, adc_dac_tlv),\n\tSOC_DOUBLE_R_TLV(\"DMIC2 Volume\", LM49453_P0_DMIC2_LEVELL_REG,\n\t\t\t  LM49453_P0_DMIC2_LEVELR_REG, 0, 63, 0, adc_dac_tlv),\n\n\tSOC_DAPM_ENUM(\"Mic2Mode\", lm49453_mic2mode_enum),\n\tSOC_DAPM_ENUM(\"DMIC12 SRC\", lm49453_dmic12_cfg_enum),\n\tSOC_DAPM_ENUM(\"DMIC34 SRC\", lm49453_dmic34_cfg_enum),\n\n\t \n\tSOC_SINGLE(\"DMIC1 HPFilter Switch\", LM49453_P0_ADC_FX_ENABLES_REG,\n\t\t\t\t\t    0, 1, 0),\n\tSOC_SINGLE(\"DMIC2 HPFilter Switch\", LM49453_P0_ADC_FX_ENABLES_REG,\n\t\t\t\t\t    1, 1, 0),\n\tSOC_SINGLE(\"ADC HPFilter Switch\", LM49453_P0_ADC_FX_ENABLES_REG,\n\t\t\t\t\t  2, 1, 0),\n\n\tSOC_DOUBLE_R_TLV(\"DAC HP Volume\", LM49453_P0_DAC_HP_LEVELL_REG,\n\t\t\t  LM49453_P0_DAC_HP_LEVELR_REG, 0, 63, 0, adc_dac_tlv),\n\tSOC_DOUBLE_R_TLV(\"DAC LO Volume\", LM49453_P0_DAC_LO_LEVELL_REG,\n\t\t\t  LM49453_P0_DAC_LO_LEVELR_REG, 0, 63, 0, adc_dac_tlv),\n\tSOC_DOUBLE_R_TLV(\"DAC LS Volume\", LM49453_P0_DAC_LS_LEVELL_REG,\n\t\t\t  LM49453_P0_DAC_LS_LEVELR_REG, 0, 63, 0, adc_dac_tlv),\n\tSOC_DOUBLE_R_TLV(\"DAC HA Volume\", LM49453_P0_DAC_HA_LEVELL_REG,\n\t\t\t  LM49453_P0_DAC_HA_LEVELR_REG, 0, 63, 0, adc_dac_tlv),\n\n\tSOC_SINGLE_TLV(\"EP Volume\", LM49453_P0_DAC_LS_LEVELL_REG,\n\t\t\t0, 63, 0, adc_dac_tlv),\n\n\tSOC_SINGLE_TLV(\"PORT1_1_RX_LVL Volume\", LM49453_P0_PORT1_RX_LVL1_REG,\n\t\t\t0, 3, 0, port_tlv),\n\tSOC_SINGLE_TLV(\"PORT1_2_RX_LVL Volume\", LM49453_P0_PORT1_RX_LVL1_REG,\n\t\t\t2, 3, 0, port_tlv),\n\tSOC_SINGLE_TLV(\"PORT1_3_RX_LVL Volume\", LM49453_P0_PORT1_RX_LVL1_REG,\n\t\t\t4, 3, 0, port_tlv),\n\tSOC_SINGLE_TLV(\"PORT1_4_RX_LVL Volume\", LM49453_P0_PORT1_RX_LVL1_REG,\n\t\t\t6, 3, 0, port_tlv),\n\tSOC_SINGLE_TLV(\"PORT1_5_RX_LVL Volume\", LM49453_P0_PORT1_RX_LVL2_REG,\n\t\t\t0, 3, 0, port_tlv),\n\tSOC_SINGLE_TLV(\"PORT1_6_RX_LVL Volume\", LM49453_P0_PORT1_RX_LVL2_REG,\n\t\t\t2, 3, 0, port_tlv),\n\tSOC_SINGLE_TLV(\"PORT1_7_RX_LVL Volume\", LM49453_P0_PORT1_RX_LVL2_REG,\n\t\t\t4, 3, 0, port_tlv),\n\tSOC_SINGLE_TLV(\"PORT1_8_RX_LVL Volume\", LM49453_P0_PORT1_RX_LVL2_REG,\n\t\t\t6, 3, 0, port_tlv),\n\n\tSOC_SINGLE_TLV(\"PORT2_1_RX_LVL Volume\", LM49453_P0_PORT2_RX_LVL_REG,\n\t\t\t0, 3, 0, port_tlv),\n\tSOC_SINGLE_TLV(\"PORT2_2_RX_LVL Volume\", LM49453_P0_PORT2_RX_LVL_REG,\n\t\t\t2, 3, 0, port_tlv),\n\n\tSOC_SINGLE(\"Port1 Playback Switch\", LM49453_P0_AUDIO_PORT1_BASIC_REG,\n\t\t    1, 1, 0),\n\tSOC_SINGLE(\"Port2 Playback Switch\", LM49453_P0_AUDIO_PORT2_BASIC_REG,\n\t\t    1, 1, 0),\n\tSOC_SINGLE(\"Port1 Capture Switch\", LM49453_P0_AUDIO_PORT1_BASIC_REG,\n\t\t    2, 1, 0),\n\tSOC_SINGLE(\"Port2 Capture Switch\", LM49453_P0_AUDIO_PORT2_BASIC_REG,\n\t\t    2, 1, 0)\n\n};\n\n \nstatic const struct snd_soc_dapm_widget lm49453_dapm_widgets[] = {\n\n\t \n\tSND_SOC_DAPM_OUTPUT(\"HPOUTL\"),\n\tSND_SOC_DAPM_OUTPUT(\"HPOUTR\"),\n\tSND_SOC_DAPM_OUTPUT(\"EPOUT\"),\n\tSND_SOC_DAPM_OUTPUT(\"LSOUTL\"),\n\tSND_SOC_DAPM_OUTPUT(\"LSOUTR\"),\n\tSND_SOC_DAPM_OUTPUT(\"LOOUTR\"),\n\tSND_SOC_DAPM_OUTPUT(\"LOOUTL\"),\n\tSND_SOC_DAPM_OUTPUT(\"HAOUTL\"),\n\tSND_SOC_DAPM_OUTPUT(\"HAOUTR\"),\n\n\tSND_SOC_DAPM_INPUT(\"AMIC1\"),\n\tSND_SOC_DAPM_INPUT(\"AMIC2\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC1DAT\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC2DAT\"),\n\tSND_SOC_DAPM_INPUT(\"AUXL\"),\n\tSND_SOC_DAPM_INPUT(\"AUXR\"),\n\n\tSND_SOC_DAPM_PGA(\"PORT1_1_RX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"PORT1_2_RX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"PORT1_3_RX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"PORT1_4_RX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"PORT1_5_RX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"PORT1_6_RX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"PORT1_7_RX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"PORT1_8_RX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"PORT2_1_RX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"PORT2_2_RX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"AMIC1Bias\", LM49453_P0_MICL_REG, 6, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"AMIC2Bias\", LM49453_P0_MICR_REG, 6, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_OUT_DRV(\"Headset Switch\",\n\t\t\tLM49453_P0_PMC_SETUP_REG, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_OUT_DRV(\"Earpiece Switch\",\n\t\t\tLM49453_P0_EP_REG, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_OUT_DRV(\"Speaker Left Switch\",\n\t\t\tLM49453_P0_DIS_PKVL_FB_REG, 0, 1, NULL, 0),\n\tSND_SOC_DAPM_OUT_DRV(\"Speaker Right Switch\",\n\t\t\tLM49453_P0_DIS_PKVL_FB_REG, 1, 1, NULL, 0),\n\tSND_SOC_DAPM_OUT_DRV(\"Haptic Left Switch\",\n\t\t\tLM49453_P0_DIS_PKVL_FB_REG, 2, 1, NULL, 0),\n\tSND_SOC_DAPM_OUT_DRV(\"Haptic Right Switch\",\n\t\t\tLM49453_P0_DIS_PKVL_FB_REG, 3, 1, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_DAC(\"HPL DAC\", \"Headset\", SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_DAC(\"HPR DAC\", \"Headset\", SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_DAC(\"LSL DAC\", \"Speaker\", SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_DAC(\"LSR DAC\", \"Speaker\", SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_DAC(\"HAL DAC\", \"Haptic\", SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_DAC(\"HAR DAC\", \"Haptic\", SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_DAC(\"LOL DAC\", \"Lineout\", SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_DAC(\"LOR DAC\", \"Lineout\", SND_SOC_NOPM, 0, 0),\n\n\n\tSND_SOC_DAPM_PGA(\"AUXL Input\",\n\t\t\tLM49453_P0_ANALOG_MIXER_ADC_REG, 2, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"AUXR Input\",\n\t\t\tLM49453_P0_ANALOG_MIXER_ADC_REG, 3, 0, NULL, 0),\n\n\tSND_SOC_DAPM_PGA(\"Sidetone\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_ADC(\"DMIC1 Left\", \"Capture\", SND_SOC_NOPM, 1, 0),\n\tSND_SOC_DAPM_ADC(\"DMIC1 Right\", \"Capture\", SND_SOC_NOPM, 1, 0),\n\tSND_SOC_DAPM_ADC(\"DMIC2 Left\", \"Capture\", SND_SOC_NOPM, 1, 0),\n\tSND_SOC_DAPM_ADC(\"DMIC2 Right\", \"Capture\", SND_SOC_NOPM, 1, 0),\n\n\tSND_SOC_DAPM_ADC(\"ADC Left\", \"Capture\", SND_SOC_NOPM, 1, 0),\n\tSND_SOC_DAPM_ADC(\"ADC Right\", \"Capture\", SND_SOC_NOPM, 0, 0),\n\n\tSND_SOC_DAPM_MUX(\"ADCL Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t  &lm49453_adcl_mux_control),\n\tSND_SOC_DAPM_MUX(\"ADCR Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t  &lm49453_adcr_mux_control),\n\n\tSND_SOC_DAPM_MUX(\"Mic1 Input\",\n\t\t\tSND_SOC_NOPM, 0, 0, &lm49453_adcl_mux_control),\n\n\tSND_SOC_DAPM_MUX(\"Mic2 Input\",\n\t\t\tSND_SOC_NOPM, 0, 0, &lm49453_adcr_mux_control),\n\n\t \n\tSND_SOC_DAPM_AIF_IN(\"PORT1_SDI\", NULL, 0,\n\t\t\t    LM49453_P0_PULL_CONFIG1_REG, 2, 0),\n\tSND_SOC_DAPM_AIF_IN(\"PORT2_SDI\", NULL, 0,\n\t\t\t    LM49453_P0_PULL_CONFIG1_REG, 6, 0),\n\n\tSND_SOC_DAPM_AIF_OUT(\"PORT1_SDO\", NULL, 0,\n\t\t\t     LM49453_P0_PULL_CONFIG1_REG, 3, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"PORT2_SDO\", NULL, 0,\n\t\t\t      LM49453_P0_PULL_CONFIG1_REG, 7, 0),\n\n\t \n\tSND_SOC_DAPM_OUT_DRV(\"P1_1_TX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_OUT_DRV(\"P1_2_TX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_OUT_DRV(\"P1_3_TX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_OUT_DRV(\"P1_4_TX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_OUT_DRV(\"P1_5_TX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_OUT_DRV(\"P1_6_TX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_OUT_DRV(\"P1_7_TX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_OUT_DRV(\"P1_8_TX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_OUT_DRV(\"P2_1_TX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_OUT_DRV(\"P2_2_TX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"Sidetone Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_sidetone_mixer_controls,\n\t\t\t    ARRAY_SIZE(lm49453_sidetone_mixer_controls)),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"HPL Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_headset_left_mixer,\n\t\t\t    ARRAY_SIZE(lm49453_headset_left_mixer)),\n\tSND_SOC_DAPM_MIXER(\"HPR Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_headset_right_mixer,\n\t\t\t    ARRAY_SIZE(lm49453_headset_right_mixer)),\n\tSND_SOC_DAPM_MIXER(\"LOL Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_lineout_left_mixer,\n\t\t\t    ARRAY_SIZE(lm49453_lineout_left_mixer)),\n\tSND_SOC_DAPM_MIXER(\"LOR Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_lineout_right_mixer,\n\t\t\t    ARRAY_SIZE(lm49453_lineout_right_mixer)),\n\tSND_SOC_DAPM_MIXER(\"LSL Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_speaker_left_mixer,\n\t\t\t    ARRAY_SIZE(lm49453_speaker_left_mixer)),\n\tSND_SOC_DAPM_MIXER(\"LSR Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_speaker_right_mixer,\n\t\t\t    ARRAY_SIZE(lm49453_speaker_right_mixer)),\n\tSND_SOC_DAPM_MIXER(\"HAL Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_haptic_left_mixer,\n\t\t\t    ARRAY_SIZE(lm49453_haptic_left_mixer)),\n\tSND_SOC_DAPM_MIXER(\"HAR Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_haptic_right_mixer,\n\t\t\t    ARRAY_SIZE(lm49453_haptic_right_mixer)),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"Port1_1 Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_port1_tx1_mixer,\n\t\t\t    ARRAY_SIZE(lm49453_port1_tx1_mixer)),\n\tSND_SOC_DAPM_MIXER(\"Port1_2 Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_port1_tx2_mixer,\n\t\t\t    ARRAY_SIZE(lm49453_port1_tx2_mixer)),\n\tSND_SOC_DAPM_MIXER(\"Port1_3 Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_port1_tx3_mixer,\n\t\t\t    ARRAY_SIZE(lm49453_port1_tx3_mixer)),\n\tSND_SOC_DAPM_MIXER(\"Port1_4 Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_port1_tx4_mixer,\n\t\t\t    ARRAY_SIZE(lm49453_port1_tx4_mixer)),\n\tSND_SOC_DAPM_MIXER(\"Port1_5 Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_port1_tx5_mixer,\n\t\t\t    ARRAY_SIZE(lm49453_port1_tx5_mixer)),\n\tSND_SOC_DAPM_MIXER(\"Port1_6 Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_port1_tx6_mixer,\n\t\t\t    ARRAY_SIZE(lm49453_port1_tx6_mixer)),\n\tSND_SOC_DAPM_MIXER(\"Port1_7 Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_port1_tx7_mixer,\n\t\t\t    ARRAY_SIZE(lm49453_port1_tx7_mixer)),\n\tSND_SOC_DAPM_MIXER(\"Port1_8 Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_port1_tx8_mixer,\n\t\t\t    ARRAY_SIZE(lm49453_port1_tx8_mixer)),\n\n\tSND_SOC_DAPM_MIXER(\"Port2_1 Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_port2_tx1_mixer,\n\t\t\t    ARRAY_SIZE(lm49453_port2_tx1_mixer)),\n\tSND_SOC_DAPM_MIXER(\"Port2_2 Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t\t    lm49453_port2_tx2_mixer,\n\t\t\t    ARRAY_SIZE(lm49453_port2_tx2_mixer)),\n};\n\nstatic const struct snd_soc_dapm_route lm49453_audio_map[] = {\n\t \n\t{ \"PORT1_1_RX\", \"Port1 Playback Switch\", \"PORT1_SDI\" },\n\t{ \"PORT1_2_RX\", \"Port1 Playback Switch\", \"PORT1_SDI\" },\n\t{ \"PORT1_3_RX\", \"Port1 Playback Switch\", \"PORT1_SDI\" },\n\t{ \"PORT1_4_RX\", \"Port1 Playback Switch\", \"PORT1_SDI\" },\n\t{ \"PORT1_5_RX\", \"Port1 Playback Switch\", \"PORT1_SDI\" },\n\t{ \"PORT1_6_RX\", \"Port1 Playback Switch\", \"PORT1_SDI\" },\n\t{ \"PORT1_7_RX\", \"Port1 Playback Switch\", \"PORT1_SDI\" },\n\t{ \"PORT1_8_RX\", \"Port1 Playback Switch\", \"PORT1_SDI\" },\n\n\t{ \"PORT2_1_RX\", \"Port2 Playback Switch\", \"PORT2_SDI\" },\n\t{ \"PORT2_2_RX\", \"Port2 Playback Switch\", \"PORT2_SDI\" },\n\n\t \n\t{ \"HPL Mixer\", \"Port1_1 Switch\", \"PORT1_1_RX\" },\n\t{ \"HPL Mixer\", \"Port1_2 Switch\", \"PORT1_2_RX\" },\n\t{ \"HPL Mixer\", \"Port1_3 Switch\", \"PORT1_3_RX\" },\n\t{ \"HPL Mixer\", \"Port1_4 Switch\", \"PORT1_4_RX\" },\n\t{ \"HPL Mixer\", \"Port1_5 Switch\", \"PORT1_5_RX\" },\n\t{ \"HPL Mixer\", \"Port1_6 Switch\", \"PORT1_6_RX\" },\n\t{ \"HPL Mixer\", \"Port1_7 Switch\", \"PORT1_7_RX\" },\n\t{ \"HPL Mixer\", \"Port1_8 Switch\", \"PORT1_8_RX\" },\n\n\t{ \"HPL Mixer\", \"Port2_1 Switch\", \"PORT2_1_RX\" },\n\t{ \"HPL Mixer\", \"Port2_2 Switch\", \"PORT2_2_RX\" },\n\n\t{ \"HPL Mixer\", \"ADCL Switch\", \"ADC Left\" },\n\t{ \"HPL Mixer\", \"ADCR Switch\", \"ADC Right\" },\n\t{ \"HPL Mixer\", \"DMIC1L Switch\", \"DMIC1 Left\" },\n\t{ \"HPL Mixer\", \"DMIC1R Switch\", \"DMIC1 Right\" },\n\t{ \"HPL Mixer\", \"DMIC2L Switch\", \"DMIC2 Left\" },\n\t{ \"HPL Mixer\", \"DMIC2R Switch\", \"DMIC2 Right\" },\n\t{ \"HPL Mixer\", \"Sidetone Switch\", \"Sidetone\" },\n\n\t{ \"HPL DAC\", NULL, \"HPL Mixer\" },\n\n\t{ \"HPR Mixer\", \"Port1_1 Switch\", \"PORT1_1_RX\" },\n\t{ \"HPR Mixer\", \"Port1_2 Switch\", \"PORT1_2_RX\" },\n\t{ \"HPR Mixer\", \"Port1_3 Switch\", \"PORT1_3_RX\" },\n\t{ \"HPR Mixer\", \"Port1_4 Switch\", \"PORT1_4_RX\" },\n\t{ \"HPR Mixer\", \"Port1_5 Switch\", \"PORT1_5_RX\" },\n\t{ \"HPR Mixer\", \"Port1_6 Switch\", \"PORT1_6_RX\" },\n\t{ \"HPR Mixer\", \"Port1_7 Switch\", \"PORT1_7_RX\" },\n\t{ \"HPR Mixer\", \"Port1_8 Switch\", \"PORT1_8_RX\" },\n\n\t \n\t{ \"HPR Mixer\", \"Port2_1 Switch\", \"PORT2_1_RX\" },\n\t{ \"HPR Mixer\", \"Port2_2 Switch\", \"PORT2_2_RX\" },\n\n\t{ \"HPR Mixer\", \"ADCL Switch\", \"ADC Left\" },\n\t{ \"HPR Mixer\", \"ADCR Switch\", \"ADC Right\" },\n\t{ \"HPR Mixer\", \"DMIC1L Switch\", \"DMIC1 Left\" },\n\t{ \"HPR Mixer\", \"DMIC1R Switch\", \"DMIC1 Right\" },\n\t{ \"HPR Mixer\", \"DMIC2L Switch\", \"DMIC2 Left\" },\n\t{ \"HPR Mixer\", \"DMIC2L Switch\", \"DMIC2 Right\" },\n\t{ \"HPR Mixer\", \"Sidetone Switch\", \"Sidetone\" },\n\n\t{ \"HPR DAC\", NULL, \"HPR Mixer\" },\n\n\t{ \"HPOUTL\", \"Headset Switch\", \"HPL DAC\"},\n\t{ \"HPOUTR\", \"Headset Switch\", \"HPR DAC\"},\n\n\t \n\t{ \"EPOUT\", \"Earpiece Switch\", \"HPL DAC\" },\n\n\t \n\t{ \"LSL Mixer\", \"Port1_1 Switch\", \"PORT1_1_RX\" },\n\t{ \"LSL Mixer\", \"Port1_2 Switch\", \"PORT1_2_RX\" },\n\t{ \"LSL Mixer\", \"Port1_3 Switch\", \"PORT1_3_RX\" },\n\t{ \"LSL Mixer\", \"Port1_4 Switch\", \"PORT1_4_RX\" },\n\t{ \"LSL Mixer\", \"Port1_5 Switch\", \"PORT1_5_RX\" },\n\t{ \"LSL Mixer\", \"Port1_6 Switch\", \"PORT1_6_RX\" },\n\t{ \"LSL Mixer\", \"Port1_7 Switch\", \"PORT1_7_RX\" },\n\t{ \"LSL Mixer\", \"Port1_8 Switch\", \"PORT1_8_RX\" },\n\n\t \n\t{ \"LSL Mixer\", \"Port2_1 Switch\", \"PORT2_1_RX\" },\n\t{ \"LSL Mixer\", \"Port2_2 Switch\", \"PORT2_2_RX\" },\n\n\t{ \"LSL Mixer\", \"ADCL Switch\", \"ADC Left\" },\n\t{ \"LSL Mixer\", \"ADCR Switch\", \"ADC Right\" },\n\t{ \"LSL Mixer\", \"DMIC1L Switch\", \"DMIC1 Left\" },\n\t{ \"LSL Mixer\", \"DMIC1R Switch\", \"DMIC1 Right\" },\n\t{ \"LSL Mixer\", \"DMIC2L Switch\", \"DMIC2 Left\" },\n\t{ \"LSL Mixer\", \"DMIC2R Switch\", \"DMIC2 Right\" },\n\t{ \"LSL Mixer\", \"Sidetone Switch\", \"Sidetone\" },\n\n\t{ \"LSL DAC\", NULL, \"LSL Mixer\" },\n\n\t{ \"LSR Mixer\", \"Port1_1 Switch\", \"PORT1_1_RX\" },\n\t{ \"LSR Mixer\", \"Port1_2 Switch\", \"PORT1_2_RX\" },\n\t{ \"LSR Mixer\", \"Port1_3 Switch\", \"PORT1_3_RX\" },\n\t{ \"LSR Mixer\", \"Port1_4 Switch\", \"PORT1_4_RX\" },\n\t{ \"LSR Mixer\", \"Port1_5 Switch\", \"PORT1_5_RX\" },\n\t{ \"LSR Mixer\", \"Port1_6 Switch\", \"PORT1_6_RX\" },\n\t{ \"LSR Mixer\", \"Port1_7 Switch\", \"PORT1_7_RX\" },\n\t{ \"LSR Mixer\", \"Port1_8 Switch\", \"PORT1_8_RX\" },\n\n\t \n\t{ \"LSR Mixer\", \"Port2_1 Switch\", \"PORT2_1_RX\" },\n\t{ \"LSR Mixer\", \"Port2_2 Switch\", \"PORT2_2_RX\" },\n\n\t{ \"LSR Mixer\", \"ADCL Switch\", \"ADC Left\" },\n\t{ \"LSR Mixer\", \"ADCR Switch\", \"ADC Right\" },\n\t{ \"LSR Mixer\", \"DMIC1L Switch\", \"DMIC1 Left\" },\n\t{ \"LSR Mixer\", \"DMIC1R Switch\", \"DMIC1 Right\" },\n\t{ \"LSR Mixer\", \"DMIC2L Switch\", \"DMIC2 Left\" },\n\t{ \"LSR Mixer\", \"DMIC2R Switch\", \"DMIC2 Right\" },\n\t{ \"LSR Mixer\", \"Sidetone Switch\", \"Sidetone\" },\n\n\t{ \"LSR DAC\", NULL, \"LSR Mixer\" },\n\n\t{ \"LSOUTL\", \"Speaker Left Switch\", \"LSL DAC\"},\n\t{ \"LSOUTR\", \"Speaker Left Switch\", \"LSR DAC\"},\n\n\t \n\t{ \"HAL Mixer\", \"Port1_1 Switch\", \"PORT1_1_RX\" },\n\t{ \"HAL Mixer\", \"Port1_2 Switch\", \"PORT1_2_RX\" },\n\t{ \"HAL Mixer\", \"Port1_3 Switch\", \"PORT1_3_RX\" },\n\t{ \"HAL Mixer\", \"Port1_4 Switch\", \"PORT1_4_RX\" },\n\t{ \"HAL Mixer\", \"Port1_5 Switch\", \"PORT1_5_RX\" },\n\t{ \"HAL Mixer\", \"Port1_6 Switch\", \"PORT1_6_RX\" },\n\t{ \"HAL Mixer\", \"Port1_7 Switch\", \"PORT1_7_RX\" },\n\t{ \"HAL Mixer\", \"Port1_8 Switch\", \"PORT1_8_RX\" },\n\n\t \n\t{ \"HAL Mixer\", \"Port2_1 Switch\", \"PORT2_1_RX\" },\n\t{ \"HAL Mixer\", \"Port2_2 Switch\", \"PORT2_2_RX\" },\n\n\t{ \"HAL Mixer\", \"ADCL Switch\", \"ADC Left\" },\n\t{ \"HAL Mixer\", \"ADCR Switch\", \"ADC Right\" },\n\t{ \"HAL Mixer\", \"DMIC1L Switch\", \"DMIC1 Left\" },\n\t{ \"HAL Mixer\", \"DMIC1R Switch\", \"DMIC1 Right\" },\n\t{ \"HAL Mixer\", \"DMIC2L Switch\", \"DMIC2 Left\" },\n\t{ \"HAL Mixer\", \"DMIC2R Switch\", \"DMIC2 Right\" },\n\t{ \"HAL Mixer\", \"Sidetone Switch\", \"Sidetone\" },\n\n\t{ \"HAL DAC\", NULL, \"HAL Mixer\" },\n\n\t{ \"HAR Mixer\", \"Port1_1 Switch\", \"PORT1_1_RX\" },\n\t{ \"HAR Mixer\", \"Port1_2 Switch\", \"PORT1_2_RX\" },\n\t{ \"HAR Mixer\", \"Port1_3 Switch\", \"PORT1_3_RX\" },\n\t{ \"HAR Mixer\", \"Port1_4 Switch\", \"PORT1_4_RX\" },\n\t{ \"HAR Mixer\", \"Port1_5 Switch\", \"PORT1_5_RX\" },\n\t{ \"HAR Mixer\", \"Port1_6 Switch\", \"PORT1_6_RX\" },\n\t{ \"HAR Mixer\", \"Port1_7 Switch\", \"PORT1_7_RX\" },\n\t{ \"HAR Mixer\", \"Port1_8 Switch\", \"PORT1_8_RX\" },\n\n\t \n\t{ \"HAR Mixer\", \"Port2_1 Switch\", \"PORT2_1_RX\" },\n\t{ \"HAR Mixer\", \"Port2_2 Switch\", \"PORT2_2_RX\" },\n\n\t{ \"HAR Mixer\", \"ADCL Switch\", \"ADC Left\" },\n\t{ \"HAR Mixer\", \"ADCR Switch\", \"ADC Right\" },\n\t{ \"HAR Mixer\", \"DMIC1L Switch\", \"DMIC1 Left\" },\n\t{ \"HAR Mixer\", \"DMIC1R Switch\", \"DMIC1 Right\" },\n\t{ \"HAR Mixer\", \"DMIC2L Switch\", \"DMIC2 Left\" },\n\t{ \"HAR Mixer\", \"DMIC2R Switch\", \"DMIC2 Right\" },\n\t{ \"HAR Mixer\", \"Sideton Switch\", \"Sidetone\" },\n\n\t{ \"HAR DAC\", NULL, \"HAR Mixer\" },\n\n\t{ \"HAOUTL\", \"Haptic Left Switch\", \"HAL DAC\" },\n\t{ \"HAOUTR\", \"Haptic Right Switch\", \"HAR DAC\" },\n\n\t \n\t{ \"LOL Mixer\", \"Port1_1 Switch\", \"PORT1_1_RX\" },\n\t{ \"LOL Mixer\", \"Port1_2 Switch\", \"PORT1_2_RX\" },\n\t{ \"LOL Mixer\", \"Port1_3 Switch\", \"PORT1_3_RX\" },\n\t{ \"LOL Mixer\", \"Port1_4 Switch\", \"PORT1_4_RX\" },\n\t{ \"LOL Mixer\", \"Port1_5 Switch\", \"PORT1_5_RX\" },\n\t{ \"LOL Mixer\", \"Port1_6 Switch\", \"PORT1_6_RX\" },\n\t{ \"LOL Mixer\", \"Port1_7 Switch\", \"PORT1_7_RX\" },\n\t{ \"LOL Mixer\", \"Port1_8 Switch\", \"PORT1_8_RX\" },\n\n\t \n\t{ \"LOL Mixer\", \"Port2_1 Switch\", \"PORT2_1_RX\" },\n\t{ \"LOL Mixer\", \"Port2_2 Switch\", \"PORT2_2_RX\" },\n\n\t{ \"LOL Mixer\", \"ADCL Switch\", \"ADC Left\" },\n\t{ \"LOL Mixer\", \"ADCR Switch\", \"ADC Right\" },\n\t{ \"LOL Mixer\", \"DMIC1L Switch\", \"DMIC1 Left\" },\n\t{ \"LOL Mixer\", \"DMIC1R Switch\", \"DMIC1 Right\" },\n\t{ \"LOL Mixer\", \"DMIC2L Switch\", \"DMIC2 Left\" },\n\t{ \"LOL Mixer\", \"DMIC2R Switch\", \"DMIC2 Right\" },\n\t{ \"LOL Mixer\", \"Sidetone Switch\", \"Sidetone\" },\n\n\t{ \"LOL DAC\", NULL, \"LOL Mixer\" },\n\n\t{ \"LOR Mixer\", \"Port1_1 Switch\", \"PORT1_1_RX\" },\n\t{ \"LOR Mixer\", \"Port1_2 Switch\", \"PORT1_2_RX\" },\n\t{ \"LOR Mixer\", \"Port1_3 Switch\", \"PORT1_3_RX\" },\n\t{ \"LOR Mixer\", \"Port1_4 Switch\", \"PORT1_4_RX\" },\n\t{ \"LOR Mixer\", \"Port1_5 Switch\", \"PORT1_5_RX\" },\n\t{ \"LOR Mixer\", \"Port1_6 Switch\", \"PORT1_6_RX\" },\n\t{ \"LOR Mixer\", \"Port1_7 Switch\", \"PORT1_7_RX\" },\n\t{ \"LOR Mixer\", \"Port1_8 Switch\", \"PORT1_8_RX\" },\n\n\t \n\t{ \"LOR Mixer\", \"Port2_1 Switch\", \"PORT2_1_RX\" },\n\t{ \"LOR Mixer\", \"Port2_2 Switch\", \"PORT2_2_RX\" },\n\n\t{ \"LOR Mixer\", \"ADCL Switch\", \"ADC Left\" },\n\t{ \"LOR Mixer\", \"ADCR Switch\", \"ADC Right\" },\n\t{ \"LOR Mixer\", \"DMIC1L Switch\", \"DMIC1 Left\" },\n\t{ \"LOR Mixer\", \"DMIC1R Switch\", \"DMIC1 Right\" },\n\t{ \"LOR Mixer\", \"DMIC2L Switch\", \"DMIC2 Left\" },\n\t{ \"LOR Mixer\", \"DMIC2R Switch\", \"DMIC2 Right\" },\n\t{ \"LOR Mixer\", \"Sidetone Switch\", \"Sidetone\" },\n\n\t{ \"LOR DAC\", NULL, \"LOR Mixer\" },\n\n\t{ \"LOOUTL\", NULL, \"LOL DAC\" },\n\t{ \"LOOUTR\", NULL, \"LOR DAC\" },\n\n\t \n\t \n\t{ \"Port1_1 Mixer\", \"ADCL Switch\", \"ADC Left\" },\n\t{ \"Port1_1 Mixer\", \"ADCR Switch\", \"ADC Right\" },\n\t{ \"Port1_1 Mixer\", \"DMIC1L Switch\", \"DMIC1 Left\" },\n\t{ \"Port1_1 Mixer\", \"DMIC1R Switch\", \"DMIC1 Right\" },\n\t{ \"Port1_1 Mixer\", \"DMIC2L Switch\", \"DMIC2 Left\" },\n\t{ \"Port1_1 Mixer\", \"DMIC2R Switch\", \"DMIC2 Right\" },\n\n\t{ \"Port1_2 Mixer\", \"ADCL Switch\", \"ADC Left\" },\n\t{ \"Port1_2 Mixer\", \"ADCR Switch\", \"ADC Right\" },\n\t{ \"Port1_2 Mixer\", \"DMIC1L Switch\", \"DMIC1 Left\" },\n\t{ \"Port1_2 Mixer\", \"DMIC1R Switch\", \"DMIC1 Right\" },\n\t{ \"Port1_2 Mixer\", \"DMIC2L Switch\", \"DMIC2 Left\" },\n\t{ \"Port1_2 Mixer\", \"DMIC2R Switch\", \"DMIC2 Right\" },\n\n\t{ \"Port1_3 Mixer\", \"ADCL Switch\", \"ADC Left\" },\n\t{ \"Port1_3 Mixer\", \"ADCR Switch\", \"ADC Right\" },\n\t{ \"Port1_3 Mixer\", \"DMIC1L Switch\", \"DMIC1 Left\" },\n\t{ \"Port1_3 Mixer\", \"DMIC1R Switch\", \"DMIC1 Right\" },\n\t{ \"Port1_3 Mixer\", \"DMIC2L Switch\", \"DMIC2 Left\" },\n\t{ \"Port1_3 Mixer\", \"DMIC2R Switch\", \"DMIC2 Right\" },\n\n\t{ \"Port1_4 Mixer\", \"ADCL Switch\", \"ADC Left\" },\n\t{ \"Port1_4 Mixer\", \"ADCR Switch\", \"ADC Right\" },\n\t{ \"Port1_4 Mixer\", \"DMIC1L Switch\", \"DMIC1 Left\" },\n\t{ \"Port1_4 Mixer\", \"DMIC1R Switch\", \"DMIC1 Right\" },\n\t{ \"Port1_4 Mixer\", \"DMIC2L Switch\", \"DMIC2 Left\" },\n\t{ \"Port1_4 Mixer\", \"DMIC2R Switch\", \"DMIC2 Right\" },\n\n\t{ \"Port1_5 Mixer\", \"ADCL Switch\", \"ADC Left\" },\n\t{ \"Port1_5 Mixer\", \"ADCR Switch\", \"ADC Right\" },\n\t{ \"Port1_5 Mixer\", \"DMIC1L Switch\", \"DMIC1 Left\" },\n\t{ \"Port1_5 Mixer\", \"DMIC1R Switch\", \"DMIC1 Right\" },\n\t{ \"Port1_5 Mixer\", \"DMIC2L Switch\", \"DMIC2 Left\" },\n\t{ \"Port1_5 Mixer\", \"DMIC2R Switch\", \"DMIC2 Right\" },\n\n\t{ \"Port1_6 Mixer\", \"ADCL Switch\", \"ADC Left\" },\n\t{ \"Port1_6 Mixer\", \"ADCR Switch\", \"ADC Right\" },\n\t{ \"Port1_6 Mixer\", \"DMIC1L Switch\", \"DMIC1 Left\" },\n\t{ \"Port1_6 Mixer\", \"DMIC1R Switch\", \"DMIC1 Right\" },\n\t{ \"Port1_6 Mixer\", \"DMIC2L Switch\", \"DMIC2 Left\" },\n\t{ \"Port1_6 Mixer\", \"DMIC2R Switch\", \"DMIC2 Right\" },\n\n\t{ \"Port1_7 Mixer\", \"ADCL Switch\", \"ADC Left\" },\n\t{ \"Port1_7 Mixer\", \"ADCR Switch\", \"ADC Right\" },\n\t{ \"Port1_7 Mixer\", \"DMIC1L Switch\", \"DMIC1 Left\" },\n\t{ \"Port1_7 Mixer\", \"DMIC1R Switch\", \"DMIC1 Right\" },\n\t{ \"Port1_7 Mixer\", \"DMIC2L Switch\", \"DMIC2 Left\" },\n\t{ \"Port1_7 Mixer\", \"DMIC2R Switch\", \"DMIC2 Right\" },\n\n\t{ \"Port1_8 Mixer\", \"ADCL Switch\", \"ADC Left\" },\n\t{ \"Port1_8 Mixer\", \"ADCR Switch\", \"ADC Right\" },\n\t{ \"Port1_8 Mixer\", \"DMIC1L Switch\", \"DMIC1 Left\" },\n\t{ \"Port1_8 Mixer\", \"DMIC1R Switch\", \"DMIC1 Right\" },\n\t{ \"Port1_8 Mixer\", \"DMIC2L Switch\", \"DMIC2 Left\" },\n\t{ \"Port1_8 Mixer\", \"DMIC2R Switch\", \"DMIC2 Right\" },\n\n\t{ \"Port2_1 Mixer\", \"ADCL Switch\", \"ADC Left\" },\n\t{ \"Port2_1 Mixer\", \"ADCR Switch\", \"ADC Right\" },\n\t{ \"Port2_1 Mixer\", \"DMIC1L Switch\", \"DMIC1 Left\" },\n\t{ \"Port2_1 Mixer\", \"DMIC1R Switch\", \"DMIC1 Right\" },\n\t{ \"Port2_1 Mixer\", \"DMIC2L Switch\", \"DMIC2 Left\" },\n\t{ \"Port2_1 Mixer\", \"DMIC2R Switch\", \"DMIC2 Right\" },\n\n\t{ \"Port2_2 Mixer\", \"ADCL Switch\", \"ADC Left\" },\n\t{ \"Port2_2 Mixer\", \"ADCR Switch\", \"ADC Right\" },\n\t{ \"Port2_2 Mixer\", \"DMIC1L Switch\", \"DMIC1 Left\" },\n\t{ \"Port2_2 Mixer\", \"DMIC1R Switch\", \"DMIC1 Right\" },\n\t{ \"Port2_2 Mixer\", \"DMIC2L Switch\", \"DMIC2 Left\" },\n\t{ \"Port2_2 Mixer\", \"DMIC2R Switch\", \"DMIC2 Right\" },\n\n\t{ \"P1_1_TX\", NULL, \"Port1_1 Mixer\" },\n\t{ \"P1_2_TX\", NULL, \"Port1_2 Mixer\" },\n\t{ \"P1_3_TX\", NULL, \"Port1_3 Mixer\" },\n\t{ \"P1_4_TX\", NULL, \"Port1_4 Mixer\" },\n\t{ \"P1_5_TX\", NULL, \"Port1_5 Mixer\" },\n\t{ \"P1_6_TX\", NULL, \"Port1_6 Mixer\" },\n\t{ \"P1_7_TX\", NULL, \"Port1_7 Mixer\" },\n\t{ \"P1_8_TX\", NULL, \"Port1_8 Mixer\" },\n\n\t{ \"P2_1_TX\", NULL, \"Port2_1 Mixer\" },\n\t{ \"P2_2_TX\", NULL, \"Port2_2 Mixer\" },\n\n\t{ \"PORT1_SDO\", \"Port1 Capture Switch\", \"P1_1_TX\"},\n\t{ \"PORT1_SDO\", \"Port1 Capture Switch\", \"P1_2_TX\"},\n\t{ \"PORT1_SDO\", \"Port1 Capture Switch\", \"P1_3_TX\"},\n\t{ \"PORT1_SDO\", \"Port1 Capture Switch\", \"P1_4_TX\"},\n\t{ \"PORT1_SDO\", \"Port1 Capture Switch\", \"P1_5_TX\"},\n\t{ \"PORT1_SDO\", \"Port1 Capture Switch\", \"P1_6_TX\"},\n\t{ \"PORT1_SDO\", \"Port1 Capture Switch\", \"P1_7_TX\"},\n\t{ \"PORT1_SDO\", \"Port1 Capture Switch\", \"P1_8_TX\"},\n\n\t{ \"PORT2_SDO\", \"Port2 Capture Switch\", \"P2_1_TX\"},\n\t{ \"PORT2_SDO\", \"Port2 Capture Switch\", \"P2_2_TX\"},\n\n\t{ \"Mic1 Input\", NULL, \"AMIC1\" },\n\t{ \"Mic2 Input\", NULL, \"AMIC2\" },\n\n\t{ \"AUXL Input\", NULL, \"AUXL\" },\n\t{ \"AUXR Input\", NULL, \"AUXR\" },\n\n\t \n\t{ \"ADCL Mux\", \"Aux_L\", \"AUXL Input\" },\n\t{ \"ADCL Mux\", \"MIC1\", \"Mic1 Input\" },\n\n\t{ \"ADCR Mux\", \"Aux_R\", \"AUXR Input\" },\n\t{ \"ADCR Mux\", \"MIC2\", \"Mic2 Input\" },\n\n\t \n\t{ \"ADC Left\", NULL, \"ADCL Mux\"},\n\t{ \"ADC Right\", NULL, \"ADCR Mux\"},\n\n\t{ \"DMIC1 Left\", NULL, \"DMIC1DAT\"},\n\t{ \"DMIC1 Right\", NULL, \"DMIC1DAT\"},\n\t{ \"DMIC2 Left\", NULL, \"DMIC2DAT\"},\n\t{ \"DMIC2 Right\", NULL, \"DMIC2DAT\"},\n\n\t \n\t{ \"Sidetone Mixer\", NULL, \"ADC Left\" },\n\t{ \"Sidetone Mixer\", NULL, \"ADC Right\" },\n\t{ \"Sidetone Mixer\", NULL, \"DMIC1 Left\" },\n\t{ \"Sidetone Mixer\", NULL, \"DMIC1 Right\" },\n\t{ \"Sidetone Mixer\", NULL, \"DMIC2 Left\" },\n\t{ \"Sidetone Mixer\", NULL, \"DMIC2 Right\" },\n\n\t{ \"Sidetone\", \"Sidetone Switch\", \"Sidetone Mixer\" },\n};\n\nstatic int lm49453_hw_params(struct snd_pcm_substream *substream,\n\t\t\t     struct snd_pcm_hw_params *params,\n\t\t\t     struct snd_soc_dai *dai)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tu16 clk_div = 0;\n\n\t \n\tswitch (params_rate(params)) {\n\tcase 8000:\n\tcase 16000:\n\tcase 32000:\n\tcase 24000:\n\tcase 48000:\n\t\tclk_div = 256;\n\t\tbreak;\n\tcase 11025:\n\tcase 22050:\n\tcase 44100:\n\t\tclk_div = 216;\n\t\tbreak;\n\tcase 96000:\n\t\tclk_div = 127;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tsnd_soc_component_write(component, LM49453_P0_ADC_CLK_DIV_REG, clk_div);\n\tsnd_soc_component_write(component, LM49453_P0_DAC_HP_CLK_DIV_REG, clk_div);\n\n\treturn 0;\n}\n\nstatic int lm49453_set_dai_fmt(struct snd_soc_dai *codec_dai, unsigned int fmt)\n{\n\tstruct snd_soc_component *component = codec_dai->component;\n\n\tu16 aif_val;\n\tint mode = 0;\n\tint clk_phase = 0;\n\tint clk_shift = 0;\n\n\tswitch (fmt & SND_SOC_DAIFMT_CLOCK_PROVIDER_MASK) {\n\tcase SND_SOC_DAIFMT_CBC_CFC:\n\t\taif_val = 0;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_CBC_CFP:\n\t\taif_val = LM49453_AUDIO_PORT1_BASIC_SYNC_MS;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_CBP_CFC:\n\t\taif_val = LM49453_AUDIO_PORT1_BASIC_CLK_MS;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_CBP_CFP:\n\t\taif_val = LM49453_AUDIO_PORT1_BASIC_CLK_MS |\n\t\t\t  LM49453_AUDIO_PORT1_BASIC_SYNC_MS;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\n\tswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\n\tcase SND_SOC_DAIFMT_I2S:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_A:\n\t\tmode = 1;\n\t\tclk_phase = (1 << 5);\n\t\tclk_shift = 1;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_B:\n\t\tmode = 1;\n\t\tclk_phase = (1 << 5);\n\t\tclk_shift = 0;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tsnd_soc_component_update_bits(component, LM49453_P0_AUDIO_PORT1_BASIC_REG,\n\t\t\t    LM49453_AUDIO_PORT1_BASIC_FMT_MASK|BIT(0)|BIT(5),\n\t\t\t    (aif_val | mode | clk_phase));\n\n\tsnd_soc_component_write(component, LM49453_P0_AUDIO_PORT1_RX_MSB_REG, clk_shift);\n\n\treturn 0;\n}\n\nstatic int lm49453_set_dai_sysclk(struct snd_soc_dai *dai, int clk_id,\n\t\t\t\t  unsigned int freq, int dir)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tu16 pll_clk = 0;\n\n\tswitch (freq) {\n\tcase 12288000:\n\tcase 26000000:\n\tcase 19200000:\n\t\t \n\t\tpll_clk = 0;\n\t\tbreak;\n\tcase 48000:\n\tcase 32576:\n\t\treturn 0;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tsnd_soc_component_update_bits(component, LM49453_P0_PMC_SETUP_REG, BIT(4), pll_clk);\n\n\treturn 0;\n}\n\nstatic int lm49453_hp_mute(struct snd_soc_dai *dai, int mute, int direction)\n{\n\tsnd_soc_component_update_bits(dai->component, LM49453_P0_DAC_DSP_REG, BIT(1)|BIT(0),\n\t\t\t    (mute ? (BIT(1)|BIT(0)) : 0));\n\treturn 0;\n}\n\nstatic int lm49453_lo_mute(struct snd_soc_dai *dai, int mute, int direction)\n{\n\tsnd_soc_component_update_bits(dai->component, LM49453_P0_DAC_DSP_REG, BIT(3)|BIT(2),\n\t\t\t    (mute ? (BIT(3)|BIT(2)) : 0));\n\treturn 0;\n}\n\nstatic int lm49453_ls_mute(struct snd_soc_dai *dai, int mute, int direction)\n{\n\tsnd_soc_component_update_bits(dai->component, LM49453_P0_DAC_DSP_REG, BIT(5)|BIT(4),\n\t\t\t    (mute ? (BIT(5)|BIT(4)) : 0));\n\treturn 0;\n}\n\nstatic int lm49453_ep_mute(struct snd_soc_dai *dai, int mute, int direction)\n{\n\tsnd_soc_component_update_bits(dai->component, LM49453_P0_DAC_DSP_REG, BIT(4),\n\t\t\t    (mute ? BIT(4) : 0));\n\treturn 0;\n}\n\nstatic int lm49453_ha_mute(struct snd_soc_dai *dai, int mute, int direction)\n{\n\tsnd_soc_component_update_bits(dai->component, LM49453_P0_DAC_DSP_REG, BIT(7)|BIT(6),\n\t\t\t    (mute ? (BIT(7)|BIT(6)) : 0));\n\treturn 0;\n}\n\nstatic int lm49453_set_bias_level(struct snd_soc_component *component,\n\t\t\t\t  enum snd_soc_bias_level level)\n{\n\tstruct lm49453_priv *lm49453 = snd_soc_component_get_drvdata(component);\n\n\tswitch (level) {\n\tcase SND_SOC_BIAS_ON:\n\tcase SND_SOC_BIAS_PREPARE:\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_STANDBY:\n\t\tif (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_OFF)\n\t\t\tregcache_sync(lm49453->regmap);\n\n\t\tsnd_soc_component_update_bits(component, LM49453_P0_PMC_SETUP_REG,\n\t\t\t\t    LM49453_PMC_SETUP_CHIP_EN, LM49453_CHIP_EN);\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_OFF:\n\t\tsnd_soc_component_update_bits(component, LM49453_P0_PMC_SETUP_REG,\n\t\t\t\t    LM49453_PMC_SETUP_CHIP_EN, 0);\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\n \n#define LM49453_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE |\\\n\t\t\t SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE)\n\nstatic const struct snd_soc_dai_ops lm49453_headset_dai_ops = {\n\t.hw_params\t= lm49453_hw_params,\n\t.set_sysclk\t= lm49453_set_dai_sysclk,\n\t.set_fmt\t= lm49453_set_dai_fmt,\n\t.mute_stream\t= lm49453_hp_mute,\n\t.no_capture_mute = 1,\n};\n\nstatic const struct snd_soc_dai_ops lm49453_speaker_dai_ops = {\n\t.hw_params\t= lm49453_hw_params,\n\t.set_sysclk\t= lm49453_set_dai_sysclk,\n\t.set_fmt\t= lm49453_set_dai_fmt,\n\t.mute_stream\t= lm49453_ls_mute,\n\t.no_capture_mute = 1,\n};\n\nstatic const struct snd_soc_dai_ops lm49453_haptic_dai_ops = {\n\t.hw_params\t= lm49453_hw_params,\n\t.set_sysclk\t= lm49453_set_dai_sysclk,\n\t.set_fmt\t= lm49453_set_dai_fmt,\n\t.mute_stream\t= lm49453_ha_mute,\n\t.no_capture_mute = 1,\n};\n\nstatic const struct snd_soc_dai_ops lm49453_ep_dai_ops = {\n\t.hw_params\t= lm49453_hw_params,\n\t.set_sysclk\t= lm49453_set_dai_sysclk,\n\t.set_fmt\t= lm49453_set_dai_fmt,\n\t.mute_stream\t= lm49453_ep_mute,\n\t.no_capture_mute = 1,\n};\n\nstatic const struct snd_soc_dai_ops lm49453_lineout_dai_ops = {\n\t.hw_params\t= lm49453_hw_params,\n\t.set_sysclk\t= lm49453_set_dai_sysclk,\n\t.set_fmt\t= lm49453_set_dai_fmt,\n\t.mute_stream\t= lm49453_lo_mute,\n\t.no_capture_mute = 1,\n};\n\n \nstatic struct snd_soc_dai_driver lm49453_dai[] = {\n\t{\n\t\t.name = \"LM49453 Headset\",\n\t\t.playback = {\n\t\t\t.stream_name = \"Headset\",\n\t\t\t.channels_min = 2,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = SNDRV_PCM_RATE_8000_192000,\n\t\t\t.formats = LM49453_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 5,\n\t\t\t.rates = SNDRV_PCM_RATE_8000_192000,\n\t\t\t.formats = LM49453_FORMATS,\n\t\t},\n\t\t.ops = &lm49453_headset_dai_ops,\n\t\t.symmetric_rate = 1,\n\t},\n\t{\n\t\t.name = \"LM49453 Speaker\",\n\t\t.playback = {\n\t\t\t.stream_name = \"Speaker\",\n\t\t\t.channels_min = 2,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = SNDRV_PCM_RATE_8000_192000,\n\t\t\t.formats = LM49453_FORMATS,\n\t\t},\n\t\t.ops = &lm49453_speaker_dai_ops,\n\t},\n\t{\n\t\t.name = \"LM49453 Haptic\",\n\t\t.playback = {\n\t\t\t.stream_name = \"Haptic\",\n\t\t\t.channels_min = 2,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = SNDRV_PCM_RATE_8000_192000,\n\t\t\t.formats = LM49453_FORMATS,\n\t\t},\n\t\t.ops = &lm49453_haptic_dai_ops,\n\t},\n\t{\n\t\t.name = \"LM49453 Earpiece\",\n\t\t.playback = {\n\t\t\t.stream_name = \"Earpiece\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 1,\n\t\t\t.rates = SNDRV_PCM_RATE_8000_192000,\n\t\t\t.formats = LM49453_FORMATS,\n\t\t},\n\t\t.ops = &lm49453_ep_dai_ops,\n\t},\n\t{\n\t\t.name = \"LM49453 line out\",\n\t\t.playback = {\n\t\t\t.stream_name = \"Lineout\",\n\t\t\t.channels_min = 2,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = SNDRV_PCM_RATE_8000_192000,\n\t\t\t.formats = LM49453_FORMATS,\n\t\t},\n\t\t.ops = &lm49453_lineout_dai_ops,\n\t},\n};\n\nstatic const struct snd_soc_component_driver soc_component_dev_lm49453 = {\n\t.set_bias_level\t\t= lm49453_set_bias_level,\n\t.controls\t\t= lm49453_snd_controls,\n\t.num_controls\t\t= ARRAY_SIZE(lm49453_snd_controls),\n\t.dapm_widgets\t\t= lm49453_dapm_widgets,\n\t.num_dapm_widgets\t= ARRAY_SIZE(lm49453_dapm_widgets),\n\t.dapm_routes\t\t= lm49453_audio_map,\n\t.num_dapm_routes\t= ARRAY_SIZE(lm49453_audio_map),\n\t.use_pmdown_time\t= 1,\n\t.endianness\t\t= 1,\n};\n\nstatic const struct regmap_config lm49453_regmap_config = {\n\t.reg_bits = 8,\n\t.val_bits = 8,\n\n\t.max_register = LM49453_MAX_REGISTER,\n\t.reg_defaults = lm49453_reg_defs,\n\t.num_reg_defaults = ARRAY_SIZE(lm49453_reg_defs),\n\t.cache_type = REGCACHE_RBTREE,\n};\n\nstatic int lm49453_i2c_probe(struct i2c_client *i2c)\n{\n\tstruct lm49453_priv *lm49453;\n\tint ret = 0;\n\n\tlm49453 = devm_kzalloc(&i2c->dev, sizeof(struct lm49453_priv),\n\t\t\t\tGFP_KERNEL);\n\n\tif (lm49453 == NULL)\n\t\treturn -ENOMEM;\n\n\ti2c_set_clientdata(i2c, lm49453);\n\n\tlm49453->regmap = devm_regmap_init_i2c(i2c, &lm49453_regmap_config);\n\tif (IS_ERR(lm49453->regmap)) {\n\t\tret = PTR_ERR(lm49453->regmap);\n\t\tdev_err(&i2c->dev, \"Failed to allocate register map: %d\\n\",\n\t\t\tret);\n\t\treturn ret;\n\t}\n\n\tret =  devm_snd_soc_register_component(&i2c->dev,\n\t\t\t\t      &soc_component_dev_lm49453,\n\t\t\t\t      lm49453_dai, ARRAY_SIZE(lm49453_dai));\n\tif (ret < 0)\n\t\tdev_err(&i2c->dev, \"Failed to register component: %d\\n\", ret);\n\n\treturn ret;\n}\n\nstatic const struct i2c_device_id lm49453_i2c_id[] = {\n\t{ \"lm49453\", 0 },\n\t{ }\n};\nMODULE_DEVICE_TABLE(i2c, lm49453_i2c_id);\n\nstatic struct i2c_driver lm49453_i2c_driver = {\n\t.driver = {\n\t\t.name = \"lm49453\",\n\t},\n\t.probe = lm49453_i2c_probe,\n\t.id_table = lm49453_i2c_id,\n};\n\nmodule_i2c_driver(lm49453_i2c_driver);\n\nMODULE_DESCRIPTION(\"ASoC LM49453 driver\");\nMODULE_AUTHOR(\"M R Swami Reddy <MR.Swami.Reddy@ti.com>\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}