#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar 21 18:18:40 2022
# Process ID: 20100
# Current directory: C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.runs/synth_1
# Command line: vivado.exe -log Top_Level_Hangman.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Level_Hangman.tcl
# Log file: C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.runs/synth_1/Top_Level_Hangman.vds
# Journal file: C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Level_Hangman.tcl -notrace
Command: synth_design -top Top_Level_Hangman -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9408 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 708.922 ; gain = 178.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Level_Hangman' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:14]
INFO: [Synth 8-637] synthesizing blackbox instance 'ila' of component 'ila_0' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:161]
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Project4_Hangman/uart.vhd:12' bound to instance 'INST_UART' of component 'uart' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:192]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Project4_Hangman/uart.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element rx_frame_err_reg was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Project4_Hangman/uart.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element rx_over_run_reg was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Project4_Hangman/uart.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element tx_over_run_reg was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Project4_Hangman/uart.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'uart' (1#1) [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Project4_Hangman/uart.vhd:31]
	Parameter clk_freq bound to: 125000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard_to_ascii' declared at 'C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/ps2_keyboard_to_ascii.vhd:26' bound to instance 'INST_PS2_Keyboard' of component 'ps2_keyboard_to_ascii' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:210]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard_to_ascii' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/ps2_keyboard_to_ascii.vhd:38]
	Parameter clk_freq bound to: 125000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 9 - type: integer 
	Parameter clk_freq bound to: 125000000 - type: integer 
	Parameter debounce_counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard' declared at 'C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/ps2_keyboard.vhd:26' bound to instance 'ps2_keyboard_0' of component 'ps2_keyboard' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/ps2_keyboard_to_ascii.vhd:69]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/ps2_keyboard.vhd:38]
	Parameter clk_freq bound to: 125000000 - type: integer 
	Parameter debounce_counter_size bound to: 9 - type: integer 
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/debounce.vhd:27' bound to instance 'debounce_ps2_clk' of component 'debounce' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/ps2_keyboard.vhd:67]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/debounce.vhd:36]
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/debounce.vhd:36]
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/debounce.vhd:27' bound to instance 'debounce_ps2_data' of component 'debounce' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/ps2_keyboard.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard' (3#1) [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/ps2_keyboard.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard_to_ascii' (4#1) [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/ps2_keyboard_to_ascii.vhd:38]
WARNING: [Synth 8-3848] Net flag in module/entity Top_Level_Hangman does not have driver. [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:78]
WARNING: [Synth 8-3848] Net txclk_sig_last in module/entity Top_Level_Hangman does not have driver. [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:59]
WARNING: [Synth 8-3848] Net uld_rx_data_sig in module/entity Top_Level_Hangman does not have driver. [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Top_Level_Hangman' (5#1) [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:14]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port led0_r
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[7]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[6]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[5]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[4]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[3]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[2]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port btn[1]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[7]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[6]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[5]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[4]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[3]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 773.434 ; gain = 242.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 773.434 ; gain = 242.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 773.434 ; gain = 242.742
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/constrs_1/imports/new/Cora-Z7-07S-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/constrs_1/imports/new/Cora-Z7-07S-Master.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'led0_g'. [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/constrs_1/imports/new/Cora-Z7-07S-Master.xdc:12]
Finished Parsing XDC File [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/constrs_1/imports/new/Cora-Z7-07S-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/constrs_1/imports/new/Cora-Z7-07S-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_Level_Hangman_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/constrs_1/imports/new/Cora-Z7-07S-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Level_Hangman_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Level_Hangman_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 885.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 885.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 885.465 ; gain = 354.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 885.465 ; gain = 354.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 885.465 ; gain = 354.773
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2_keyboard_to_ascii'
INFO: [Synth 8-5546] ROM "ascii" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                               00 |                               00
                new_code |                               01 |                               01
               translate |                               10 |                               10
                  output |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ps2_keyboard_to_ascii'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 885.465 ; gain = 354.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 21    
	   3 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 4     
	  35 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  27 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	  34 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 1     
	  33 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
	   5 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Level_Hangman 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 35    
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ps2_keyboard 
Detailed RTL Component Info : 
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ps2_keyboard_to_ascii 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	  22 Input      8 Bit        Muxes := 4     
	  35 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  27 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	  34 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  33 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port led0_r
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[7]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[6]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[5]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[4]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[3]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[2]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port btn[1]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[7]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[6]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[5]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[4]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[3]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 885.465 ; gain = 354.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 885.465 ; gain = 354.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 905.199 ; gain = 374.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 914.254 ; gain = 383.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance ila of module ila_0_bbox_0 having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 917.062 ; gain = 386.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 917.062 ; gain = 386.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 917.062 ; gain = 386.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 917.062 ; gain = 386.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 917.062 ; gain = 386.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 917.062 ; gain = 386.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     9|
|4     |LUT2   |    18|
|5     |LUT3   |    17|
|6     |LUT4   |    38|
|7     |LUT5   |    18|
|8     |LUT6   |    94|
|9     |MUXF7  |    15|
|10    |MUXF8  |     2|
|11    |FDRE   |   140|
|12    |FDSE   |     1|
|13    |IBUF   |     5|
|14    |OBUF   |     1|
|15    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+----------------------+------+
|      |Instance                |Module                |Cells |
+------+------------------------+----------------------+------+
|1     |top                     |                      |   364|
|2     |  INST_PS2_Keyboard     |ps2_keyboard_to_ascii |   243|
|3     |    ps2_keyboard_0      |ps2_keyboard          |   214|
|4     |      debounce_ps2_clk  |debounce              |    28|
|5     |      debounce_ps2_data |debounce_0            |    27|
|6     |  INST_UART             |uart                  |    60|
+------+------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 917.062 ; gain = 386.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 917.062 ; gain = 274.340
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 917.062 ; gain = 386.371
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 921.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 921.070 ; gain = 628.059
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 921.070 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.runs/synth_1/Top_Level_Hangman.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Level_Hangman_utilization_synth.rpt -pb Top_Level_Hangman_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 21 18:19:32 2022...
