// Seed: 915025410
module module_0 #(
    parameter id_10 = 32'd73,
    parameter id_11 = 32'd58
) (
    input supply0 id_0,
    output tri1 id_1,
    input supply0 id_2,
    output wire id_3,
    input wire id_4,
    input wor id_5,
    input supply0 id_6,
    output wire id_7,
    output supply1 id_8
);
  defparam id_10.id_11 = id_6 - 1;
  assign id_7 = 1;
  uwire id_12 = 1;
  assign id_3 = id_5;
  assign id_1 = id_6;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output supply1 id_2
);
  reg id_4, id_5;
  wire id_6;
  initial if (1'b0 - 1) id_4 <= 1'b0 < id_1;
  module_0(
      id_1, id_2, id_0, id_2, id_0, id_1, id_1, id_2, id_2
  );
endmodule
