Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 78d9867edaaf4be1a38b0208bf2fa52b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.countdown_double(DVSR=5)
Compiling module xil_defaultlib.fsm_lights
Compiling module xil_defaultlib.scan_led_hex_disp
Compiling module xil_defaultlib.edge_trigger
Compiling module xil_defaultlib.blink(DVSR=5)
Compiling module xil_defaultlib.emergency
Compiling module xil_defaultlib.Traffic_lights_ce(DVSR=5)
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
