Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Thu Apr 23 19:14:11 2020
| Host             : ANURAGCHOUDAFBF running 64-bit major release  (build 9200)
| Command          : report_power -file design_101_wrapper_power_routed.rpt -pb design_101_wrapper_power_summary_routed.pb -rpx design_101_wrapper_power_routed.rpx
| Design           : design_101_wrapper
| Device           : xczu7ev-ffvc1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.827        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.133        |
| Device Static (W)        | 0.695        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 96.3         |
| Junction Temperature (C) | 28.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.067 |        7 |       --- |             --- |
| CLB Logic                |     0.102 |    44181 |       --- |             --- |
|   LUT as Logic           |     0.084 |    17745 |    230400 |            7.70 |
|   Register               |     0.009 |    17153 |    460800 |            3.72 |
|   LUT as Shift Register  |     0.006 |      470 |    101760 |            0.46 |
|   CARRY8                 |     0.003 |      556 |     28800 |            1.93 |
|   LUT as Distributed RAM |    <0.001 |       56 |    101760 |            0.06 |
|   BUFG                   |    <0.001 |        6 |        64 |            9.38 |
|   Others                 |     0.000 |     2178 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     4391 |    230400 |            1.91 |
| Signals                  |     0.109 |    26934 |       --- |             --- |
| Block RAM                |     0.076 |     49.5 |       312 |           15.87 |
| MMCM                     |     0.098 |        0 |       --- |             --- |
| DSPs                     |     0.006 |       16 |      1728 |            0.93 |
| PS8                      |     2.674 |        1 |       --- |             --- |
| Static Power             |     0.695 |          |           |                 |
|   PS Static              |     0.099 |          |           |                 |
|   PL Static              |     0.596 |          |           |                 |
| Total                    |     3.827 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.567 |       0.413 |      0.154 |
| Vccint_io       |       0.850 |     0.071 |       0.000 |      0.071 |
| Vccbram         |       0.850 |     0.014 |       0.012 |      0.002 |
| Vccaux          |       1.800 |     0.201 |       0.054 |      0.147 |
| Vccaux_io       |       1.800 |     0.055 |       0.000 |      0.055 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.067 |       1.032 |      0.035 |
| VCC_PSINTLP     |       0.850 |     0.275 |       0.268 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.139 |       0.138 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.690 |       0.685 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.620 |       0.586 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCCINT_VCU      |       0.900 |     0.027 |       0.000 |      0.027 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+-------------------------------------------------------------+-----------------+
| Clock                           | Domain                                                      | Constraint (ns) |
+---------------------------------+-------------------------------------------------------------+-----------------+
| clk_out1_design_101_clk_wiz_0_0 | design_101_i/clk_wiz_0/inst/clk_out1_design_101_clk_wiz_0_0 |            10.0 |
| clk_out2_design_101_clk_wiz_0_0 | design_101_i/clk_wiz_0/inst/clk_out2_design_101_clk_wiz_0_0 |             5.0 |
| clk_pl_0                        | design_101_i/zynq_ultra_ps_e_0/U0/pl_clk0                   |            10.0 |
| clk_pl_0                        | design_101_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]      |            10.0 |
| clkfbout_design_101_clk_wiz_0_0 | design_101_i/clk_wiz_0/inst/clkfbout_design_101_clk_wiz_0_0 |            10.0 |
+---------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| design_101_wrapper         |     3.133 |
|   design_101_i             |     3.133 |
|     clk_wiz_0              |     0.098 |
|       inst                 |     0.098 |
|     myip_LUdecomposition_0 |     0.348 |
|       U0                   |     0.348 |
|     ps8_0_axi_periph       |     0.011 |
|       s00_couplers         |     0.011 |
|     zynq_ultra_ps_e_0      |     2.675 |
|       U0                   |     2.675 |
+----------------------------+-----------+


