xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"
design_2_Data_generator_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_Data_generator_0_0/sim/design_2_Data_generator_0_0.v,incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"
design_2_MPairStorageControll_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_MPairStorageControll_0_0/sim/design_2_MPairStorageControll_0_0.v,incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"
design_2_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0_clk_wiz.v,incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"
design_2_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.v,incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"
util_vector_logic_v2_0_vl_rfs.v,verilog,util_vector_logic_v2_0_1,../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v,incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"
design_2_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_util_vector_logic_0_0/sim/design_2_util_vector_logic_0_0.v,incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"
design_2_USB_FIFO_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_USB_FIFO_0_0/sim/design_2_USB_FIFO_0_0.v,incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"
design_2.v,verilog,xil_defaultlib,../../../bd/design_2/sim/design_2.v,incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"
glbl.v,Verilog,xil_defaultlib,glbl.v
