{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 23:14:59 2016 " "Info: Processing started: Mon Jun 20 23:14:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off circuit -c circuit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off circuit -c circuit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div_clock:div\|clk " "Info: Detected ripple clock \"div_clock:div\|clk\" as buffer" {  } { { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/div_clock.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_clock:div\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register counter:count\|flip_flop_d:ff0\|q mef:mach\|flip_flop_d:ff1\|q 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"counter:count\|flip_flop_d:ff0\|q\" and destination register \"mef:mach\|flip_flop_d:ff1\|q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.823 ns + Longest register register " "Info: + Longest register to register delay is 0.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:count\|flip_flop_d:ff0\|q 1 REG LCFF_X15_Y7_N31 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N31; Fanout = 6; REG Node = 'counter:count\|flip_flop_d:ff0\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:count|flip_flop_d:ff0|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.378 ns) 0.668 ns mef:mach\|d1~0 2 COMB LCCOMB_X15_Y7_N16 1 " "Info: 2: + IC(0.290 ns) + CELL(0.378 ns) = 0.668 ns; Loc. = LCCOMB_X15_Y7_N16; Fanout = 1; COMB Node = 'mef:mach\|d1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { counter:count|flip_flop_d:ff0|q mef:mach|d1~0 } "NODE_NAME" } } { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/mef.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.823 ns mef:mach\|flip_flop_d:ff1\|q 3 REG LCFF_X15_Y7_N17 7 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.823 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 7; REG Node = 'mef:mach\|flip_flop_d:ff1\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mef:mach|d1~0 mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 64.76 % ) " "Info: Total cell delay = 0.533 ns ( 64.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.290 ns ( 35.24 % ) " "Info: Total interconnect delay = 0.290 ns ( 35.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { counter:count|flip_flop_d:ff0|q mef:mach|d1~0 mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.823 ns" { counter:count|flip_flop_d:ff0|q {} mef:mach|d1~0 {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.290ns 0.000ns } { 0.000ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.800 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.712 ns) 3.093 ns div_clock:div\|clk 2 REG LCFF_X35_Y10_N25 2 " "Info: 2: + IC(1.527 ns) + CELL(0.712 ns) = 3.093 ns; Loc. = LCFF_X35_Y10_N25; Fanout = 2; REG Node = 'div_clock:div\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { clk div_clock:div|clk } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.000 ns) 4.523 ns div_clock:div\|clk~clkctrl 3 COMB CLKCTRL_G8 9 " "Info: 3: + IC(1.430 ns) + CELL(0.000 ns) = 4.523 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'div_clock:div\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { div_clock:div|clk div_clock:div|clk~clkctrl } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 5.800 ns mef:mach\|flip_flop_d:ff1\|q 4 REG LCFF_X15_Y7_N17 7 " "Info: 4: + IC(0.659 ns) + CELL(0.618 ns) = 5.800 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 7; REG Node = 'mef:mach\|flip_flop_d:ff1\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { div_clock:div|clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 37.66 % ) " "Info: Total cell delay = 2.184 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.616 ns ( 62.34 % ) " "Info: Total interconnect delay = 3.616 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk div_clock:div|clk div_clock:div|clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} div_clock:div|clk {} div_clock:div|clk~clkctrl {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.800 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.712 ns) 3.093 ns div_clock:div\|clk 2 REG LCFF_X35_Y10_N25 2 " "Info: 2: + IC(1.527 ns) + CELL(0.712 ns) = 3.093 ns; Loc. = LCFF_X35_Y10_N25; Fanout = 2; REG Node = 'div_clock:div\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { clk div_clock:div|clk } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.000 ns) 4.523 ns div_clock:div\|clk~clkctrl 3 COMB CLKCTRL_G8 9 " "Info: 3: + IC(1.430 ns) + CELL(0.000 ns) = 4.523 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'div_clock:div\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { div_clock:div|clk div_clock:div|clk~clkctrl } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 5.800 ns counter:count\|flip_flop_d:ff0\|q 4 REG LCFF_X15_Y7_N31 6 " "Info: 4: + IC(0.659 ns) + CELL(0.618 ns) = 5.800 ns; Loc. = LCFF_X15_Y7_N31; Fanout = 6; REG Node = 'counter:count\|flip_flop_d:ff0\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { div_clock:div|clk~clkctrl counter:count|flip_flop_d:ff0|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 37.66 % ) " "Info: Total cell delay = 2.184 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.616 ns ( 62.34 % ) " "Info: Total interconnect delay = 3.616 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk div_clock:div|clk div_clock:div|clk~clkctrl counter:count|flip_flop_d:ff0|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} div_clock:div|clk {} div_clock:div|clk~clkctrl {} counter:count|flip_flop_d:ff0|q {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk div_clock:div|clk div_clock:div|clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} div_clock:div|clk {} div_clock:div|clk~clkctrl {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk div_clock:div|clk div_clock:div|clk~clkctrl counter:count|flip_flop_d:ff0|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} div_clock:div|clk {} div_clock:div|clk~clkctrl {} counter:count|flip_flop_d:ff0|q {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { counter:count|flip_flop_d:ff0|q mef:mach|d1~0 mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.823 ns" { counter:count|flip_flop_d:ff0|q {} mef:mach|d1~0 {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.290ns 0.000ns } { 0.000ns 0.378ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk div_clock:div|clk div_clock:div|clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} div_clock:div|clk {} div_clock:div|clk~clkctrl {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk div_clock:div|clk div_clock:div|clk~clkctrl counter:count|flip_flop_d:ff0|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} div_clock:div|clk {} div_clock:div|clk~clkctrl {} counter:count|flip_flop_d:ff0|q {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { mef:mach|flip_flop_d:ff1|q {} } {  } {  } "" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mef:mach\|flip_flop_d:ff1\|q temp clk 0.704 ns register " "Info: tsu for register \"mef:mach\|flip_flop_d:ff1\|q\" (data pin = \"temp\", clock pin = \"clk\") is 0.704 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.414 ns + Longest pin register " "Info: + Longest pin to register delay is 6.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns temp 1 PIN PIN_D15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D15; Fanout = 4; PIN Node = 'temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.075 ns) + CELL(0.357 ns) 6.259 ns mef:mach\|d1~0 2 COMB LCCOMB_X15_Y7_N16 1 " "Info: 2: + IC(5.075 ns) + CELL(0.357 ns) = 6.259 ns; Loc. = LCCOMB_X15_Y7_N16; Fanout = 1; COMB Node = 'mef:mach\|d1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.432 ns" { temp mef:mach|d1~0 } "NODE_NAME" } } { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/mef.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.414 ns mef:mach\|flip_flop_d:ff1\|q 3 REG LCFF_X15_Y7_N17 7 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.414 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 7; REG Node = 'mef:mach\|flip_flop_d:ff1\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mef:mach|d1~0 mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.339 ns ( 20.88 % ) " "Info: Total cell delay = 1.339 ns ( 20.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.075 ns ( 79.12 % ) " "Info: Total interconnect delay = 5.075 ns ( 79.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.414 ns" { temp mef:mach|d1~0 mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.414 ns" { temp {} temp~combout {} mef:mach|d1~0 {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 5.075ns 0.000ns } { 0.000ns 0.827ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.800 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.712 ns) 3.093 ns div_clock:div\|clk 2 REG LCFF_X35_Y10_N25 2 " "Info: 2: + IC(1.527 ns) + CELL(0.712 ns) = 3.093 ns; Loc. = LCFF_X35_Y10_N25; Fanout = 2; REG Node = 'div_clock:div\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { clk div_clock:div|clk } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.000 ns) 4.523 ns div_clock:div\|clk~clkctrl 3 COMB CLKCTRL_G8 9 " "Info: 3: + IC(1.430 ns) + CELL(0.000 ns) = 4.523 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'div_clock:div\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { div_clock:div|clk div_clock:div|clk~clkctrl } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 5.800 ns mef:mach\|flip_flop_d:ff1\|q 4 REG LCFF_X15_Y7_N17 7 " "Info: 4: + IC(0.659 ns) + CELL(0.618 ns) = 5.800 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 7; REG Node = 'mef:mach\|flip_flop_d:ff1\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { div_clock:div|clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 37.66 % ) " "Info: Total cell delay = 2.184 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.616 ns ( 62.34 % ) " "Info: Total interconnect delay = 3.616 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk div_clock:div|clk div_clock:div|clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} div_clock:div|clk {} div_clock:div|clk~clkctrl {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.414 ns" { temp mef:mach|d1~0 mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.414 ns" { temp {} temp~combout {} mef:mach|d1~0 {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 5.075ns 0.000ns } { 0.000ns 0.827ns 0.357ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk div_clock:div|clk div_clock:div|clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} div_clock:div|clk {} div_clock:div|clk~clkctrl {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk z mef:mach\|flip_flop_d:ff1\|q 9.975 ns register " "Info: tco from clock \"clk\" to destination pin \"z\" through register \"mef:mach\|flip_flop_d:ff1\|q\" is 9.975 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.800 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.712 ns) 3.093 ns div_clock:div\|clk 2 REG LCFF_X35_Y10_N25 2 " "Info: 2: + IC(1.527 ns) + CELL(0.712 ns) = 3.093 ns; Loc. = LCFF_X35_Y10_N25; Fanout = 2; REG Node = 'div_clock:div\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { clk div_clock:div|clk } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.000 ns) 4.523 ns div_clock:div\|clk~clkctrl 3 COMB CLKCTRL_G8 9 " "Info: 3: + IC(1.430 ns) + CELL(0.000 ns) = 4.523 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'div_clock:div\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { div_clock:div|clk div_clock:div|clk~clkctrl } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 5.800 ns mef:mach\|flip_flop_d:ff1\|q 4 REG LCFF_X15_Y7_N17 7 " "Info: 4: + IC(0.659 ns) + CELL(0.618 ns) = 5.800 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 7; REG Node = 'mef:mach\|flip_flop_d:ff1\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { div_clock:div|clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 37.66 % ) " "Info: Total cell delay = 2.184 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.616 ns ( 62.34 % ) " "Info: Total interconnect delay = 3.616 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk div_clock:div|clk div_clock:div|clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} div_clock:div|clk {} div_clock:div|clk~clkctrl {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.081 ns + Longest register pin " "Info: + Longest register to pin delay is 4.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mef:mach\|flip_flop_d:ff1\|q 1 REG LCFF_X15_Y7_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 7; REG Node = 'mef:mach\|flip_flop_d:ff1\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(2.008 ns) 4.081 ns z 2 PIN PIN_A13 0 " "Info: 2: + IC(2.073 ns) + CELL(2.008 ns) = 4.081 ns; Loc. = PIN_A13; Fanout = 0; PIN Node = 'z'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.081 ns" { mef:mach|flip_flop_d:ff1|q z } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.008 ns ( 49.20 % ) " "Info: Total cell delay = 2.008 ns ( 49.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.073 ns ( 50.80 % ) " "Info: Total interconnect delay = 2.073 ns ( 50.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.081 ns" { mef:mach|flip_flop_d:ff1|q z } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.081 ns" { mef:mach|flip_flop_d:ff1|q {} z {} } { 0.000ns 2.073ns } { 0.000ns 2.008ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk div_clock:div|clk div_clock:div|clk~clkctrl mef:mach|flip_flop_d:ff1|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} div_clock:div|clk {} div_clock:div|clk~clkctrl {} mef:mach|flip_flop_d:ff1|q {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.081 ns" { mef:mach|flip_flop_d:ff1|q z } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.081 ns" { mef:mach|flip_flop_d:ff1|q {} z {} } { 0.000ns 2.073ns } { 0.000ns 2.008ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mef:mach\|flip_flop_d:ff0\|q~DUPLICATE temp clk -0.464 ns register " "Info: th for register \"mef:mach\|flip_flop_d:ff0\|q~DUPLICATE\" (data pin = \"temp\", clock pin = \"clk\") is -0.464 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.800 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.712 ns) 3.093 ns div_clock:div\|clk 2 REG LCFF_X35_Y10_N25 2 " "Info: 2: + IC(1.527 ns) + CELL(0.712 ns) = 3.093 ns; Loc. = LCFF_X35_Y10_N25; Fanout = 2; REG Node = 'div_clock:div\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { clk div_clock:div|clk } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.000 ns) 4.523 ns div_clock:div\|clk~clkctrl 3 COMB CLKCTRL_G8 9 " "Info: 3: + IC(1.430 ns) + CELL(0.000 ns) = 4.523 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'div_clock:div\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { div_clock:div|clk div_clock:div|clk~clkctrl } "NODE_NAME" } } { "div_clock.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/div_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 5.800 ns mef:mach\|flip_flop_d:ff0\|q~DUPLICATE 4 REG LCFF_X15_Y7_N23 8 " "Info: 4: + IC(0.659 ns) + CELL(0.618 ns) = 5.800 ns; Loc. = LCFF_X15_Y7_N23; Fanout = 8; REG Node = 'mef:mach\|flip_flop_d:ff0\|q~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { div_clock:div|clk~clkctrl mef:mach|flip_flop_d:ff0|q~DUPLICATE } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 37.66 % ) " "Info: Total cell delay = 2.184 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.616 ns ( 62.34 % ) " "Info: Total interconnect delay = 3.616 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk div_clock:div|clk div_clock:div|clk~clkctrl mef:mach|flip_flop_d:ff0|q~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} div_clock:div|clk {} div_clock:div|clk~clkctrl {} mef:mach|flip_flop_d:ff0|q~DUPLICATE {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.413 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns temp 1 PIN PIN_D15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D15; Fanout = 4; PIN Node = 'temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp } "NODE_NAME" } } { "circuit.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/circuit.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.074 ns) + CELL(0.357 ns) 6.258 ns mef:mach\|d0~DUPLICATE 2 COMB LCCOMB_X15_Y7_N22 1 " "Info: 2: + IC(5.074 ns) + CELL(0.357 ns) = 6.258 ns; Loc. = LCCOMB_X15_Y7_N22; Fanout = 1; COMB Node = 'mef:mach\|d0~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.431 ns" { temp mef:mach|d0~DUPLICATE } "NODE_NAME" } } { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/mef.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.413 ns mef:mach\|flip_flop_d:ff0\|q~DUPLICATE 3 REG LCFF_X15_Y7_N23 8 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.413 ns; Loc. = LCFF_X15_Y7_N23; Fanout = 8; REG Node = 'mef:mach\|flip_flop_d:ff0\|q~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mef:mach|d0~DUPLICATE mef:mach|flip_flop_d:ff0|q~DUPLICATE } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/circuit/flip_flop_d.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.339 ns ( 20.88 % ) " "Info: Total cell delay = 1.339 ns ( 20.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.074 ns ( 79.12 % ) " "Info: Total interconnect delay = 5.074 ns ( 79.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.413 ns" { temp mef:mach|d0~DUPLICATE mef:mach|flip_flop_d:ff0|q~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.413 ns" { temp {} temp~combout {} mef:mach|d0~DUPLICATE {} mef:mach|flip_flop_d:ff0|q~DUPLICATE {} } { 0.000ns 0.000ns 5.074ns 0.000ns } { 0.000ns 0.827ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk div_clock:div|clk div_clock:div|clk~clkctrl mef:mach|flip_flop_d:ff0|q~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clk {} clk~combout {} div_clock:div|clk {} div_clock:div|clk~clkctrl {} mef:mach|flip_flop_d:ff0|q~DUPLICATE {} } { 0.000ns 0.000ns 1.527ns 1.430ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.413 ns" { temp mef:mach|d0~DUPLICATE mef:mach|flip_flop_d:ff0|q~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.413 ns" { temp {} temp~combout {} mef:mach|d0~DUPLICATE {} mef:mach|flip_flop_d:ff0|q~DUPLICATE {} } { 0.000ns 0.000ns 5.074ns 0.000ns } { 0.000ns 0.827ns 0.357ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 23:14:59 2016 " "Info: Processing ended: Mon Jun 20 23:14:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
