0.7
2020.2
Oct 14 2022
05:20:55
X:/EC311/FinalProject/FinalProject.sim/sim_1/impl/func/xsim/backandforth_input_test_func_impl.v,1682198561,verilog,,X:/EC311/FinalProject/FinalProject.srcs/sim_1/new/backandforth_input_test.v,,backandforth;backandforth_divided;backandforth_input;glbl;variable_clock_delay,,,,,,,,
X:/EC311/FinalProject/FinalProject.srcs/sim_1/new/backandforth_input_test.v,1682198254,verilog,,,,backandforth_input_test,,,,,,,,
