// Seed: 4105321492
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output tri id_2,
    output wor id_3,
    input supply1 id_4,
    output tri1 id_5,
    output uwire id_6
);
endmodule
module module_2 (
    input wor id_0,
    output wor id_1,
    input wire id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output wire id_6,
    input tri0 id_7,
    output supply0 id_8,
    output supply0 id_9,
    input tri0 id_10,
    input wire id_11
    , id_21, id_22,
    input tri id_12,
    output wire id_13,
    output tri id_14,
    output tri0 id_15,
    input tri id_16,
    input wor id_17,
    input tri0 id_18,
    output tri0 id_19
);
  wire module_1;
  module_0(
      id_9, id_10, id_1, id_19, id_0, id_19, id_4
  );
endmodule
