// Seed: 1930085742
module module_0 (
    input supply0 id_0
);
  logic id_2;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd47,
    parameter id_5 = 32'd73
) (
    input wor id_0,
    output supply0 id_1,
    input supply0 _id_2,
    output tri1 id_3,
    input uwire id_4,
    input uwire _id_5
    , id_8,
    output tri0 id_6
);
  assign id_8 = -1'b0;
  wire [id_5 : id_2] id_9;
  module_0 modCall_1 (id_4);
  assign id_3 = -1'd0;
  struct packed {
    logic ["" : 1]   id_10;
    logic [1 : id_2] id_11;
  } id_12;
endmodule
