command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	9586034	File	/home/p4ultr4n/workplace/ReVeal/raw_code/xtensa_translate_init_1.c								
ANR	9586035	Function	xtensa_translate_init	1:0:0:1477							
ANR	9586036	FunctionDef	xtensa_translate_init ()		9586035	0					
ANR	9586037	CompoundStatement		3:0:34:1477	9586035	0					
ANR	9586038	Statement	static	5:4:41:46	9586035	0	True				
ANR	9586039	Statement	const	5:11:48:52	9586035	1	True				
ANR	9586040	Statement	char	5:17:54:57	9586035	2	True				
ANR	9586041	Statement	*	5:22:59:59	9586035	3	True				
ANR	9586042	Statement	const	5:24:61:65	9586035	4	True				
ANR	9586043	Statement	regnames	5:30:67:74	9586035	5	True				
ANR	9586044	Statement	[	5:38:75:75	9586035	6	True				
ANR	9586045	Statement	]	5:39:76:76	9586035	7	True				
ANR	9586046	Statement	=	5:41:78:78	9586035	8	True				
ANR	9586047	CompoundStatement		3:43:45:45	9586035	9					
ANR	9586048	Statement	"""ar0"""	7:8:91:95	9586035	0	True				
ANR	9586049	Statement	","	7:13:96:96	9586035	1	True				
ANR	9586050	Statement	"""ar1"""	7:15:98:102	9586035	2	True				
ANR	9586051	Statement	","	7:20:103:103	9586035	3	True				
ANR	9586052	Statement	"""ar2"""	7:22:105:109	9586035	4	True				
ANR	9586053	Statement	","	7:27:110:110	9586035	5	True				
ANR	9586054	Statement	"""ar3"""	7:29:112:116	9586035	6	True				
ANR	9586055	Statement	","	7:34:117:117	9586035	7	True				
ANR	9586056	Statement	"""ar4"""	9:8:128:132	9586035	8	True				
ANR	9586057	Statement	","	9:13:133:133	9586035	9	True				
ANR	9586058	Statement	"""ar5"""	9:15:135:139	9586035	10	True				
ANR	9586059	Statement	","	9:20:140:140	9586035	11	True				
ANR	9586060	Statement	"""ar6"""	9:22:142:146	9586035	12	True				
ANR	9586061	Statement	","	9:27:147:147	9586035	13	True				
ANR	9586062	Statement	"""ar7"""	9:29:149:153	9586035	14	True				
ANR	9586063	Statement	","	9:34:154:154	9586035	15	True				
ANR	9586064	Statement	"""ar8"""	11:8:165:169	9586035	16	True				
ANR	9586065	Statement	","	11:13:170:170	9586035	17	True				
ANR	9586066	Statement	"""ar9"""	11:15:172:176	9586035	18	True				
ANR	9586067	Statement	","	11:20:177:177	9586035	19	True				
ANR	9586068	Statement	"""ar10"""	11:22:179:184	9586035	20	True				
ANR	9586069	Statement	","	11:28:185:185	9586035	21	True				
ANR	9586070	Statement	"""ar11"""	11:30:187:192	9586035	22	True				
ANR	9586071	Statement	","	11:36:193:193	9586035	23	True				
ANR	9586072	Statement	"""ar12"""	13:8:204:209	9586035	24	True				
ANR	9586073	Statement	","	13:14:210:210	9586035	25	True				
ANR	9586074	Statement	"""ar13"""	13:16:212:217	9586035	26	True				
ANR	9586075	Statement	","	13:22:218:218	9586035	27	True				
ANR	9586076	Statement	"""ar14"""	13:24:220:225	9586035	28	True				
ANR	9586077	Statement	","	13:30:226:226	9586035	29	True				
ANR	9586078	Statement	"""ar15"""	13:32:228:233	9586035	30	True				
ANR	9586079	Statement	","	13:38:234:234	9586035	31	True				
ANR	9586080	ExpressionStatement		15:5:242:242	9586035	10	True				
ANR	9586081	Statement	static	17:4:249:254	9586035	11	True				
ANR	9586082	Statement	const	17:11:256:260	9586035	12	True				
ANR	9586083	Statement	char	17:17:262:265	9586035	13	True				
ANR	9586084	Statement	*	17:22:267:267	9586035	14	True				
ANR	9586085	Statement	const	17:24:269:273	9586035	15	True				
ANR	9586086	Statement	fregnames	17:30:275:283	9586035	16	True				
ANR	9586087	Statement	[	17:39:284:284	9586035	17	True				
ANR	9586088	Statement	]	17:40:285:285	9586035	18	True				
ANR	9586089	Statement	=	17:42:287:287	9586035	19	True				
ANR	9586090	CompoundStatement		15:44:254:254	9586035	20					
ANR	9586091	Statement	"""f0"""	19:8:300:303	9586035	0	True				
ANR	9586092	Statement	","	19:12:304:304	9586035	1	True				
ANR	9586093	Statement	"""f1"""	19:14:306:309	9586035	2	True				
ANR	9586094	Statement	","	19:18:310:310	9586035	3	True				
ANR	9586095	Statement	"""f2"""	19:20:312:315	9586035	4	True				
ANR	9586096	Statement	","	19:24:316:316	9586035	5	True				
ANR	9586097	Statement	"""f3"""	19:26:318:321	9586035	6	True				
ANR	9586098	Statement	","	19:30:322:322	9586035	7	True				
ANR	9586099	Statement	"""f4"""	21:8:333:336	9586035	8	True				
ANR	9586100	Statement	","	21:12:337:337	9586035	9	True				
ANR	9586101	Statement	"""f5"""	21:14:339:342	9586035	10	True				
ANR	9586102	Statement	","	21:18:343:343	9586035	11	True				
ANR	9586103	Statement	"""f6"""	21:20:345:348	9586035	12	True				
ANR	9586104	Statement	","	21:24:349:349	9586035	13	True				
ANR	9586105	Statement	"""f7"""	21:26:351:354	9586035	14	True				
ANR	9586106	Statement	","	21:30:355:355	9586035	15	True				
ANR	9586107	Statement	"""f8"""	23:8:366:369	9586035	16	True				
ANR	9586108	Statement	","	23:12:370:370	9586035	17	True				
ANR	9586109	Statement	"""f9"""	23:14:372:375	9586035	18	True				
ANR	9586110	Statement	","	23:18:376:376	9586035	19	True				
ANR	9586111	Statement	"""f10"""	23:20:378:382	9586035	20	True				
ANR	9586112	Statement	","	23:25:383:383	9586035	21	True				
ANR	9586113	Statement	"""f11"""	23:27:385:389	9586035	22	True				
ANR	9586114	Statement	","	23:32:390:390	9586035	23	True				
ANR	9586115	Statement	"""f12"""	25:8:401:405	9586035	24	True				
ANR	9586116	Statement	","	25:13:406:406	9586035	25	True				
ANR	9586117	Statement	"""f13"""	25:15:408:412	9586035	26	True				
ANR	9586118	Statement	","	25:20:413:413	9586035	27	True				
ANR	9586119	Statement	"""f14"""	25:22:415:419	9586035	28	True				
ANR	9586120	Statement	","	25:27:420:420	9586035	29	True				
ANR	9586121	Statement	"""f15"""	25:29:422:426	9586035	30	True				
ANR	9586122	Statement	","	25:34:427:427	9586035	31	True				
ANR	9586123	ExpressionStatement		27:5:435:435	9586035	21	True				
ANR	9586124	IdentifierDeclStatement	int i ;	29:4:442:447	9586035	22	True				
ANR	9586125	IdentifierDecl	i		9586035	0					
ANR	9586126	IdentifierDeclType	int		9586035	0					
ANR	9586127	Identifier	i		9586035	1					
ANR	9586128	ExpressionStatement	"cpu_env = tcg_global_reg_new_ptr ( TCG_AREG0 , ""env"" )"	33:4:456:506	9586035	23	True				
ANR	9586129	AssignmentExpression	"cpu_env = tcg_global_reg_new_ptr ( TCG_AREG0 , ""env"" )"		9586035	0		=			
ANR	9586130	Identifier	cpu_env		9586035	0					
ANR	9586131	CallExpression	"tcg_global_reg_new_ptr ( TCG_AREG0 , ""env"" )"		9586035	1					
ANR	9586132	Callee	tcg_global_reg_new_ptr		9586035	0					
ANR	9586133	Identifier	tcg_global_reg_new_ptr		9586035	0					
ANR	9586134	ArgumentList	TCG_AREG0		9586035	1					
ANR	9586135	Argument	TCG_AREG0		9586035	0					
ANR	9586136	Identifier	TCG_AREG0		9586035	0					
ANR	9586137	Argument	"""env"""		9586035	1					
ANR	9586138	PrimaryExpression	"""env"""		9586035	0					
ANR	9586139	ExpressionStatement	"cpu_pc = tcg_global_mem_new_i32 ( TCG_AREG0 , offsetof ( CPUXtensaState , pc ) , ""pc"" )"	35:4:513:604	9586035	24	True				
ANR	9586140	AssignmentExpression	"cpu_pc = tcg_global_mem_new_i32 ( TCG_AREG0 , offsetof ( CPUXtensaState , pc ) , ""pc"" )"		9586035	0		=			
ANR	9586141	Identifier	cpu_pc		9586035	0					
ANR	9586142	CallExpression	"tcg_global_mem_new_i32 ( TCG_AREG0 , offsetof ( CPUXtensaState , pc ) , ""pc"" )"		9586035	1					
ANR	9586143	Callee	tcg_global_mem_new_i32		9586035	0					
ANR	9586144	Identifier	tcg_global_mem_new_i32		9586035	0					
ANR	9586145	ArgumentList	TCG_AREG0		9586035	1					
ANR	9586146	Argument	TCG_AREG0		9586035	0					
ANR	9586147	Identifier	TCG_AREG0		9586035	0					
ANR	9586148	Argument	"offsetof ( CPUXtensaState , pc )"		9586035	1					
ANR	9586149	CallExpression	"offsetof ( CPUXtensaState , pc )"		9586035	0					
ANR	9586150	Callee	offsetof		9586035	0					
ANR	9586151	Identifier	offsetof		9586035	0					
ANR	9586152	ArgumentList	CPUXtensaState		9586035	1					
ANR	9586153	Argument	CPUXtensaState		9586035	0					
ANR	9586154	Identifier	CPUXtensaState		9586035	0					
ANR	9586155	Argument	pc		9586035	1					
ANR	9586156	Identifier	pc		9586035	0					
ANR	9586157	Argument	"""pc"""		9586035	2					
ANR	9586158	PrimaryExpression	"""pc"""		9586035	0					
ANR	9586159	ForStatement	for ( i = 0 ; i < 16 ; i ++ )		9586035	25					
ANR	9586160	ForInit	i = 0 ;	41:9:618:623	9586035	0	True				
ANR	9586161	AssignmentExpression	i = 0		9586035	0		=			
ANR	9586162	Identifier	i		9586035	0					
ANR	9586163	PrimaryExpression	0		9586035	1					
ANR	9586164	Condition	i < 16	41:16:625:630	9586035	1	True				
ANR	9586165	RelationalExpression	i < 16		9586035	0		<			
ANR	9586166	Identifier	i		9586035	0					
ANR	9586167	PrimaryExpression	16		9586035	1					
ANR	9586168	PostIncDecOperationExpression	i ++	41:24:633:635	9586035	2	True				
ANR	9586169	Identifier	i		9586035	0					
ANR	9586170	IncDec	++		9586035	1					
ANR	9586171	CompoundStatement		39:29:603:603	9586035	3					
ANR	9586172	ExpressionStatement	"cpu_R [ i ] = tcg_global_mem_new_i32 ( TCG_AREG0 , offsetof ( CPUXtensaState , regs [ i ] ) , regnames [ i ] )"	43:8:649:775	9586035	0	True				
ANR	9586173	AssignmentExpression	"cpu_R [ i ] = tcg_global_mem_new_i32 ( TCG_AREG0 , offsetof ( CPUXtensaState , regs [ i ] ) , regnames [ i ] )"		9586035	0		=			
ANR	9586174	ArrayIndexing	cpu_R [ i ]		9586035	0					
ANR	9586175	Identifier	cpu_R		9586035	0					
ANR	9586176	Identifier	i		9586035	1					
ANR	9586177	CallExpression	"tcg_global_mem_new_i32 ( TCG_AREG0 , offsetof ( CPUXtensaState , regs [ i ] ) , regnames [ i ] )"		9586035	1					
ANR	9586178	Callee	tcg_global_mem_new_i32		9586035	0					
ANR	9586179	Identifier	tcg_global_mem_new_i32		9586035	0					
ANR	9586180	ArgumentList	TCG_AREG0		9586035	1					
ANR	9586181	Argument	TCG_AREG0		9586035	0					
ANR	9586182	Identifier	TCG_AREG0		9586035	0					
ANR	9586183	Argument	"offsetof ( CPUXtensaState , regs [ i ] )"		9586035	1					
ANR	9586184	CallExpression	"offsetof ( CPUXtensaState , regs [ i ] )"		9586035	0					
ANR	9586185	Callee	offsetof		9586035	0					
ANR	9586186	Identifier	offsetof		9586035	0					
ANR	9586187	ArgumentList	CPUXtensaState		9586035	1					
ANR	9586188	Argument	CPUXtensaState		9586035	0					
ANR	9586189	Identifier	CPUXtensaState		9586035	0					
ANR	9586190	Argument	regs [ i ]		9586035	1					
ANR	9586191	ArrayIndexing	regs [ i ]		9586035	0					
ANR	9586192	Identifier	regs		9586035	0					
ANR	9586193	Identifier	i		9586035	1					
ANR	9586194	Argument	regnames [ i ]		9586035	2					
ANR	9586195	ArrayIndexing	regnames [ i ]		9586035	0					
ANR	9586196	Identifier	regnames		9586035	0					
ANR	9586197	Identifier	i		9586035	1					
ANR	9586198	ForStatement	for ( i = 0 ; i < 16 ; i ++ )		9586035	26					
ANR	9586199	ForInit	i = 0 ;	53:9:796:801	9586035	0	True				
ANR	9586200	AssignmentExpression	i = 0		9586035	0		=			
ANR	9586201	Identifier	i		9586035	0					
ANR	9586202	PrimaryExpression	0		9586035	1					
ANR	9586203	Condition	i < 16	53:16:803:808	9586035	1	True				
ANR	9586204	RelationalExpression	i < 16		9586035	0		<			
ANR	9586205	Identifier	i		9586035	0					
ANR	9586206	PrimaryExpression	16		9586035	1					
ANR	9586207	PostIncDecOperationExpression	i ++	53:24:811:813	9586035	2	True				
ANR	9586208	Identifier	i		9586035	0					
ANR	9586209	IncDec	++		9586035	1					
ANR	9586210	CompoundStatement		51:29:781:781	9586035	3					
ANR	9586211	ExpressionStatement	"cpu_FR [ i ] = tcg_global_mem_new_i32 ( TCG_AREG0 , offsetof ( CPUXtensaState , fregs [ i ] ) , fregnames [ i ] )"	55:8:827:956	9586035	0	True				
ANR	9586212	AssignmentExpression	"cpu_FR [ i ] = tcg_global_mem_new_i32 ( TCG_AREG0 , offsetof ( CPUXtensaState , fregs [ i ] ) , fregnames [ i ] )"		9586035	0		=			
ANR	9586213	ArrayIndexing	cpu_FR [ i ]		9586035	0					
ANR	9586214	Identifier	cpu_FR		9586035	0					
ANR	9586215	Identifier	i		9586035	1					
ANR	9586216	CallExpression	"tcg_global_mem_new_i32 ( TCG_AREG0 , offsetof ( CPUXtensaState , fregs [ i ] ) , fregnames [ i ] )"		9586035	1					
ANR	9586217	Callee	tcg_global_mem_new_i32		9586035	0					
ANR	9586218	Identifier	tcg_global_mem_new_i32		9586035	0					
ANR	9586219	ArgumentList	TCG_AREG0		9586035	1					
ANR	9586220	Argument	TCG_AREG0		9586035	0					
ANR	9586221	Identifier	TCG_AREG0		9586035	0					
ANR	9586222	Argument	"offsetof ( CPUXtensaState , fregs [ i ] )"		9586035	1					
ANR	9586223	CallExpression	"offsetof ( CPUXtensaState , fregs [ i ] )"		9586035	0					
ANR	9586224	Callee	offsetof		9586035	0					
ANR	9586225	Identifier	offsetof		9586035	0					
ANR	9586226	ArgumentList	CPUXtensaState		9586035	1					
ANR	9586227	Argument	CPUXtensaState		9586035	0					
ANR	9586228	Identifier	CPUXtensaState		9586035	0					
ANR	9586229	Argument	fregs [ i ]		9586035	1					
ANR	9586230	ArrayIndexing	fregs [ i ]		9586035	0					
ANR	9586231	Identifier	fregs		9586035	0					
ANR	9586232	Identifier	i		9586035	1					
ANR	9586233	Argument	fregnames [ i ]		9586035	2					
ANR	9586234	ArrayIndexing	fregnames [ i ]		9586035	0					
ANR	9586235	Identifier	fregnames		9586035	0					
ANR	9586236	Identifier	i		9586035	1					
ANR	9586237	ForStatement	for ( i = 0 ; i < 256 ; ++ i )		9586035	27					
ANR	9586238	ForInit	i = 0 ;	65:9:977:982	9586035	0	True				
ANR	9586239	AssignmentExpression	i = 0		9586035	0		=			
ANR	9586240	Identifier	i		9586035	0					
ANR	9586241	PrimaryExpression	0		9586035	1					
ANR	9586242	Condition	i < 256	65:16:984:990	9586035	1	True				
ANR	9586243	RelationalExpression	i < 256		9586035	0		<			
ANR	9586244	Identifier	i		9586035	0					
ANR	9586245	PrimaryExpression	256		9586035	1					
ANR	9586246	UnaryExpression	++ i	65:25:993:995	9586035	2	True				
ANR	9586247	IncDec	++		9586035	0					
ANR	9586248	Identifier	i		9586035	1					
ANR	9586249	CompoundStatement		63:30:963:963	9586035	3					
ANR	9586250	IfStatement	if ( sregnames [ i ] )		9586035	0					
ANR	9586251	Condition	sregnames [ i ]	67:12:1013:1024	9586035	0	True				
ANR	9586252	ArrayIndexing	sregnames [ i ]		9586035	0					
ANR	9586253	Identifier	sregnames		9586035	0					
ANR	9586254	Identifier	i		9586035	1					
ANR	9586255	CompoundStatement		65:26:992:992	9586035	1					
ANR	9586256	ExpressionStatement	"cpu_SR [ i ] = tcg_global_mem_new_i32 ( TCG_AREG0 , offsetof ( CPUXtensaState , sregs [ i ] ) , sregnames [ i ] )"	69:12:1042:1179	9586035	0	True				
ANR	9586257	AssignmentExpression	"cpu_SR [ i ] = tcg_global_mem_new_i32 ( TCG_AREG0 , offsetof ( CPUXtensaState , sregs [ i ] ) , sregnames [ i ] )"		9586035	0		=			
ANR	9586258	ArrayIndexing	cpu_SR [ i ]		9586035	0					
ANR	9586259	Identifier	cpu_SR		9586035	0					
ANR	9586260	Identifier	i		9586035	1					
ANR	9586261	CallExpression	"tcg_global_mem_new_i32 ( TCG_AREG0 , offsetof ( CPUXtensaState , sregs [ i ] ) , sregnames [ i ] )"		9586035	1					
ANR	9586262	Callee	tcg_global_mem_new_i32		9586035	0					
ANR	9586263	Identifier	tcg_global_mem_new_i32		9586035	0					
ANR	9586264	ArgumentList	TCG_AREG0		9586035	1					
ANR	9586265	Argument	TCG_AREG0		9586035	0					
ANR	9586266	Identifier	TCG_AREG0		9586035	0					
ANR	9586267	Argument	"offsetof ( CPUXtensaState , sregs [ i ] )"		9586035	1					
ANR	9586268	CallExpression	"offsetof ( CPUXtensaState , sregs [ i ] )"		9586035	0					
ANR	9586269	Callee	offsetof		9586035	0					
ANR	9586270	Identifier	offsetof		9586035	0					
ANR	9586271	ArgumentList	CPUXtensaState		9586035	1					
ANR	9586272	Argument	CPUXtensaState		9586035	0					
ANR	9586273	Identifier	CPUXtensaState		9586035	0					
ANR	9586274	Argument	sregs [ i ]		9586035	1					
ANR	9586275	ArrayIndexing	sregs [ i ]		9586035	0					
ANR	9586276	Identifier	sregs		9586035	0					
ANR	9586277	Identifier	i		9586035	1					
ANR	9586278	Argument	sregnames [ i ]		9586035	2					
ANR	9586279	ArrayIndexing	sregnames [ i ]		9586035	0					
ANR	9586280	Identifier	sregnames		9586035	0					
ANR	9586281	Identifier	i		9586035	1					
ANR	9586282	ForStatement	for ( i = 0 ; i < 256 ; ++ i )		9586035	28					
ANR	9586283	ForInit	i = 0 ;	81:9:1211:1216	9586035	0	True				
ANR	9586284	AssignmentExpression	i = 0		9586035	0		=			
ANR	9586285	Identifier	i		9586035	0					
ANR	9586286	PrimaryExpression	0		9586035	1					
ANR	9586287	Condition	i < 256	81:16:1218:1224	9586035	1	True				
ANR	9586288	RelationalExpression	i < 256		9586035	0		<			
ANR	9586289	Identifier	i		9586035	0					
ANR	9586290	PrimaryExpression	256		9586035	1					
ANR	9586291	UnaryExpression	++ i	81:25:1227:1229	9586035	2	True				
ANR	9586292	IncDec	++		9586035	0					
ANR	9586293	Identifier	i		9586035	1					
ANR	9586294	CompoundStatement		79:30:1197:1197	9586035	3					
ANR	9586295	IfStatement	if ( uregnames [ i ] )		9586035	0					
ANR	9586296	Condition	uregnames [ i ]	83:12:1247:1258	9586035	0	True				
ANR	9586297	ArrayIndexing	uregnames [ i ]		9586035	0					
ANR	9586298	Identifier	uregnames		9586035	0					
ANR	9586299	Identifier	i		9586035	1					
ANR	9586300	CompoundStatement		81:26:1226:1226	9586035	1					
ANR	9586301	ExpressionStatement	"cpu_UR [ i ] = tcg_global_mem_new_i32 ( TCG_AREG0 , offsetof ( CPUXtensaState , uregs [ i ] ) , uregnames [ i ] )"	85:12:1276:1413	9586035	0	True				
ANR	9586302	AssignmentExpression	"cpu_UR [ i ] = tcg_global_mem_new_i32 ( TCG_AREG0 , offsetof ( CPUXtensaState , uregs [ i ] ) , uregnames [ i ] )"		9586035	0		=			
ANR	9586303	ArrayIndexing	cpu_UR [ i ]		9586035	0					
ANR	9586304	Identifier	cpu_UR		9586035	0					
ANR	9586305	Identifier	i		9586035	1					
ANR	9586306	CallExpression	"tcg_global_mem_new_i32 ( TCG_AREG0 , offsetof ( CPUXtensaState , uregs [ i ] ) , uregnames [ i ] )"		9586035	1					
ANR	9586307	Callee	tcg_global_mem_new_i32		9586035	0					
ANR	9586308	Identifier	tcg_global_mem_new_i32		9586035	0					
ANR	9586309	ArgumentList	TCG_AREG0		9586035	1					
ANR	9586310	Argument	TCG_AREG0		9586035	0					
ANR	9586311	Identifier	TCG_AREG0		9586035	0					
ANR	9586312	Argument	"offsetof ( CPUXtensaState , uregs [ i ] )"		9586035	1					
ANR	9586313	CallExpression	"offsetof ( CPUXtensaState , uregs [ i ] )"		9586035	0					
ANR	9586314	Callee	offsetof		9586035	0					
ANR	9586315	Identifier	offsetof		9586035	0					
ANR	9586316	ArgumentList	CPUXtensaState		9586035	1					
ANR	9586317	Argument	CPUXtensaState		9586035	0					
ANR	9586318	Identifier	CPUXtensaState		9586035	0					
ANR	9586319	Argument	uregs [ i ]		9586035	1					
ANR	9586320	ArrayIndexing	uregs [ i ]		9586035	0					
ANR	9586321	Identifier	uregs		9586035	0					
ANR	9586322	Identifier	i		9586035	1					
ANR	9586323	Argument	uregnames [ i ]		9586035	2					
ANR	9586324	ArrayIndexing	uregnames [ i ]		9586035	0					
ANR	9586325	Identifier	uregnames		9586035	0					
ANR	9586326	Identifier	i		9586035	1					
ANR	9586327	Statement	define	95:1:1435:1440	9586035	29	True				
ANR	9586328	Statement	GEN_HELPER	95:8:1442:1451	9586035	30	True				
ANR	9586329	Statement	2	95:19:1453:1453	9586035	31	True				
ANR	9586330	Statement	include	97:1:1457:1463	9586035	32	True				
ANR	9586331	Statement	"""helper.h"""	97:9:1465:1474	9586035	33	True				
ANR	9586332	ReturnType	void		9586035	1					
ANR	9586333	Identifier	xtensa_translate_init		9586035	2					
ANR	9586334	ParameterList			9586035	3					
ANR	9586335	CFGEntryNode	ENTRY		9586035		True				
ANR	9586336	CFGExitNode	EXIT		9586035		True				
ANR	9586337	Symbol	* cpu_UR		9586035						
ANR	9586338	Symbol	fregnames		9586035						
ANR	9586339	Symbol	cpu_UR		9586035						
ANR	9586340	Symbol	* cpu_SR		9586035						
ANR	9586341	Symbol	cpu_SR		9586035						
ANR	9586342	Symbol	uregnames		9586035						
ANR	9586343	Symbol	* cpu_R		9586035						
ANR	9586344	Symbol	tcg_global_mem_new_i32		9586035						
ANR	9586345	Symbol	cpu_env		9586035						
ANR	9586346	Symbol	cpu_FR		9586035						
ANR	9586347	Symbol	fregs		9586035						
ANR	9586348	Symbol	tcg_global_reg_new_ptr		9586035						
ANR	9586349	Symbol	* uregs		9586035						
ANR	9586350	Symbol	offsetof		9586035						
ANR	9586351	Symbol	sregs		9586035						
ANR	9586352	Symbol	cpu_R		9586035						
ANR	9586353	Symbol	* regnames		9586035						
ANR	9586354	Symbol	TCG_AREG0		9586035						
ANR	9586355	Symbol	* uregnames		9586035						
ANR	9586356	Symbol	i		9586035						
ANR	9586357	Symbol	regs		9586035						
ANR	9586358	Symbol	CPUXtensaState		9586035						
ANR	9586359	Symbol	regnames		9586035						
ANR	9586360	Symbol	* cpu_FR		9586035						
ANR	9586361	Symbol	uregs		9586035						
ANR	9586362	Symbol	pc		9586035						
ANR	9586363	Symbol	* i		9586035						
ANR	9586364	Symbol	* regs		9586035						
ANR	9586365	Symbol	* fregnames		9586035						
ANR	9586366	Symbol	* sregs		9586035						
ANR	9586367	Symbol	cpu_pc		9586035						
ANR	9586368	Symbol	* sregnames		9586035						
ANR	9586369	Symbol	* fregs		9586035						
ANR	9586370	Symbol	sregnames		9586035						
