Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Wed Nov 17 23:54:03 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -sp High-Performance_1.2V -hsp m -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt ModuloAlarmaTP2_impl_1.tw1 ModuloAlarmaTP2_impl_1_map.udb -gui

-----------------------------------------
Design:          MainModule
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock SERCLK_OUT_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Operating conditions:
--------------------
    Temperature: 85
    Core voltage: 1.14 V

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
i280_4_lut/A	->	i280_4_lut/Z

++++ Loop2
i1_4_lut/Z	->	i1_4_lut_adj_45/Z

++++ Loop3
i282_4_lut/A	->	i282_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "SERCLK_OUT_c"
=======================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock SERCLK_OUT_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From SERCLK_OUT_c                      |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |      100000.000 ns |          0.010 MHz 
OSCInst1/CLKLF (MPW)                    |   (50% duty cycle) |      100000.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 66.453%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/counter_i31/D           |99979.981 ns 
STATE_OUT/serial/counter_i30/D           |99980.259 ns 
STATE_OUT/serial/counter_i29/D           |99980.537 ns 
STATE_OUT/serial/status_out/D            |99980.546 ns 
STATE_OUT/serial/counter_i28/D           |99980.815 ns 
STATE_OUT/serial/counter_i27/D           |99981.093 ns 
STATE_OUT/serial/counter_i26/D           |99981.371 ns 
STATE_OUT/serial/counter_i25/D           |99981.649 ns 
STATE_OUT/serial/counter_i24/D           |99981.927 ns 
STATE_OUT/serial/counter_i23/D           |99982.205 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/counter_i29/D           |    3.092 ns 
STATE_OUT/serial/counter_i30/D           |    3.092 ns 
STATE_OUT/serial/counter_i31/D           |    3.092 ns 
STATE_OUT/serial/counter_i0/D            |    3.092 ns 
STATE_OUT/cont_119__i3/D                 |    3.092 ns 
STATE_OUT/cont_119__i2/D                 |    3.092 ns 
STATE_OUT/cont_119__i1/D                 |    3.092 ns 
STATE_OUT/init_c/D                       |    3.092 ns 
STATE_OUT/cont_119__i0/D                 |    3.092 ns 
Sreg_i2/D                                |    3.092 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
STATE_OUT/serial/status_out/Q           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
SENSOR1_IN                              |                     input
SENSOR2_IN                              |                     input
KB_IN[1]                                |                     input
KB_IN[0]                                |                     input
KB_RECV                                 |                     input
STATUS_OUT                              |                    output
SIREN_OUT                               |                    output
STATUS_SEND                             |                    output
SERCLK_OUT                              |                    output
Sreg[1]                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
Keyboard/counter_121__i11               |                  No Clock
Keyboard/counter_121__i31               |                  No Clock
Keyboard/counter_121__i9                |                  No Clock
Keyboard/counter_121__i29               |                  No Clock
Keyboard/counter_121__i7                |                  No Clock
Keyboard/counter_121__i27               |                  No Clock
Keyboard/counter_121__i1                |                  No Clock
Keyboard/counter_121__i5                |                  No Clock
Keyboard/counter_121__i3                |                  No Clock
Keyboard/counter_121__i25               |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       140
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i31/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 41.9% (route), 58.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99979.981 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  67      
mainTimer/SERCLK_OUT_c                                    NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE           CLK_TO_Q0_DELAY      1.391         5.541  68      
STATE_OUT/serial/init                                     NET DELAY            4.150         9.691  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.168  1       
STATE_OUT/serial/counter_31__N_120[0]                     NET DELAY            2.075        12.243  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        12.601  2       
STATE_OUT/serial/n766                                     NET DELAY            0.000        12.601  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.879  2       
STATE_OUT/serial/n2200                                    NET DELAY            0.000        12.879  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.157  2       
STATE_OUT/serial/n768                                     NET DELAY            0.000        13.157  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.435  2       
STATE_OUT/serial/n2203                                    NET DELAY            0.000        13.435  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.713  2       
STATE_OUT/serial/n770                                     NET DELAY            0.000        13.713  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.991  2       
STATE_OUT/serial/n2206                                    NET DELAY            0.000        13.991  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.269  2       
STATE_OUT/serial/n772                                     NET DELAY            0.000        14.269  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.547  2       
STATE_OUT/serial/n2209                                    NET DELAY            0.000        14.547  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.825  2       
STATE_OUT/serial/n774                                     NET DELAY            0.000        14.825  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.103  2       
STATE_OUT/serial/n2212                                    NET DELAY            0.000        15.103  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.381  2       
STATE_OUT/serial/n776                                     NET DELAY            0.000        15.381  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.659  2       
STATE_OUT/serial/n2215                                    NET DELAY            0.000        15.659  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.937  2       
STATE_OUT/serial/n778                                     NET DELAY            0.000        15.937  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.215  2       
STATE_OUT/serial/n2218                                    NET DELAY            0.000        16.215  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.493  2       
STATE_OUT/serial/n780                                     NET DELAY            0.000        16.493  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.771  2       
STATE_OUT/serial/n2221                                    NET DELAY            0.000        16.771  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.049  2       
STATE_OUT/serial/n782                                     NET DELAY            0.000        17.049  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.327  2       
STATE_OUT/serial/n2224                                    NET DELAY            0.000        17.327  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.605  2       
STATE_OUT/serial/n784                                     NET DELAY            0.000        17.605  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.883  2       
STATE_OUT/serial/n2227                                    NET DELAY            0.000        17.883  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.161  2       
STATE_OUT/serial/n786                                     NET DELAY            0.000        18.161  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.439  2       
STATE_OUT/serial/n2230                                    NET DELAY            0.000        18.439  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.717  2       
STATE_OUT/serial/n788                                     NET DELAY            0.000        18.717  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.995  2       
STATE_OUT/serial/n2233                                    NET DELAY            0.000        18.995  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.273  2       
STATE_OUT/serial/n790                                     NET DELAY            0.000        19.273  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.551  2       
STATE_OUT/serial/n2236                                    NET DELAY            0.000        19.551  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.829  2       
STATE_OUT/serial/n792                                     NET DELAY            0.000        19.829  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.107  2       
STATE_OUT/serial/n2239                                    NET DELAY            0.000        20.107  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        20.385  2       
STATE_OUT/serial/n794                                     NET DELAY            0.000        20.385  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI0->STATE_OUT/serial/sub_11_add_2_add_5_31/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.663  2       
STATE_OUT/serial/n2242                                    NET DELAY            0.000        20.663  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI1->STATE_OUT/serial/sub_11_add_2_add_5_31/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        20.941  2       
STATE_OUT/serial/n796                                     NET DELAY            0.000        20.941  2       
STATE_OUT/serial/sub_11_add_2_add_5_33/D0->STATE_OUT/serial/sub_11_add_2_add_5_33/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        21.418  1       
STATE_OUT/serial/counter_31__N_152[31]                    NET DELAY            2.075        23.493  1       
STATE_OUT/serial/counter_31__I_36_i32_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i32_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        23.970  1       
STATE_OUT/serial/counter_31__N_83[31] ( DI0 )
                                                          NET DELAY            0.000        23.970  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  67      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -23.970  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99979.981  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i30/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 34
Delay Ratio      : 42.5% (route), 57.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99980.259 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  67      
mainTimer/SERCLK_OUT_c                                    NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE           CLK_TO_Q0_DELAY      1.391         5.541  68      
STATE_OUT/serial/init                                     NET DELAY            4.150         9.691  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.168  1       
STATE_OUT/serial/counter_31__N_120[0]                     NET DELAY            2.075        12.243  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        12.601  2       
STATE_OUT/serial/n766                                     NET DELAY            0.000        12.601  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.879  2       
STATE_OUT/serial/n2200                                    NET DELAY            0.000        12.879  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.157  2       
STATE_OUT/serial/n768                                     NET DELAY            0.000        13.157  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.435  2       
STATE_OUT/serial/n2203                                    NET DELAY            0.000        13.435  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.713  2       
STATE_OUT/serial/n770                                     NET DELAY            0.000        13.713  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.991  2       
STATE_OUT/serial/n2206                                    NET DELAY            0.000        13.991  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.269  2       
STATE_OUT/serial/n772                                     NET DELAY            0.000        14.269  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.547  2       
STATE_OUT/serial/n2209                                    NET DELAY            0.000        14.547  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.825  2       
STATE_OUT/serial/n774                                     NET DELAY            0.000        14.825  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.103  2       
STATE_OUT/serial/n2212                                    NET DELAY            0.000        15.103  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.381  2       
STATE_OUT/serial/n776                                     NET DELAY            0.000        15.381  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.659  2       
STATE_OUT/serial/n2215                                    NET DELAY            0.000        15.659  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.937  2       
STATE_OUT/serial/n778                                     NET DELAY            0.000        15.937  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.215  2       
STATE_OUT/serial/n2218                                    NET DELAY            0.000        16.215  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.493  2       
STATE_OUT/serial/n780                                     NET DELAY            0.000        16.493  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.771  2       
STATE_OUT/serial/n2221                                    NET DELAY            0.000        16.771  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.049  2       
STATE_OUT/serial/n782                                     NET DELAY            0.000        17.049  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.327  2       
STATE_OUT/serial/n2224                                    NET DELAY            0.000        17.327  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.605  2       
STATE_OUT/serial/n784                                     NET DELAY            0.000        17.605  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.883  2       
STATE_OUT/serial/n2227                                    NET DELAY            0.000        17.883  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.161  2       
STATE_OUT/serial/n786                                     NET DELAY            0.000        18.161  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.439  2       
STATE_OUT/serial/n2230                                    NET DELAY            0.000        18.439  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.717  2       
STATE_OUT/serial/n788                                     NET DELAY            0.000        18.717  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.995  2       
STATE_OUT/serial/n2233                                    NET DELAY            0.000        18.995  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.273  2       
STATE_OUT/serial/n790                                     NET DELAY            0.000        19.273  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.551  2       
STATE_OUT/serial/n2236                                    NET DELAY            0.000        19.551  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.829  2       
STATE_OUT/serial/n792                                     NET DELAY            0.000        19.829  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.107  2       
STATE_OUT/serial/n2239                                    NET DELAY            0.000        20.107  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        20.385  2       
STATE_OUT/serial/n794                                     NET DELAY            0.000        20.385  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI0->STATE_OUT/serial/sub_11_add_2_add_5_31/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.663  2       
STATE_OUT/serial/n2242                                    NET DELAY            0.000        20.663  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/D1->STATE_OUT/serial/sub_11_add_2_add_5_31/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.140  1       
STATE_OUT/serial/counter_31__N_152[30]                    NET DELAY            2.075        23.215  1       
STATE_OUT/serial/counter_31__I_36_i31_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i31_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        23.692  1       
STATE_OUT/serial/counter_31__N_83[30] ( DI0 )
                                                          NET DELAY            0.000        23.692  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  67      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -23.692  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99980.259  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i29/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 33
Delay Ratio      : 43.1% (route), 56.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99980.537 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  67      
mainTimer/SERCLK_OUT_c                                    NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE           CLK_TO_Q0_DELAY      1.391         5.541  68      
STATE_OUT/serial/init                                     NET DELAY            4.150         9.691  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.168  1       
STATE_OUT/serial/counter_31__N_120[0]                     NET DELAY            2.075        12.243  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        12.601  2       
STATE_OUT/serial/n766                                     NET DELAY            0.000        12.601  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.879  2       
STATE_OUT/serial/n2200                                    NET DELAY            0.000        12.879  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.157  2       
STATE_OUT/serial/n768                                     NET DELAY            0.000        13.157  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.435  2       
STATE_OUT/serial/n2203                                    NET DELAY            0.000        13.435  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.713  2       
STATE_OUT/serial/n770                                     NET DELAY            0.000        13.713  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.991  2       
STATE_OUT/serial/n2206                                    NET DELAY            0.000        13.991  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.269  2       
STATE_OUT/serial/n772                                     NET DELAY            0.000        14.269  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.547  2       
STATE_OUT/serial/n2209                                    NET DELAY            0.000        14.547  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.825  2       
STATE_OUT/serial/n774                                     NET DELAY            0.000        14.825  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.103  2       
STATE_OUT/serial/n2212                                    NET DELAY            0.000        15.103  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.381  2       
STATE_OUT/serial/n776                                     NET DELAY            0.000        15.381  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.659  2       
STATE_OUT/serial/n2215                                    NET DELAY            0.000        15.659  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.937  2       
STATE_OUT/serial/n778                                     NET DELAY            0.000        15.937  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.215  2       
STATE_OUT/serial/n2218                                    NET DELAY            0.000        16.215  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.493  2       
STATE_OUT/serial/n780                                     NET DELAY            0.000        16.493  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.771  2       
STATE_OUT/serial/n2221                                    NET DELAY            0.000        16.771  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.049  2       
STATE_OUT/serial/n782                                     NET DELAY            0.000        17.049  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.327  2       
STATE_OUT/serial/n2224                                    NET DELAY            0.000        17.327  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.605  2       
STATE_OUT/serial/n784                                     NET DELAY            0.000        17.605  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.883  2       
STATE_OUT/serial/n2227                                    NET DELAY            0.000        17.883  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.161  2       
STATE_OUT/serial/n786                                     NET DELAY            0.000        18.161  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.439  2       
STATE_OUT/serial/n2230                                    NET DELAY            0.000        18.439  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.717  2       
STATE_OUT/serial/n788                                     NET DELAY            0.000        18.717  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.995  2       
STATE_OUT/serial/n2233                                    NET DELAY            0.000        18.995  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.273  2       
STATE_OUT/serial/n790                                     NET DELAY            0.000        19.273  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.551  2       
STATE_OUT/serial/n2236                                    NET DELAY            0.000        19.551  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.829  2       
STATE_OUT/serial/n792                                     NET DELAY            0.000        19.829  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.107  2       
STATE_OUT/serial/n2239                                    NET DELAY            0.000        20.107  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        20.385  2       
STATE_OUT/serial/n794                                     NET DELAY            0.000        20.385  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/D0->STATE_OUT/serial/sub_11_add_2_add_5_31/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        20.862  1       
STATE_OUT/serial/counter_31__N_152[29]                    NET DELAY            2.075        22.937  1       
STATE_OUT/serial/counter_31__I_36_i30_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i30_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        23.414  1       
STATE_OUT/serial/counter_31__N_83[29] ( DI0 )
                                                          NET DELAY            0.000        23.414  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  67      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -23.414  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99980.537  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i9/Q  (SLICE)
Path End         : STATE_OUT/serial/status_out/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 8
Delay Ratio      : 75.4% (route), 24.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99980.546 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  67      
mainTimer/SERCLK_OUT_c                                    NET DELAY      4.150         4.150  67      



STATE_OUT/serial/counter_i9/CK->STATE_OUT/serial/counter_i9/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.541  3       
STATE_OUT/serial/counter[9]_2                             NET DELAY        2.075         7.616  3       
STATE_OUT/serial/i6_4_lut/B->STATE_OUT/serial/i6_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         8.093  1       
STATE_OUT/serial/n16                                      NET DELAY        2.075        10.168  1       
STATE_OUT/serial/i8_3_lut/B->STATE_OUT/serial/i8_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        10.645  1       
STATE_OUT/serial/n18                                      NET DELAY        2.075        12.720  1       
STATE_OUT/i1_4_lut/D->STATE_OUT/i1_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY   0.477        13.197  1       
STATE_OUT/n4                                              NET DELAY        2.075        15.272  1       
STATE_OUT/i2_4_lut/B->STATE_OUT/i2_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477        15.749  42      
STATE_OUT/serial/n63                                      NET DELAY        2.075        17.824  42      
STATE_OUT/serial/aux_3__I_0_i4_3_lut/C->STATE_OUT/serial/aux_3__I_0_i4_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        18.301  1       
STATE_OUT/serial/aux_3__N_115[3]                          NET DELAY        2.075        20.376  1       
STATE_OUT/serial/counter_31__N_182[0]_bdd_4_lut/C->STATE_OUT/serial/counter_31__N_182[0]_bdd_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        20.853  1       
STATE_OUT/serial/n1844                                    NET DELAY        2.075        22.928  1       
STATE_OUT/serial/n1844_bdd_4_lut/A->STATE_OUT/serial/n1844_bdd_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        23.405  1       
STATE_OUT/serial/status_out_N_189 ( DI0 )
                                                          NET DELAY        0.000        23.405  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  67      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -23.405  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99980.546  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i28/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 32
Delay Ratio      : 43.7% (route), 56.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99980.815 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  67      
mainTimer/SERCLK_OUT_c                                    NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE           CLK_TO_Q0_DELAY      1.391         5.541  68      
STATE_OUT/serial/init                                     NET DELAY            4.150         9.691  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.168  1       
STATE_OUT/serial/counter_31__N_120[0]                     NET DELAY            2.075        12.243  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        12.601  2       
STATE_OUT/serial/n766                                     NET DELAY            0.000        12.601  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.879  2       
STATE_OUT/serial/n2200                                    NET DELAY            0.000        12.879  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.157  2       
STATE_OUT/serial/n768                                     NET DELAY            0.000        13.157  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.435  2       
STATE_OUT/serial/n2203                                    NET DELAY            0.000        13.435  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.713  2       
STATE_OUT/serial/n770                                     NET DELAY            0.000        13.713  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.991  2       
STATE_OUT/serial/n2206                                    NET DELAY            0.000        13.991  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.269  2       
STATE_OUT/serial/n772                                     NET DELAY            0.000        14.269  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.547  2       
STATE_OUT/serial/n2209                                    NET DELAY            0.000        14.547  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.825  2       
STATE_OUT/serial/n774                                     NET DELAY            0.000        14.825  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.103  2       
STATE_OUT/serial/n2212                                    NET DELAY            0.000        15.103  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.381  2       
STATE_OUT/serial/n776                                     NET DELAY            0.000        15.381  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.659  2       
STATE_OUT/serial/n2215                                    NET DELAY            0.000        15.659  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.937  2       
STATE_OUT/serial/n778                                     NET DELAY            0.000        15.937  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.215  2       
STATE_OUT/serial/n2218                                    NET DELAY            0.000        16.215  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.493  2       
STATE_OUT/serial/n780                                     NET DELAY            0.000        16.493  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.771  2       
STATE_OUT/serial/n2221                                    NET DELAY            0.000        16.771  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.049  2       
STATE_OUT/serial/n782                                     NET DELAY            0.000        17.049  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.327  2       
STATE_OUT/serial/n2224                                    NET DELAY            0.000        17.327  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.605  2       
STATE_OUT/serial/n784                                     NET DELAY            0.000        17.605  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.883  2       
STATE_OUT/serial/n2227                                    NET DELAY            0.000        17.883  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.161  2       
STATE_OUT/serial/n786                                     NET DELAY            0.000        18.161  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.439  2       
STATE_OUT/serial/n2230                                    NET DELAY            0.000        18.439  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.717  2       
STATE_OUT/serial/n788                                     NET DELAY            0.000        18.717  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.995  2       
STATE_OUT/serial/n2233                                    NET DELAY            0.000        18.995  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.273  2       
STATE_OUT/serial/n790                                     NET DELAY            0.000        19.273  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.551  2       
STATE_OUT/serial/n2236                                    NET DELAY            0.000        19.551  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.829  2       
STATE_OUT/serial/n792                                     NET DELAY            0.000        19.829  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.107  2       
STATE_OUT/serial/n2239                                    NET DELAY            0.000        20.107  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/D1->STATE_OUT/serial/sub_11_add_2_add_5_29/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        20.584  1       
STATE_OUT/serial/counter_31__N_152[28]                    NET DELAY            2.075        22.659  1       
STATE_OUT/serial/counter_31__I_36_i29_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i29_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        23.136  1       
STATE_OUT/serial/counter_31__N_83[28] ( DI0 )
                                                          NET DELAY            0.000        23.136  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  67      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -23.136  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99980.815  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i27/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 31
Delay Ratio      : 44.4% (route), 55.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99981.093 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  67      
mainTimer/SERCLK_OUT_c                                    NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE           CLK_TO_Q0_DELAY      1.391         5.541  68      
STATE_OUT/serial/init                                     NET DELAY            4.150         9.691  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.168  1       
STATE_OUT/serial/counter_31__N_120[0]                     NET DELAY            2.075        12.243  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        12.601  2       
STATE_OUT/serial/n766                                     NET DELAY            0.000        12.601  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.879  2       
STATE_OUT/serial/n2200                                    NET DELAY            0.000        12.879  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.157  2       
STATE_OUT/serial/n768                                     NET DELAY            0.000        13.157  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.435  2       
STATE_OUT/serial/n2203                                    NET DELAY            0.000        13.435  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.713  2       
STATE_OUT/serial/n770                                     NET DELAY            0.000        13.713  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.991  2       
STATE_OUT/serial/n2206                                    NET DELAY            0.000        13.991  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.269  2       
STATE_OUT/serial/n772                                     NET DELAY            0.000        14.269  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.547  2       
STATE_OUT/serial/n2209                                    NET DELAY            0.000        14.547  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.825  2       
STATE_OUT/serial/n774                                     NET DELAY            0.000        14.825  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.103  2       
STATE_OUT/serial/n2212                                    NET DELAY            0.000        15.103  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.381  2       
STATE_OUT/serial/n776                                     NET DELAY            0.000        15.381  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.659  2       
STATE_OUT/serial/n2215                                    NET DELAY            0.000        15.659  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.937  2       
STATE_OUT/serial/n778                                     NET DELAY            0.000        15.937  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.215  2       
STATE_OUT/serial/n2218                                    NET DELAY            0.000        16.215  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.493  2       
STATE_OUT/serial/n780                                     NET DELAY            0.000        16.493  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.771  2       
STATE_OUT/serial/n2221                                    NET DELAY            0.000        16.771  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.049  2       
STATE_OUT/serial/n782                                     NET DELAY            0.000        17.049  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.327  2       
STATE_OUT/serial/n2224                                    NET DELAY            0.000        17.327  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.605  2       
STATE_OUT/serial/n784                                     NET DELAY            0.000        17.605  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.883  2       
STATE_OUT/serial/n2227                                    NET DELAY            0.000        17.883  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.161  2       
STATE_OUT/serial/n786                                     NET DELAY            0.000        18.161  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.439  2       
STATE_OUT/serial/n2230                                    NET DELAY            0.000        18.439  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.717  2       
STATE_OUT/serial/n788                                     NET DELAY            0.000        18.717  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.995  2       
STATE_OUT/serial/n2233                                    NET DELAY            0.000        18.995  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.273  2       
STATE_OUT/serial/n790                                     NET DELAY            0.000        19.273  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.551  2       
STATE_OUT/serial/n2236                                    NET DELAY            0.000        19.551  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.829  2       
STATE_OUT/serial/n792                                     NET DELAY            0.000        19.829  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/D0->STATE_OUT/serial/sub_11_add_2_add_5_29/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        20.306  1       
STATE_OUT/serial/counter_31__N_152[27]                    NET DELAY            2.075        22.381  1       
STATE_OUT/serial/counter_31__I_36_i28_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i28_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        22.858  1       
STATE_OUT/serial/counter_31__N_83[27] ( DI0 )
                                                          NET DELAY            0.000        22.858  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  67      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -22.858  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99981.093  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i26/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 30
Delay Ratio      : 45.0% (route), 55.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99981.371 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  67      
mainTimer/SERCLK_OUT_c                                    NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE           CLK_TO_Q0_DELAY      1.391         5.541  68      
STATE_OUT/serial/init                                     NET DELAY            4.150         9.691  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.168  1       
STATE_OUT/serial/counter_31__N_120[0]                     NET DELAY            2.075        12.243  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        12.601  2       
STATE_OUT/serial/n766                                     NET DELAY            0.000        12.601  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.879  2       
STATE_OUT/serial/n2200                                    NET DELAY            0.000        12.879  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.157  2       
STATE_OUT/serial/n768                                     NET DELAY            0.000        13.157  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.435  2       
STATE_OUT/serial/n2203                                    NET DELAY            0.000        13.435  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.713  2       
STATE_OUT/serial/n770                                     NET DELAY            0.000        13.713  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.991  2       
STATE_OUT/serial/n2206                                    NET DELAY            0.000        13.991  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.269  2       
STATE_OUT/serial/n772                                     NET DELAY            0.000        14.269  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.547  2       
STATE_OUT/serial/n2209                                    NET DELAY            0.000        14.547  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.825  2       
STATE_OUT/serial/n774                                     NET DELAY            0.000        14.825  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.103  2       
STATE_OUT/serial/n2212                                    NET DELAY            0.000        15.103  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.381  2       
STATE_OUT/serial/n776                                     NET DELAY            0.000        15.381  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.659  2       
STATE_OUT/serial/n2215                                    NET DELAY            0.000        15.659  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.937  2       
STATE_OUT/serial/n778                                     NET DELAY            0.000        15.937  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.215  2       
STATE_OUT/serial/n2218                                    NET DELAY            0.000        16.215  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.493  2       
STATE_OUT/serial/n780                                     NET DELAY            0.000        16.493  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.771  2       
STATE_OUT/serial/n2221                                    NET DELAY            0.000        16.771  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.049  2       
STATE_OUT/serial/n782                                     NET DELAY            0.000        17.049  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.327  2       
STATE_OUT/serial/n2224                                    NET DELAY            0.000        17.327  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.605  2       
STATE_OUT/serial/n784                                     NET DELAY            0.000        17.605  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.883  2       
STATE_OUT/serial/n2227                                    NET DELAY            0.000        17.883  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.161  2       
STATE_OUT/serial/n786                                     NET DELAY            0.000        18.161  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.439  2       
STATE_OUT/serial/n2230                                    NET DELAY            0.000        18.439  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.717  2       
STATE_OUT/serial/n788                                     NET DELAY            0.000        18.717  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.995  2       
STATE_OUT/serial/n2233                                    NET DELAY            0.000        18.995  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.273  2       
STATE_OUT/serial/n790                                     NET DELAY            0.000        19.273  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.551  2       
STATE_OUT/serial/n2236                                    NET DELAY            0.000        19.551  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/D1->STATE_OUT/serial/sub_11_add_2_add_5_27/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        20.028  1       
STATE_OUT/serial/counter_31__N_152[26]                    NET DELAY            2.075        22.103  1       
STATE_OUT/serial/counter_31__I_36_i27_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i27_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        22.580  1       
STATE_OUT/serial/counter_31__N_83[26] ( DI0 )
                                                          NET DELAY            0.000        22.580  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  67      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -22.580  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99981.371  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i25/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 29
Delay Ratio      : 45.7% (route), 54.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99981.649 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  67      
mainTimer/SERCLK_OUT_c                                    NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE           CLK_TO_Q0_DELAY      1.391         5.541  68      
STATE_OUT/serial/init                                     NET DELAY            4.150         9.691  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.168  1       
STATE_OUT/serial/counter_31__N_120[0]                     NET DELAY            2.075        12.243  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        12.601  2       
STATE_OUT/serial/n766                                     NET DELAY            0.000        12.601  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.879  2       
STATE_OUT/serial/n2200                                    NET DELAY            0.000        12.879  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.157  2       
STATE_OUT/serial/n768                                     NET DELAY            0.000        13.157  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.435  2       
STATE_OUT/serial/n2203                                    NET DELAY            0.000        13.435  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.713  2       
STATE_OUT/serial/n770                                     NET DELAY            0.000        13.713  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.991  2       
STATE_OUT/serial/n2206                                    NET DELAY            0.000        13.991  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.269  2       
STATE_OUT/serial/n772                                     NET DELAY            0.000        14.269  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.547  2       
STATE_OUT/serial/n2209                                    NET DELAY            0.000        14.547  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.825  2       
STATE_OUT/serial/n774                                     NET DELAY            0.000        14.825  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.103  2       
STATE_OUT/serial/n2212                                    NET DELAY            0.000        15.103  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.381  2       
STATE_OUT/serial/n776                                     NET DELAY            0.000        15.381  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.659  2       
STATE_OUT/serial/n2215                                    NET DELAY            0.000        15.659  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.937  2       
STATE_OUT/serial/n778                                     NET DELAY            0.000        15.937  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.215  2       
STATE_OUT/serial/n2218                                    NET DELAY            0.000        16.215  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.493  2       
STATE_OUT/serial/n780                                     NET DELAY            0.000        16.493  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.771  2       
STATE_OUT/serial/n2221                                    NET DELAY            0.000        16.771  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.049  2       
STATE_OUT/serial/n782                                     NET DELAY            0.000        17.049  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.327  2       
STATE_OUT/serial/n2224                                    NET DELAY            0.000        17.327  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.605  2       
STATE_OUT/serial/n784                                     NET DELAY            0.000        17.605  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.883  2       
STATE_OUT/serial/n2227                                    NET DELAY            0.000        17.883  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.161  2       
STATE_OUT/serial/n786                                     NET DELAY            0.000        18.161  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.439  2       
STATE_OUT/serial/n2230                                    NET DELAY            0.000        18.439  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.717  2       
STATE_OUT/serial/n788                                     NET DELAY            0.000        18.717  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.995  2       
STATE_OUT/serial/n2233                                    NET DELAY            0.000        18.995  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.273  2       
STATE_OUT/serial/n790                                     NET DELAY            0.000        19.273  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/D0->STATE_OUT/serial/sub_11_add_2_add_5_27/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        19.750  1       
STATE_OUT/serial/counter_31__N_152[25]                    NET DELAY            2.075        21.825  1       
STATE_OUT/serial/counter_31__I_36_i26_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i26_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        22.302  1       
STATE_OUT/serial/counter_31__N_83[25] ( DI0 )
                                                          NET DELAY            0.000        22.302  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  67      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -22.302  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99981.649  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i24/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 28
Delay Ratio      : 46.4% (route), 53.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99981.927 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  67      
mainTimer/SERCLK_OUT_c                                    NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE           CLK_TO_Q0_DELAY      1.391         5.541  68      
STATE_OUT/serial/init                                     NET DELAY            4.150         9.691  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.168  1       
STATE_OUT/serial/counter_31__N_120[0]                     NET DELAY            2.075        12.243  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        12.601  2       
STATE_OUT/serial/n766                                     NET DELAY            0.000        12.601  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.879  2       
STATE_OUT/serial/n2200                                    NET DELAY            0.000        12.879  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.157  2       
STATE_OUT/serial/n768                                     NET DELAY            0.000        13.157  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.435  2       
STATE_OUT/serial/n2203                                    NET DELAY            0.000        13.435  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.713  2       
STATE_OUT/serial/n770                                     NET DELAY            0.000        13.713  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.991  2       
STATE_OUT/serial/n2206                                    NET DELAY            0.000        13.991  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.269  2       
STATE_OUT/serial/n772                                     NET DELAY            0.000        14.269  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.547  2       
STATE_OUT/serial/n2209                                    NET DELAY            0.000        14.547  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.825  2       
STATE_OUT/serial/n774                                     NET DELAY            0.000        14.825  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.103  2       
STATE_OUT/serial/n2212                                    NET DELAY            0.000        15.103  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.381  2       
STATE_OUT/serial/n776                                     NET DELAY            0.000        15.381  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.659  2       
STATE_OUT/serial/n2215                                    NET DELAY            0.000        15.659  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.937  2       
STATE_OUT/serial/n778                                     NET DELAY            0.000        15.937  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.215  2       
STATE_OUT/serial/n2218                                    NET DELAY            0.000        16.215  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.493  2       
STATE_OUT/serial/n780                                     NET DELAY            0.000        16.493  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.771  2       
STATE_OUT/serial/n2221                                    NET DELAY            0.000        16.771  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.049  2       
STATE_OUT/serial/n782                                     NET DELAY            0.000        17.049  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.327  2       
STATE_OUT/serial/n2224                                    NET DELAY            0.000        17.327  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.605  2       
STATE_OUT/serial/n784                                     NET DELAY            0.000        17.605  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.883  2       
STATE_OUT/serial/n2227                                    NET DELAY            0.000        17.883  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.161  2       
STATE_OUT/serial/n786                                     NET DELAY            0.000        18.161  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.439  2       
STATE_OUT/serial/n2230                                    NET DELAY            0.000        18.439  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.717  2       
STATE_OUT/serial/n788                                     NET DELAY            0.000        18.717  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.995  2       
STATE_OUT/serial/n2233                                    NET DELAY            0.000        18.995  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/D1->STATE_OUT/serial/sub_11_add_2_add_5_25/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        19.472  1       
STATE_OUT/serial/counter_31__N_152[24]                    NET DELAY            2.075        21.547  1       
STATE_OUT/serial/counter_31__I_36_i25_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i25_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        22.024  1       
STATE_OUT/serial/counter_31__N_83[24] ( DI0 )
                                                          NET DELAY            0.000        22.024  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  67      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -22.024  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99981.927  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i23/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 27
Delay Ratio      : 47.2% (route), 52.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99982.205 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  67      
mainTimer/SERCLK_OUT_c                                    NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE           CLK_TO_Q0_DELAY      1.391         5.541  68      
STATE_OUT/serial/init                                     NET DELAY            4.150         9.691  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.168  1       
STATE_OUT/serial/counter_31__N_120[0]                     NET DELAY            2.075        12.243  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        12.601  2       
STATE_OUT/serial/n766                                     NET DELAY            0.000        12.601  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.879  2       
STATE_OUT/serial/n2200                                    NET DELAY            0.000        12.879  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.157  2       
STATE_OUT/serial/n768                                     NET DELAY            0.000        13.157  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.435  2       
STATE_OUT/serial/n2203                                    NET DELAY            0.000        13.435  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.713  2       
STATE_OUT/serial/n770                                     NET DELAY            0.000        13.713  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.991  2       
STATE_OUT/serial/n2206                                    NET DELAY            0.000        13.991  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.269  2       
STATE_OUT/serial/n772                                     NET DELAY            0.000        14.269  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.547  2       
STATE_OUT/serial/n2209                                    NET DELAY            0.000        14.547  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.825  2       
STATE_OUT/serial/n774                                     NET DELAY            0.000        14.825  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.103  2       
STATE_OUT/serial/n2212                                    NET DELAY            0.000        15.103  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.381  2       
STATE_OUT/serial/n776                                     NET DELAY            0.000        15.381  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.659  2       
STATE_OUT/serial/n2215                                    NET DELAY            0.000        15.659  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.937  2       
STATE_OUT/serial/n778                                     NET DELAY            0.000        15.937  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.215  2       
STATE_OUT/serial/n2218                                    NET DELAY            0.000        16.215  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.493  2       
STATE_OUT/serial/n780                                     NET DELAY            0.000        16.493  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.771  2       
STATE_OUT/serial/n2221                                    NET DELAY            0.000        16.771  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.049  2       
STATE_OUT/serial/n782                                     NET DELAY            0.000        17.049  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.327  2       
STATE_OUT/serial/n2224                                    NET DELAY            0.000        17.327  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.605  2       
STATE_OUT/serial/n784                                     NET DELAY            0.000        17.605  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.883  2       
STATE_OUT/serial/n2227                                    NET DELAY            0.000        17.883  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.161  2       
STATE_OUT/serial/n786                                     NET DELAY            0.000        18.161  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.439  2       
STATE_OUT/serial/n2230                                    NET DELAY            0.000        18.439  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.717  2       
STATE_OUT/serial/n788                                     NET DELAY            0.000        18.717  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/D0->STATE_OUT/serial/sub_11_add_2_add_5_25/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        19.194  1       
STATE_OUT/serial/counter_31__N_152[23]                    NET DELAY            2.075        21.269  1       
STATE_OUT/serial/counter_31__I_36_i24_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i24_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        21.746  1       
STATE_OUT/serial/counter_31__N_83[23] ( DI0 )
                                                          NET DELAY            0.000        21.746  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000    100000.000  67      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -21.746  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99982.205  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i29/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i29/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150         4.150  68      



STATE_OUT/serial/counter_i29/CK->STATE_OUT/serial/counter_i29/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768         4.918  3       
STATE_OUT/serial/counter[29]                              NET DELAY        2.075         6.993  3       
STATE_OUT/serial/counter_31__I_36_i30_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i30_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.249         7.242  1       
STATE_OUT/serial/counter_31__N_83[29] ( DI0 )
                                                          NET DELAY        0.000         7.242  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150         4.150  68      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           7.242  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i30/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i30/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150         4.150  68      



STATE_OUT/serial/counter_i30/CK->STATE_OUT/serial/counter_i30/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768         4.918  3       
STATE_OUT/serial/counter[30]                              NET DELAY        2.075         6.993  3       
STATE_OUT/serial/counter_31__I_36_i31_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i31_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.249         7.242  1       
STATE_OUT/serial/counter_31__N_83[30] ( DI0 )
                                                          NET DELAY        0.000         7.242  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150         4.150  68      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           7.242  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i31/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i31/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150         4.150  68      



STATE_OUT/serial/counter_i31/CK->STATE_OUT/serial/counter_i31/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768         4.918  3       
STATE_OUT/serial/counter[31]                              NET DELAY        2.075         6.993  3       
STATE_OUT/serial/counter_31__I_36_i32_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i32_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.249         7.242  1       
STATE_OUT/serial/counter_31__N_83[31] ( DI0 )
                                                          NET DELAY        0.000         7.242  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150         4.150  68      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           7.242  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (SLICE)
Path End         : STATE_OUT/serial/counter_i0/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150         4.150  68      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768         4.918  3       
STATE_OUT/serial/counter[0]                               NET DELAY        2.075         6.993  3       
STATE_OUT/serial/counter_31__I_36_i1_3_lut_4_lut/B->STATE_OUT/serial/counter_31__I_36_i1_3_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.249         7.242  1       
STATE_OUT/serial/counter_31__N_83[0] ( DI0 )
                                                          NET DELAY        0.000         7.242  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150         4.150  68      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           7.242  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_119__i3/Q  (SLICE)
Path End         : STATE_OUT/cont_119__i3/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150         4.150  68      



STATE_OUT/cont_119__i3/CK->STATE_OUT/cont_119__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768         4.918  2       
STATE_OUT/cont[3]                                         NET DELAY        2.075         6.993  2       
STATE_OUT/i650_3_lut/A->STATE_OUT/i650_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.249         7.242  1       
STATE_OUT/n21[3] ( DI0 )                                  NET DELAY        0.000         7.242  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150         4.150  68      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           7.242  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/waiting_c/Q  (SLICE)
Path End         : STATE_OUT/cont_119__i2/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c                                    NET DELAY      4.150         4.150  68      



STATE_OUT/waiting_c/CK->STATE_OUT/waiting_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768         4.918  6       
STATE_OUT/serial/waiting                                  NET DELAY        2.075         6.993  6       
STATE_OUT/i643_2_lut_4_lut/B->STATE_OUT/i643_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.249         7.242  1       
STATE_OUT/n21[2] ( DI0 )                                  NET DELAY        0.000         7.242  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150         4.150  68      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           7.242  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/waiting_c/Q  (SLICE)
Path End         : STATE_OUT/cont_119__i1/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c                                    NET DELAY      4.150         4.150  68      



STATE_OUT/waiting_c/CK->STATE_OUT/waiting_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768         4.918  6       
STATE_OUT/serial/waiting                                  NET DELAY        2.075         6.993  6       
STATE_OUT/i636_2_lut_3_lut/A->STATE_OUT/i636_2_lut_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.249         7.242  1       
STATE_OUT/n21[1] ( DI0 )                                  NET DELAY        0.000         7.242  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150         4.150  68      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           7.242  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/waiting_c/Q  (SLICE)
Path End         : STATE_OUT/init_c/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c                                    NET DELAY      4.150         4.150  68      



STATE_OUT/waiting_c/CK->STATE_OUT/waiting_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768         4.918  6       
STATE_OUT/serial/waiting                                  NET DELAY        2.075         6.993  6       
STATE_OUT/serial/i578_4_lut_4_lut/D->STATE_OUT/serial/i578_4_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY   0.249         7.242  1       
STATE_OUT/serial/n355 ( DI0 )                             NET DELAY        0.000         7.242  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150         4.150  68      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           7.242  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/waiting_c/Q  (SLICE)
Path End         : STATE_OUT/cont_119__i0/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c                                    NET DELAY      4.150         4.150  68      



STATE_OUT/waiting_c/CK->STATE_OUT/waiting_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768         4.918  6       
STATE_OUT/serial/waiting                                  NET DELAY        2.075         6.993  6       
STATE_OUT/i628_2_lut/A->STATE_OUT/i628_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.249         7.242  1       
STATE_OUT/n21[0] ( DI0 )                                  NET DELAY        0.000         7.242  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150         4.150  68      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           7.242  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (SLICE)
Path End         : Sreg_i2/D  (SLICE)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.092 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c                                    NET DELAY      4.150         4.150  68      



mainTimer/state/CK->mainTimer/state/Q     SLICE           CLK_TO_Q0_DELAY  0.768         4.918  25      
mainTimer/TIME_OUT                                        NET DELAY        2.075         6.993  25      
SLICE_55/A0->SLICE_55/F0                  SLICE           A0_TO_F0_DELAY   0.249         7.242  1       
Snext[1]$n9 ( DI0 )                                       NET DELAY        0.000         7.242  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC           CLOCK LATENCY  0.000         0.000  68      
mainTimer/SERCLK_OUT_c ( CLK )                            NET DELAY      4.150         4.150  68      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           7.242  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.092  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

