<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>LDRD (literal) -- AArch32</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">LDRD (literal)</h2><p class="desc"><p class="aml">Load Register Dual (literal) calculates an address from the PC value and an immediate offset, loads two words from memory, and writes them to two registers. For information about memory accesses see <a class="armarm-xref" title="Reference to Armv8 ARM section">Memory accesses</a>.</p></p><p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      )
      .
    </p><h3 class="classheading"><a id="a1" name="a1"></a>A1</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">(1)</td><td class="lr">U</td><td class="lr">1</td><td class="lr">(0)</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">imm4H</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="lr" colspan="4">imm4L</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">A1</h4><p class="asm-code"><a id="LDRD_l_A1" name="LDRD_l_A1"></a>LDRD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} <a href="#rt_1" title="First general-purpose register to be transferred (field &quot;Rt&quot;)">&lt;Rt></a>, <a href="#rt2_1" title="Second general-purpose register to be transferred">&lt;Rt2></a>, <a href="#label_1" title="The label of literal data item that is to be loaded into {syntax{&lt;Rt>}}">&lt;label></a>
        //
      
        (Normal form)
      </p><p class="asm-code"><a id="LDRD_l_A1" name="LDRD_l_A1"></a>LDRD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} <a href="#rt_1" title="First general-purpose register to be transferred (field &quot;Rt&quot;)">&lt;Rt></a>, <a href="#rt2_1" title="Second general-purpose register to be transferred">&lt;Rt2></a>, [PC, #<a href="#_plusminus_" title="Specifies the offset is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#imm_1" title="8-bit unsigned immediate byte offset [0-255] (field &quot;imm4H:imm4L&quot;)">&lt;imm></a>]
        //
      
        (Alternative form)
      </p></div><p class="pseudocode">if Rt&lt;0> == '1' then UNPREDICTABLE;
t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);  t2 = t+1;  imm32 = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm4H:imm4L, 32);  add = (U == '1');
if t2 == 15 then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">Rt&lt;0> == '1'</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction executes with the additional decode: t&lt;0> = '0';.</li><li>The instruction executes with the additional decode: t2 = t;.</li><li>The instruction executes as described, with no change to its behavior and no additional side-effects. This does not apply when Rt == '1111'.</li></ul><p>If <span class="pseudocode">P == '0' || W == '1'</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction executes as if P == 1 and W == 0.'</li></ul><h3 class="classheading"><a id="t1" name="t1"></a>T1</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">1</td><td class="lr">W</td><td class="lr">1</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T1<span class="bitdiff"> (!(P == 0 &amp;&amp; W == 0))</span></h4><p class="asm-code"><a id="LDRD_l_T1" name="LDRD_l_T1"></a>LDRD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} <a href="#rt" title="First general-purpose register to be transferred (field &quot;Rt&quot;)">&lt;Rt></a>, <a href="#rt2" title="Second general-purpose register to be transferred (field &quot;Rt2&quot;)">&lt;Rt2></a>, <a href="#label" title="The label of literal data item that is to be loaded into {syntax{&lt;Rt>}}">&lt;label></a>
        //
      
        (Normal form)
      </p><p class="asm-code"><a id="LDRD_l_T1" name="LDRD_l_T1"></a>LDRD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} <a href="#rt" title="First general-purpose register to be transferred (field &quot;Rt&quot;)">&lt;Rt></a>, <a href="#rt2" title="Second general-purpose register to be transferred (field &quot;Rt2&quot;)">&lt;Rt2></a>, [PC, #<a href="#_plusminus_" title="Specifies the offset is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#imm" title="Optional 8-bit unsigned immediate byte offset [0-255], default 0 (field &quot;imm8&quot;)">&lt;imm></a>]
        //
      
        (Alternative form)
      </p></div><p class="pseudocode">if P == '0' &amp;&amp; W == '0' then SEE "Related encodings";
t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);  t2 = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt2);
imm32 = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm8:'00', 32);  add = (U == '1');
if t == 15 || t2 == 15 || t == t2 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13
if W == '1' then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">t == t2</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The load instruction executes but the destination register takes an <span class="arm-defined-word">unknown</span> value.</li></ul><p>If <span class="pseudocode">W == '1'</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction executes without writeback of the base address.</li><li>The instruction uses post-indexed addressing when P == '0' and uses pre-indexed addressing otherwise. The instruction is handled as described in <a class="armarm-xref" title="Reference to Armv8 ARM section">Using R15</a>.</li></ul><p class="encoding-notes"><p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>.</p><p class="aml">Related encodings: <a class="armarm-xref" title="Reference to Armv8 ARM section">Load/Store dual, Load/Store-Exclusive, Load-Acquire/Store-Release, table branch</a>.</p></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;c></td><td><a id="c" name="c"></a><p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;q></td><td><a id="q" name="q"></a><p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Rt></td><td><a id="rt_1" name="rt_1"></a><p class="aml">For encoding A1: is the first general-purpose register to be transferred, encoded in the "Rt" field. This register must be even-numbered and not R14.</p></td></tr><tr><td></td><td><a id="rt" name="rt"></a><p class="aml">For encoding T1: is the first general-purpose register to be transferred, encoded in the "Rt" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Rt2></td><td><a id="rt2_1" name="rt2_1"></a><p class="aml">For encoding A1: is the second general-purpose register to be transferred. This register must be &lt;R(t+1)>.</p></td></tr><tr><td></td><td><a id="rt2" name="rt2"></a><p class="aml">For encoding T1: is the second general-purpose register to be transferred, encoded in the "Rt2" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;label></td><td><a id="label_1" name="label_1"></a><p class="aml">For encoding A1: the label of the literal data item that is to be loaded into &lt;Rt>. The assembler calculates the required value of the offset from the Align(PC, 4) value of the instruction to this label. Any value in the range -255 to 255 is permitted.</p><p class="aml">If the offset is zero or positive, imm32 is equal to the offset and add == TRUE, encoded as U == 1. If the offset is negative, imm32 is equal to minus the offset and add == FALSE, encoded as U == 0.</p></td></tr><tr><td></td><td><a id="label" name="label"></a><p class="aml">For encoding T1: the label of the literal data item that is to be loaded into &lt;Rt>. The assembler calculates the required value of the offset from the Align(PC, 4) value of the instruction to this label. Permitted values of the offset are multiples of 4 in the range -1020 to 1020.</p><p class="aml">If the offset is zero or positive, imm32 is equal to the offset and add == TRUE, encoded as U == 1.</p><p class="aml">If the offset is negative, imm32 is equal to minus the offset and add == FALSE, encoded as U == 0.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>+/-</td><td><a id="_plusminus_" name="_plusminus_"></a>
        Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">U</th><th class="symbol">+/-</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">-</td></tr><tr><td class="bitfield">1</td><td class="symbol">+</td></tr></tbody></table></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm></td><td><a id="imm_1" name="imm_1"></a><p class="aml">For encoding A1: is the 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm4H:imm4L" field.</p></td></tr><tr><td></td><td><a id="imm" name="imm"></a><p class="aml">For encoding T1: is the optional 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 and encoded in the "imm8" field.</p></td></tr></table></div><p class="syntax-notes"><p class="aml">The alternative syntax permits the addition or subtraction of the offset and the immediate offset to be specified separately, including permitting a subtraction of 0 that cannot be specified using the normal syntax. For more information, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Use of labels in UAL instruction syntax</a>.</p></p><div class="ps" psname="execute"><a id="execute" name="execute"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();
    address = if add then (<a href="shared_pseudocode.html#impl-shared.Align.2" title="function: integer Align(integer x, integer y)">Align</a>(<a href="shared_pseudocode.html#impl-aarch32.PC.read.none" title="accessor: bits(32) PC">PC</a>,4) + imm32) else (<a href="shared_pseudocode.html#impl-shared.Align.2" title="function: integer Align(integer x, integer y)">Align</a>(<a href="shared_pseudocode.html#impl-aarch32.PC.read.none" title="accessor: bits(32) PC">PC</a>,4) - imm32);
    if address == <a href="shared_pseudocode.html#impl-shared.Align.2" title="function: integer Align(integer x, integer y)">Align</a>(address, 8) then
        data = <a href="shared_pseudocode.html#impl-aarch32.MemA.read.2" title="accessor: bits(8*size) MemA[bits(32) address, integer size]">MemA</a>[address,8];
        if <a href="shared_pseudocode.html#impl-shared.BigEndian.1" title="function: boolean BigEndian(AccType acctype)">BigEndian</a><ins>(</ins><del>() then</del><a href="shared_pseudocode.html#AccType_ATOMIC" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_ORDEREDATOMIC, AccType_ORDEREDATOMICRW, AccType_ATOMICLS64, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_TTW, AccType_NONFAULT, AccType_CNOTFIRST, AccType_NV2REGISTER,   AccType_DC, AccType_DC_UNPRIV, AccType_IC, AccType_DCZVA, AccType_AT}"><ins>AccType_ATOMIC</ins></a><ins>) then
            </ins><a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[t] = data&lt;63:32>;
            <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[t2] = data&lt;31:0>;
        else
            <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[t] = data&lt;31:0>;
            <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[t2] = data&lt;63:32>;
    else
        <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[t] = <a href="shared_pseudocode.html#impl-aarch32.MemA.read.2" title="accessor: bits(8*size) MemA[bits(32) address, integer size]">MemA</a>[address,4];
        <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[t2] = <a href="shared_pseudocode.html#impl-aarch32.MemA.read.2" title="accessor: bits(8*size) MemA[bits(32) address, integer size]">MemA</a>[address+4,4];</p></div><h3>Operational information</h3><p class="aml">If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.</p><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa <ins>v01_19</ins><del>v01_15</del>, pseudocode <ins>v2020-09_xml</ins><del>v2020-06_rel</del>, sve <ins>v2020-09_rc3</ins><del>v2020-06-29-gc9614a3</del>
      ; Build timestamp: <ins>2020-09-30T21</ins><del>2020-07-03T11</del>:<ins>35</ins><del>36</del>
    </p><p class="copyconf">
      Copyright Â© 2010-2020 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>