`timescale 1ns/1ns

module FA(S,CO,A,B,Cin);
  input A,B,Cin;
  output S,CO;
  wire [2:0]l;
  
  xor #2 u1(S,A,B,Cin);
  xor #2 u2(l[0],A,B);
  and #2 u3(l[1],Cin,l[0]);
  and #2 u4(l[2],A,B);
  or  #2 u5(CO,l[1],l[2]);
  
endmodule
