#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd1a040 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd1a1d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xd0b2d0 .functor NOT 1, L_0xd78730, C4<0>, C4<0>, C4<0>;
L_0xd78510 .functor XOR 2, L_0xd783d0, L_0xd78470, C4<00>, C4<00>;
L_0xd78620 .functor XOR 2, L_0xd78510, L_0xd78580, C4<00>, C4<00>;
v0xd6fa60_0 .net *"_ivl_10", 1 0, L_0xd78580;  1 drivers
v0xd6fb60_0 .net *"_ivl_12", 1 0, L_0xd78620;  1 drivers
v0xd6fc40_0 .net *"_ivl_2", 1 0, L_0xd72d80;  1 drivers
v0xd6fd00_0 .net *"_ivl_4", 1 0, L_0xd783d0;  1 drivers
v0xd6fde0_0 .net *"_ivl_6", 1 0, L_0xd78470;  1 drivers
v0xd6ff10_0 .net *"_ivl_8", 1 0, L_0xd78510;  1 drivers
v0xd6fff0_0 .net "a", 0 0, v0xd6a3a0_0;  1 drivers
v0xd70090_0 .net "b", 0 0, v0xd6a440_0;  1 drivers
v0xd70130_0 .net "c", 0 0, v0xd6a4e0_0;  1 drivers
v0xd701d0_0 .var "clk", 0 0;
v0xd70270_0 .net "d", 0 0, v0xd6a620_0;  1 drivers
v0xd70310_0 .net "out_pos_dut", 0 0, L_0xd78020;  1 drivers
v0xd703b0_0 .net "out_pos_ref", 0 0, L_0xd718e0;  1 drivers
v0xd70450_0 .net "out_sop_dut", 0 0, L_0xd75110;  1 drivers
v0xd704f0_0 .net "out_sop_ref", 0 0, L_0xd44b50;  1 drivers
v0xd70590_0 .var/2u "stats1", 223 0;
v0xd70630_0 .var/2u "strobe", 0 0;
v0xd706d0_0 .net "tb_match", 0 0, L_0xd78730;  1 drivers
v0xd707a0_0 .net "tb_mismatch", 0 0, L_0xd0b2d0;  1 drivers
v0xd70840_0 .net "wavedrom_enable", 0 0, v0xd6a8f0_0;  1 drivers
v0xd70910_0 .net "wavedrom_title", 511 0, v0xd6a990_0;  1 drivers
L_0xd72d80 .concat [ 1 1 0 0], L_0xd718e0, L_0xd44b50;
L_0xd783d0 .concat [ 1 1 0 0], L_0xd718e0, L_0xd44b50;
L_0xd78470 .concat [ 1 1 0 0], L_0xd78020, L_0xd75110;
L_0xd78580 .concat [ 1 1 0 0], L_0xd718e0, L_0xd44b50;
L_0xd78730 .cmp/eeq 2, L_0xd72d80, L_0xd78620;
S_0xd1a360 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xd1a1d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd0b6b0 .functor AND 1, v0xd6a4e0_0, v0xd6a620_0, C4<1>, C4<1>;
L_0xd0ba90 .functor NOT 1, v0xd6a3a0_0, C4<0>, C4<0>, C4<0>;
L_0xd0be70 .functor NOT 1, v0xd6a440_0, C4<0>, C4<0>, C4<0>;
L_0xd0c0f0 .functor AND 1, L_0xd0ba90, L_0xd0be70, C4<1>, C4<1>;
L_0xd24ce0 .functor AND 1, L_0xd0c0f0, v0xd6a4e0_0, C4<1>, C4<1>;
L_0xd44b50 .functor OR 1, L_0xd0b6b0, L_0xd24ce0, C4<0>, C4<0>;
L_0xd70d60 .functor NOT 1, v0xd6a440_0, C4<0>, C4<0>, C4<0>;
L_0xd70dd0 .functor OR 1, L_0xd70d60, v0xd6a620_0, C4<0>, C4<0>;
L_0xd70ee0 .functor AND 1, v0xd6a4e0_0, L_0xd70dd0, C4<1>, C4<1>;
L_0xd70fa0 .functor NOT 1, v0xd6a3a0_0, C4<0>, C4<0>, C4<0>;
L_0xd71070 .functor OR 1, L_0xd70fa0, v0xd6a440_0, C4<0>, C4<0>;
L_0xd710e0 .functor AND 1, L_0xd70ee0, L_0xd71070, C4<1>, C4<1>;
L_0xd71260 .functor NOT 1, v0xd6a440_0, C4<0>, C4<0>, C4<0>;
L_0xd712d0 .functor OR 1, L_0xd71260, v0xd6a620_0, C4<0>, C4<0>;
L_0xd711f0 .functor AND 1, v0xd6a4e0_0, L_0xd712d0, C4<1>, C4<1>;
L_0xd71460 .functor NOT 1, v0xd6a3a0_0, C4<0>, C4<0>, C4<0>;
L_0xd71560 .functor OR 1, L_0xd71460, v0xd6a620_0, C4<0>, C4<0>;
L_0xd71620 .functor AND 1, L_0xd711f0, L_0xd71560, C4<1>, C4<1>;
L_0xd717d0 .functor XNOR 1, L_0xd710e0, L_0xd71620, C4<0>, C4<0>;
v0xd0ac00_0 .net *"_ivl_0", 0 0, L_0xd0b6b0;  1 drivers
v0xd0b000_0 .net *"_ivl_12", 0 0, L_0xd70d60;  1 drivers
v0xd0b3e0_0 .net *"_ivl_14", 0 0, L_0xd70dd0;  1 drivers
v0xd0b7c0_0 .net *"_ivl_16", 0 0, L_0xd70ee0;  1 drivers
v0xd0bba0_0 .net *"_ivl_18", 0 0, L_0xd70fa0;  1 drivers
v0xd0bf80_0 .net *"_ivl_2", 0 0, L_0xd0ba90;  1 drivers
v0xd0c200_0 .net *"_ivl_20", 0 0, L_0xd71070;  1 drivers
v0xd68910_0 .net *"_ivl_24", 0 0, L_0xd71260;  1 drivers
v0xd689f0_0 .net *"_ivl_26", 0 0, L_0xd712d0;  1 drivers
v0xd68ad0_0 .net *"_ivl_28", 0 0, L_0xd711f0;  1 drivers
v0xd68bb0_0 .net *"_ivl_30", 0 0, L_0xd71460;  1 drivers
v0xd68c90_0 .net *"_ivl_32", 0 0, L_0xd71560;  1 drivers
v0xd68d70_0 .net *"_ivl_36", 0 0, L_0xd717d0;  1 drivers
L_0x7f47d6977018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd68e30_0 .net *"_ivl_38", 0 0, L_0x7f47d6977018;  1 drivers
v0xd68f10_0 .net *"_ivl_4", 0 0, L_0xd0be70;  1 drivers
v0xd68ff0_0 .net *"_ivl_6", 0 0, L_0xd0c0f0;  1 drivers
v0xd690d0_0 .net *"_ivl_8", 0 0, L_0xd24ce0;  1 drivers
v0xd691b0_0 .net "a", 0 0, v0xd6a3a0_0;  alias, 1 drivers
v0xd69270_0 .net "b", 0 0, v0xd6a440_0;  alias, 1 drivers
v0xd69330_0 .net "c", 0 0, v0xd6a4e0_0;  alias, 1 drivers
v0xd693f0_0 .net "d", 0 0, v0xd6a620_0;  alias, 1 drivers
v0xd694b0_0 .net "out_pos", 0 0, L_0xd718e0;  alias, 1 drivers
v0xd69570_0 .net "out_sop", 0 0, L_0xd44b50;  alias, 1 drivers
v0xd69630_0 .net "pos0", 0 0, L_0xd710e0;  1 drivers
v0xd696f0_0 .net "pos1", 0 0, L_0xd71620;  1 drivers
L_0xd718e0 .functor MUXZ 1, L_0x7f47d6977018, L_0xd710e0, L_0xd717d0, C4<>;
S_0xd69870 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xd1a1d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xd6a3a0_0 .var "a", 0 0;
v0xd6a440_0 .var "b", 0 0;
v0xd6a4e0_0 .var "c", 0 0;
v0xd6a580_0 .net "clk", 0 0, v0xd701d0_0;  1 drivers
v0xd6a620_0 .var "d", 0 0;
v0xd6a710_0 .var/2u "fail", 0 0;
v0xd6a7b0_0 .var/2u "fail1", 0 0;
v0xd6a850_0 .net "tb_match", 0 0, L_0xd78730;  alias, 1 drivers
v0xd6a8f0_0 .var "wavedrom_enable", 0 0;
v0xd6a990_0 .var "wavedrom_title", 511 0;
E_0xd189b0/0 .event negedge, v0xd6a580_0;
E_0xd189b0/1 .event posedge, v0xd6a580_0;
E_0xd189b0 .event/or E_0xd189b0/0, E_0xd189b0/1;
S_0xd69ba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xd69870;
 .timescale -12 -12;
v0xd69de0_0 .var/2s "i", 31 0;
E_0xd18850 .event posedge, v0xd6a580_0;
S_0xd69ee0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xd69870;
 .timescale -12 -12;
v0xd6a0e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd6a1c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xd69870;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd6ab70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xd1a1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd71a90 .functor NOT 1, v0xd6a440_0, C4<0>, C4<0>, C4<0>;
L_0xd71c30 .functor AND 1, v0xd6a3a0_0, L_0xd71a90, C4<1>, C4<1>;
L_0xd71d10 .functor NOT 1, v0xd6a4e0_0, C4<0>, C4<0>, C4<0>;
L_0xd71e90 .functor AND 1, L_0xd71c30, L_0xd71d10, C4<1>, C4<1>;
L_0xd71fd0 .functor NOT 1, v0xd6a620_0, C4<0>, C4<0>, C4<0>;
L_0xd72150 .functor AND 1, L_0xd71e90, L_0xd71fd0, C4<1>, C4<1>;
L_0xd722a0 .functor NOT 1, v0xd6a3a0_0, C4<0>, C4<0>, C4<0>;
L_0xd72420 .functor AND 1, L_0xd722a0, v0xd6a440_0, C4<1>, C4<1>;
L_0xd72530 .functor NOT 1, v0xd6a4e0_0, C4<0>, C4<0>, C4<0>;
L_0xd725a0 .functor AND 1, L_0xd72420, L_0xd72530, C4<1>, C4<1>;
L_0xd72710 .functor NOT 1, v0xd6a620_0, C4<0>, C4<0>, C4<0>;
L_0xd72780 .functor AND 1, L_0xd725a0, L_0xd72710, C4<1>, C4<1>;
L_0xd728b0 .functor OR 1, L_0xd72150, L_0xd72780, C4<0>, C4<0>;
L_0xd729c0 .functor NOT 1, v0xd6a3a0_0, C4<0>, C4<0>, C4<0>;
L_0xd72840 .functor NOT 1, v0xd6a440_0, C4<0>, C4<0>, C4<0>;
L_0xd72ab0 .functor AND 1, L_0xd729c0, L_0xd72840, C4<1>, C4<1>;
L_0xd72c50 .functor AND 1, L_0xd72ab0, v0xd6a4e0_0, C4<1>, C4<1>;
L_0xd72d10 .functor NOT 1, v0xd6a620_0, C4<0>, C4<0>, C4<0>;
L_0xd72e20 .functor AND 1, L_0xd72c50, L_0xd72d10, C4<1>, C4<1>;
L_0xd72f30 .functor OR 1, L_0xd728b0, L_0xd72e20, C4<0>, C4<0>;
L_0xd730f0 .functor NOT 1, v0xd6a3a0_0, C4<0>, C4<0>, C4<0>;
L_0xd73160 .functor NOT 1, v0xd6a440_0, C4<0>, C4<0>, C4<0>;
L_0xd73290 .functor AND 1, L_0xd730f0, L_0xd73160, C4<1>, C4<1>;
L_0xd733a0 .functor NOT 1, v0xd6a4e0_0, C4<0>, C4<0>, C4<0>;
L_0xd734e0 .functor AND 1, L_0xd73290, L_0xd733a0, C4<1>, C4<1>;
L_0xd735f0 .functor AND 1, L_0xd734e0, v0xd6a620_0, C4<1>, C4<1>;
L_0xd73790 .functor OR 1, L_0xd72f30, L_0xd735f0, C4<0>, C4<0>;
L_0xd738a0 .functor NOT 1, v0xd6a3a0_0, C4<0>, C4<0>, C4<0>;
L_0xd73a00 .functor NOT 1, v0xd6a440_0, C4<0>, C4<0>, C4<0>;
L_0xd73a70 .functor AND 1, L_0xd738a0, L_0xd73a00, C4<1>, C4<1>;
L_0xd73c80 .functor AND 1, L_0xd73a70, v0xd6a4e0_0, C4<1>, C4<1>;
L_0xd73d40 .functor AND 1, L_0xd73c80, v0xd6a620_0, C4<1>, C4<1>;
L_0xd73f10 .functor OR 1, L_0xd73790, L_0xd73d40, C4<0>, C4<0>;
L_0xd74020 .functor AND 1, v0xd6a3a0_0, v0xd6a440_0, C4<1>, C4<1>;
L_0xd741b0 .functor AND 1, L_0xd74020, v0xd6a4e0_0, C4<1>, C4<1>;
L_0xd74270 .functor NOT 1, v0xd6a620_0, C4<0>, C4<0>, C4<0>;
L_0xd74410 .functor AND 1, L_0xd741b0, L_0xd74270, C4<1>, C4<1>;
L_0xd74520 .functor OR 1, L_0xd73f10, L_0xd74410, C4<0>, C4<0>;
L_0xd742e0 .functor NOT 1, v0xd6a440_0, C4<0>, C4<0>, C4<0>;
L_0xd74350 .functor AND 1, v0xd6a3a0_0, L_0xd742e0, C4<1>, C4<1>;
L_0xd74780 .functor AND 1, L_0xd74350, v0xd6a4e0_0, C4<1>, C4<1>;
L_0xd74840 .functor AND 1, L_0xd74780, v0xd6a620_0, C4<1>, C4<1>;
L_0xd74a60 .functor OR 1, L_0xd74520, L_0xd74840, C4<0>, C4<0>;
L_0xd74b70 .functor AND 1, v0xd6a3a0_0, v0xd6a440_0, C4<1>, C4<1>;
L_0xd74d50 .functor NOT 1, v0xd6a4e0_0, C4<0>, C4<0>, C4<0>;
L_0xd74dc0 .functor AND 1, L_0xd74b70, L_0xd74d50, C4<1>, C4<1>;
L_0xd75050 .functor AND 1, L_0xd74dc0, v0xd6a620_0, C4<1>, C4<1>;
L_0xd75110 .functor OR 1, L_0xd74a60, L_0xd75050, C4<0>, C4<0>;
L_0xd75400 .functor NOT 1, v0xd6a3a0_0, C4<0>, C4<0>, C4<0>;
L_0xd75470 .functor NOT 1, v0xd6a440_0, C4<0>, C4<0>, C4<0>;
L_0xd75680 .functor OR 1, L_0xd75400, L_0xd75470, C4<0>, C4<0>;
L_0xd75790 .functor NOT 1, v0xd6a4e0_0, C4<0>, C4<0>, C4<0>;
L_0xd75bc0 .functor OR 1, L_0xd75680, L_0xd75790, C4<0>, C4<0>;
L_0xd75cd0 .functor NOT 1, v0xd6a620_0, C4<0>, C4<0>, C4<0>;
L_0xd76110 .functor OR 1, L_0xd75bc0, L_0xd75cd0, C4<0>, C4<0>;
L_0xd76220 .functor OR 1, v0xd6a3a0_0, v0xd6a440_0, C4<0>, C4<0>;
L_0xd76670 .functor NOT 1, v0xd6a4e0_0, C4<0>, C4<0>, C4<0>;
L_0xd766e0 .functor OR 1, L_0xd76220, L_0xd76670, C4<0>, C4<0>;
L_0xd769d0 .functor NOT 1, v0xd6a620_0, C4<0>, C4<0>, C4<0>;
L_0xd76a40 .functor OR 1, L_0xd766e0, L_0xd769d0, C4<0>, C4<0>;
L_0xd76d40 .functor AND 1, L_0xd76110, L_0xd76a40, C4<1>, C4<1>;
L_0xd76e50 .functor NOT 1, v0xd6a440_0, C4<0>, C4<0>, C4<0>;
L_0xd770c0 .functor OR 1, v0xd6a3a0_0, L_0xd76e50, C4<0>, C4<0>;
L_0xd77180 .functor OR 1, L_0xd770c0, v0xd6a4e0_0, C4<0>, C4<0>;
L_0xd77450 .functor NOT 1, v0xd6a620_0, C4<0>, C4<0>, C4<0>;
L_0xd774c0 .functor OR 1, L_0xd77180, L_0xd77450, C4<0>, C4<0>;
L_0xd777f0 .functor AND 1, L_0xd76d40, L_0xd774c0, C4<1>, C4<1>;
L_0xd77900 .functor OR 1, v0xd6a3a0_0, v0xd6a440_0, C4<0>, C4<0>;
L_0xd77ba0 .functor OR 1, L_0xd77900, v0xd6a4e0_0, C4<0>, C4<0>;
L_0xd77c60 .functor NOT 1, v0xd6a620_0, C4<0>, C4<0>, C4<0>;
L_0xd77f10 .functor OR 1, L_0xd77ba0, L_0xd77c60, C4<0>, C4<0>;
L_0xd78020 .functor AND 1, L_0xd777f0, L_0xd77f10, C4<1>, C4<1>;
v0xd6ad30_0 .net *"_ivl_0", 0 0, L_0xd71a90;  1 drivers
v0xd6ae10_0 .net *"_ivl_10", 0 0, L_0xd72150;  1 drivers
v0xd6aef0_0 .net *"_ivl_100", 0 0, L_0xd75680;  1 drivers
v0xd6afe0_0 .net *"_ivl_102", 0 0, L_0xd75790;  1 drivers
v0xd6b0c0_0 .net *"_ivl_104", 0 0, L_0xd75bc0;  1 drivers
v0xd6b1f0_0 .net *"_ivl_106", 0 0, L_0xd75cd0;  1 drivers
v0xd6b2d0_0 .net *"_ivl_108", 0 0, L_0xd76110;  1 drivers
v0xd6b3b0_0 .net *"_ivl_110", 0 0, L_0xd76220;  1 drivers
v0xd6b490_0 .net *"_ivl_112", 0 0, L_0xd76670;  1 drivers
v0xd6b600_0 .net *"_ivl_114", 0 0, L_0xd766e0;  1 drivers
v0xd6b6e0_0 .net *"_ivl_116", 0 0, L_0xd769d0;  1 drivers
v0xd6b7c0_0 .net *"_ivl_118", 0 0, L_0xd76a40;  1 drivers
v0xd6b8a0_0 .net *"_ivl_12", 0 0, L_0xd722a0;  1 drivers
v0xd6b980_0 .net *"_ivl_120", 0 0, L_0xd76d40;  1 drivers
v0xd6ba60_0 .net *"_ivl_122", 0 0, L_0xd76e50;  1 drivers
v0xd6bb40_0 .net *"_ivl_124", 0 0, L_0xd770c0;  1 drivers
v0xd6bc20_0 .net *"_ivl_126", 0 0, L_0xd77180;  1 drivers
v0xd6be10_0 .net *"_ivl_128", 0 0, L_0xd77450;  1 drivers
v0xd6bef0_0 .net *"_ivl_130", 0 0, L_0xd774c0;  1 drivers
v0xd6bfd0_0 .net *"_ivl_132", 0 0, L_0xd777f0;  1 drivers
v0xd6c0b0_0 .net *"_ivl_134", 0 0, L_0xd77900;  1 drivers
v0xd6c190_0 .net *"_ivl_136", 0 0, L_0xd77ba0;  1 drivers
v0xd6c270_0 .net *"_ivl_138", 0 0, L_0xd77c60;  1 drivers
v0xd6c350_0 .net *"_ivl_14", 0 0, L_0xd72420;  1 drivers
v0xd6c430_0 .net *"_ivl_140", 0 0, L_0xd77f10;  1 drivers
v0xd6c510_0 .net *"_ivl_16", 0 0, L_0xd72530;  1 drivers
v0xd6c5f0_0 .net *"_ivl_18", 0 0, L_0xd725a0;  1 drivers
v0xd6c6d0_0 .net *"_ivl_2", 0 0, L_0xd71c30;  1 drivers
v0xd6c7b0_0 .net *"_ivl_20", 0 0, L_0xd72710;  1 drivers
v0xd6c890_0 .net *"_ivl_22", 0 0, L_0xd72780;  1 drivers
v0xd6c970_0 .net *"_ivl_24", 0 0, L_0xd728b0;  1 drivers
v0xd6ca50_0 .net *"_ivl_26", 0 0, L_0xd729c0;  1 drivers
v0xd6cb30_0 .net *"_ivl_28", 0 0, L_0xd72840;  1 drivers
v0xd6ce20_0 .net *"_ivl_30", 0 0, L_0xd72ab0;  1 drivers
v0xd6cf00_0 .net *"_ivl_32", 0 0, L_0xd72c50;  1 drivers
v0xd6cfe0_0 .net *"_ivl_34", 0 0, L_0xd72d10;  1 drivers
v0xd6d0c0_0 .net *"_ivl_36", 0 0, L_0xd72e20;  1 drivers
v0xd6d1a0_0 .net *"_ivl_38", 0 0, L_0xd72f30;  1 drivers
v0xd6d280_0 .net *"_ivl_4", 0 0, L_0xd71d10;  1 drivers
v0xd6d360_0 .net *"_ivl_40", 0 0, L_0xd730f0;  1 drivers
v0xd6d440_0 .net *"_ivl_42", 0 0, L_0xd73160;  1 drivers
v0xd6d520_0 .net *"_ivl_44", 0 0, L_0xd73290;  1 drivers
v0xd6d600_0 .net *"_ivl_46", 0 0, L_0xd733a0;  1 drivers
v0xd6d6e0_0 .net *"_ivl_48", 0 0, L_0xd734e0;  1 drivers
v0xd6d7c0_0 .net *"_ivl_50", 0 0, L_0xd735f0;  1 drivers
v0xd6d8a0_0 .net *"_ivl_52", 0 0, L_0xd73790;  1 drivers
v0xd6d980_0 .net *"_ivl_54", 0 0, L_0xd738a0;  1 drivers
v0xd6da60_0 .net *"_ivl_56", 0 0, L_0xd73a00;  1 drivers
v0xd6db40_0 .net *"_ivl_58", 0 0, L_0xd73a70;  1 drivers
v0xd6dc20_0 .net *"_ivl_6", 0 0, L_0xd71e90;  1 drivers
v0xd6dd00_0 .net *"_ivl_60", 0 0, L_0xd73c80;  1 drivers
v0xd6dde0_0 .net *"_ivl_62", 0 0, L_0xd73d40;  1 drivers
v0xd6dec0_0 .net *"_ivl_64", 0 0, L_0xd73f10;  1 drivers
v0xd6dfa0_0 .net *"_ivl_66", 0 0, L_0xd74020;  1 drivers
v0xd6e080_0 .net *"_ivl_68", 0 0, L_0xd741b0;  1 drivers
v0xd6e160_0 .net *"_ivl_70", 0 0, L_0xd74270;  1 drivers
v0xd6e240_0 .net *"_ivl_72", 0 0, L_0xd74410;  1 drivers
v0xd6e320_0 .net *"_ivl_74", 0 0, L_0xd74520;  1 drivers
v0xd6e400_0 .net *"_ivl_76", 0 0, L_0xd742e0;  1 drivers
v0xd6e4e0_0 .net *"_ivl_78", 0 0, L_0xd74350;  1 drivers
v0xd6e5c0_0 .net *"_ivl_8", 0 0, L_0xd71fd0;  1 drivers
v0xd6e6a0_0 .net *"_ivl_80", 0 0, L_0xd74780;  1 drivers
v0xd6e780_0 .net *"_ivl_82", 0 0, L_0xd74840;  1 drivers
v0xd6e860_0 .net *"_ivl_84", 0 0, L_0xd74a60;  1 drivers
v0xd6e940_0 .net *"_ivl_86", 0 0, L_0xd74b70;  1 drivers
v0xd6ee30_0 .net *"_ivl_88", 0 0, L_0xd74d50;  1 drivers
v0xd6ef10_0 .net *"_ivl_90", 0 0, L_0xd74dc0;  1 drivers
v0xd6eff0_0 .net *"_ivl_92", 0 0, L_0xd75050;  1 drivers
v0xd6f0d0_0 .net *"_ivl_96", 0 0, L_0xd75400;  1 drivers
v0xd6f1b0_0 .net *"_ivl_98", 0 0, L_0xd75470;  1 drivers
v0xd6f290_0 .net "a", 0 0, v0xd6a3a0_0;  alias, 1 drivers
v0xd6f330_0 .net "b", 0 0, v0xd6a440_0;  alias, 1 drivers
v0xd6f420_0 .net "c", 0 0, v0xd6a4e0_0;  alias, 1 drivers
v0xd6f510_0 .net "d", 0 0, v0xd6a620_0;  alias, 1 drivers
v0xd6f600_0 .net "out_pos", 0 0, L_0xd78020;  alias, 1 drivers
v0xd6f6c0_0 .net "out_sop", 0 0, L_0xd75110;  alias, 1 drivers
S_0xd6f840 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xd1a1d0;
 .timescale -12 -12;
E_0xd009f0 .event anyedge, v0xd70630_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd70630_0;
    %nor/r;
    %assign/vec4 v0xd70630_0, 0;
    %wait E_0xd009f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd69870;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6a710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6a7b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd69870;
T_4 ;
    %wait E_0xd189b0;
    %load/vec4 v0xd6a850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd6a710_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd69870;
T_5 ;
    %wait E_0xd18850;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd6a620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a440_0, 0;
    %assign/vec4 v0xd6a3a0_0, 0;
    %wait E_0xd18850;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd6a620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a440_0, 0;
    %assign/vec4 v0xd6a3a0_0, 0;
    %wait E_0xd18850;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd6a620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a440_0, 0;
    %assign/vec4 v0xd6a3a0_0, 0;
    %wait E_0xd18850;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd6a620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a440_0, 0;
    %assign/vec4 v0xd6a3a0_0, 0;
    %wait E_0xd18850;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd6a620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a440_0, 0;
    %assign/vec4 v0xd6a3a0_0, 0;
    %wait E_0xd18850;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd6a620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a440_0, 0;
    %assign/vec4 v0xd6a3a0_0, 0;
    %wait E_0xd18850;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd6a620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a440_0, 0;
    %assign/vec4 v0xd6a3a0_0, 0;
    %wait E_0xd18850;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd6a620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a440_0, 0;
    %assign/vec4 v0xd6a3a0_0, 0;
    %wait E_0xd18850;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd6a620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a440_0, 0;
    %assign/vec4 v0xd6a3a0_0, 0;
    %wait E_0xd18850;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd6a620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a440_0, 0;
    %assign/vec4 v0xd6a3a0_0, 0;
    %wait E_0xd18850;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd6a620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a440_0, 0;
    %assign/vec4 v0xd6a3a0_0, 0;
    %wait E_0xd18850;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd6a620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a440_0, 0;
    %assign/vec4 v0xd6a3a0_0, 0;
    %wait E_0xd18850;
    %load/vec4 v0xd6a710_0;
    %store/vec4 v0xd6a7b0_0, 0, 1;
    %fork t_1, S_0xd69ba0;
    %jmp t_0;
    .scope S_0xd69ba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd69de0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xd69de0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xd18850;
    %load/vec4 v0xd69de0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd6a620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a440_0, 0;
    %assign/vec4 v0xd6a3a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd69de0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd69de0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xd69870;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd189b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd6a620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd6a440_0, 0;
    %assign/vec4 v0xd6a3a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xd6a710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xd6a7b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xd1a1d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd701d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd70630_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xd1a1d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xd701d0_0;
    %inv;
    %store/vec4 v0xd701d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xd1a1d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd6a580_0, v0xd707a0_0, v0xd6fff0_0, v0xd70090_0, v0xd70130_0, v0xd70270_0, v0xd704f0_0, v0xd70450_0, v0xd703b0_0, v0xd70310_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xd1a1d0;
T_9 ;
    %load/vec4 v0xd70590_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xd70590_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd70590_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xd70590_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xd70590_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd70590_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xd70590_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd70590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd70590_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd70590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xd1a1d0;
T_10 ;
    %wait E_0xd189b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd70590_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd70590_0, 4, 32;
    %load/vec4 v0xd706d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xd70590_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd70590_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd70590_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd70590_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xd704f0_0;
    %load/vec4 v0xd704f0_0;
    %load/vec4 v0xd70450_0;
    %xor;
    %load/vec4 v0xd704f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xd70590_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd70590_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xd70590_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd70590_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xd703b0_0;
    %load/vec4 v0xd703b0_0;
    %load/vec4 v0xd70310_0;
    %xor;
    %load/vec4 v0xd703b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xd70590_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd70590_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xd70590_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd70590_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth5/human/ece241_2013_q2/iter3/response0/top_module.sv";
