<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_test
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_test/bsg_nonsynth_dramsim3_unmap.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_test/bsg_nonsynth_dramsim3_unmap.v</a>
defines: 
time_elapsed: 0.242s
ram usage: 13496 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_test <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_test/bsg_nonsynth_dramsim3_unmap.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_test/bsg_nonsynth_dramsim3_unmap.v</a>
module bsg_nonsynth_dramsim3_unmap (
	mem_addr_i,
	ch_addr_o
);
	import bsg_dramsim3_pkg::*;
	parameter _sv2v_width_channel_addr_width_p = 24;
	parameter [_sv2v_width_channel_addr_width_p - 1:0] channel_addr_width_p = &#34;inv&#34;;
	parameter _sv2v_width_data_width_p = 24;
	parameter [_sv2v_width_data_width_p - 1:0] data_width_p = &#34;inv&#34;;
	parameter _sv2v_width_num_channels_p = 24;
	parameter [_sv2v_width_num_channels_p - 1:0] num_channels_p = &#34;inv&#34;;
	parameter _sv2v_width_num_columns_p = 24;
	parameter [_sv2v_width_num_columns_p - 1:0] num_columns_p = &#34;inv&#34;;
	parameter _sv2v_width_address_mapping_p = 24;
	parameter [_sv2v_width_address_mapping_p - 1:0] address_mapping_p = &#34;inv&#34;;
	parameter _sv2v_width_channel_select_p = 24;
	parameter [_sv2v_width_channel_select_p - 1:0] channel_select_p = &#34;inv&#34;;
	parameter debug_p = 0;
	parameter lg_num_channels_lp = (num_channels_p == 1 ? 1 : $clog2(num_channels_p));
	parameter lg_num_columns_lp = (num_columns_p == 1 ? 1 : $clog2(num_columns_p));
	parameter data_mask_width_lp = data_width_p &gt;&gt; 3;
	parameter byte_offset_width_lp = ((data_width_p &gt;&gt; 3) == 1 ? 1 : $clog2(data_width_p &gt;&gt; 3));
	parameter addr_width_lp = lg_num_channels_lp + channel_addr_width_p;
	input wire [addr_width_lp - 1:0] mem_addr_i;
	output wire [channel_addr_width_p - 1:0] ch_addr_o;
	generate
		if (address_mapping_p == e_ro_ra_bg_ba_co_ch) assign ch_addr_o = {mem_addr_i[(channel_addr_width_p + lg_num_channels_lp) - 1:byte_offset_width_lp + lg_num_channels_lp], {byte_offset_width_lp {1&#39;b0}}};
		else if (address_mapping_p == e_ro_ra_bg_ba_ch_co) assign ch_addr_o = {mem_addr_i[addr_width_lp - 1:(lg_num_channels_lp + lg_num_columns_lp) + byte_offset_width_lp], mem_addr_i[(lg_num_columns_lp + byte_offset_width_lp) - 1:byte_offset_width_lp], {byte_offset_width_lp {1&#39;b0}}};
	endgenerate
endmodule

</pre>
</body>