2025-03-19 16:12:57 [debug] : Notification event posted from server - ON_DID_UPDATE_WORKSPACE. 
2025-03-19 16:12:57 [debug] : --------------------------------------------------------------------------------- 
2025-03-19 16:12:57 [debug] : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3 
2025-03-19 16:12:57 [debug] : --------------------------------------------------------------------------------- 
2025-03-19 16:12:57 [debug] : [Logger] Previous user logs are stored in the file - /nethome/mmeng35/.Xilinx/Vitis/2024.1/logs/ide.log 
2025-03-19 16:12:57 [debug] : [Logger] Previous debug logs are stored in the file - /nethome/mmeng35/.Xilinx/Vitis/2024.1/logs/ide_verbose.log 
2025-03-19 16:12:57 [debug] : [Logger] All the internal problems will be logged at debug level. 
2025-03-19 16:12:57 [debug] : Notification event posted from server - ON_START_ANALYSIS_PROGRESS. 
2025-03-19 16:12:57 [debug] : RIGEL SERVER 16:12:57 INFO  : created .gitignore file for the project /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3 
2025-03-19 16:12:57 [debug] : [Application Examples Provider] Templates model update completed. 
2025-03-19 16:12:57 [debug] : [Application Examples Provider] common calling method completed. 
2025-03-19 16:12:57 [debug] : [Application Examples Provider] refresh completed. 
2025-03-19 16:12:57 [debug] : [Application Examples Provider] Templates model update completed. 
2025-03-19 16:12:57 [debug] : [Application Examples Provider] common calling method completed. 
2025-03-19 16:12:57 [debug] : [Application Examples Provider] refresh completed. 
2025-03-19 16:12:57 [debug] : [Application Examples Provider]  updating the embedded templates on workspace event. 
2025-03-19 16:12:57 [debug] : [Application Examples Provider] refresh requested. 
2025-03-19 16:12:57 [debug] : Received event from notification service: ON_DID_UPDATE_WORKSPACE. 
2025-03-19 16:12:57 [debug] : [Logger Client] log levelchanged to  {"0":"Info"}
2025-03-19 16:12:57 [debug] : [Logger UI]  Update Log Level  called 
2025-03-19 16:12:57 [debug] : [Application Examples Provider] common calling method requested. 
2025-03-19 16:12:57 [debug] : [Application Examples Provider] Repositories model update requested. 
2025-03-19 16:12:57 [debug] : [Application Examples Provider] Repositories model update completed. 
2025-03-19 16:12:57 [debug] : [Application Examples Provider] Templates model update requested. 
2025-03-19 16:12:57 [debug] : [Repository Service] Executing method:getEmbeddedExampleTemplateTree from frontend. {"0":"request:"}
2025-03-19 16:12:57 [debug] : Received event from notification service: ON_START_ANALYSIS_PROGRESS. 
2025-03-19 16:12:57 [debug] : [Repository Server] Executing method:getEmbeddedExampleTemplateTree with connection:(object). {"0":"request:","1":{"wrappers_":null,"arrayIndexOffset_":-1,"array":[],"pivot_":1.7976931348623157e+308,"convertedPrimitiveFields_":{}}}
2025-03-19 16:12:57 [debug] : Event posted using notification server in backend. {"0":{"wrappers_":{},"arrayIndexOffset_":-1,"array":["32abcacf-286c-45eb-8b49-a526982cb70c",null,54,null,null,null,null,"list-reports"],"pivot_":1.7976931348623157e+308,"convertedPrimitiveFields_":{}}}
2025-03-19 16:12:57 [debug] : Notification event posted from server - ON_STOP_ANALYSIS_PROGRESS. 
2025-03-19 16:12:57 [debug] : Received event from notification service: ON_STOP_ANALYSIS_PROGRESS. 
2025-03-19 16:12:57 [debug] : RIGEL SERVER 16:12:57 INFO  : Marking the target connection as default Local 
2025-03-19 16:12:57 [debug] : RIGEL SERVER 16:12:57 INFO  : Marking the target connection as default Linux Agent 
2025-03-19 16:12:57 [debug] : RIGEL SERVER 16:12:57 INFO  : Marking the target connection as default XRTServer 
2025-03-19 16:12:57 [debug] : RIGEL SERVER 16:12:57 INFO  : Marking the target connection as default LinuxEmulation 
2025-03-19 16:12:57 [debug] : RIGEL SERVER 16:12:57 INFO  : Marking the target connection as default QEMU 
2025-03-19 16:12:57 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 2,
        "startColumn": 47,
        "endLineNumber": 2,
        "endColumn": 52
      },
      "rangeLength": 5,
      "text": "false",
      "rangeOffset": 48,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 2,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:57 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:57 [debug] : MonacoEditorModel.cancelSync {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:57 [debug] : MonacoEditorModel.cancelSave {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:57 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:57 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:57 [debug] : MonacoEditorModel.cancelSave {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:57 [debug] : MonacoEditorModel.cancelSave {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:57 [debug] : RIGEL SERVER 16:12:57 INFO  : updated workspace path: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3 
2025-03-19 16:12:57 [debug] : Notification event posted from server - ON_DID_REFRESH_WORKSPACE_SUMMARIES. 
2025-03-19 16:12:57 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:12:57 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:12:57 [debug] : [Logger UI]  Update Log Level success {"0":{"success":true,"error":""}}
2025-03-19 16:12:57 [debug] : Received event from notification service: ON_DID_REFRESH_WORKSPACE_SUMMARIES. 
2025-03-19 16:12:57 [debug] : [ProjectCache] fetching projects for project-cache 
2025-03-19 16:12:57 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 1,
        "startColumn": 1,
        "endLineNumber": 1,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "16:12:57 INFO  : updated workspace path: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3\n",
      "rangeOffset": 0,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 2,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:12:57 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:12:57 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:12:57 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:12:57 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:12:58 [debug] : Opening channel for service path '/services/project-utils'. 
2025-03-19 16:12:58 [debug] : Opening channel for service path '/services/bootgen'. 
2025-03-19 16:12:58 [debug] : Linked preference "workbench.colorCustomizations" not found. Source: "editor.bracketPairColorization.enabled" 
2025-03-19 16:12:58 [debug] : Opening channel for service path '/services/hls/report'. 
2025-03-19 16:12:58 [debug] : Opening channel for service path '/services/hls/wave/open'. 
2025-03-19 16:12:58 [debug] : Frontend m.configure took longer than the expected maximum 100 milliseconds: 738.1 ms [Finished 5.254 s after frontend start] 
2025-03-19 16:12:58 [debug] : Application UI init preferences 
2025-03-19 16:12:58 [debug] : [Bootgen Output] Adding listeners to bootgen service. 
2025-03-19 16:12:58 [debug] : A command file.openWith.config-editor-widget is already registered. 
2025-03-19 16:12:58 [debug] : Frontend commands.onStart: 32.7 ms [Finished 5.287 s after frontend start] 
2025-03-19 16:12:58 [debug] : [ProjectCache] Project location updated to undefined 
2025-03-19 16:12:58 [debug] : Application UI init preferences 
2025-03-19 16:12:58 [debug] : Frontend keybindings.onStart: 94.4 ms [Finished 5.382 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend menus.onStart: 19.2 ms [Finished 5.401 s after frontend start] 
2025-03-19 16:12:58 [debug] : Opening channel for service path '/services/search-in-workspace'. 
2025-03-19 16:12:58 [debug] : Frontend c.onStart: 20.8 ms [Finished 5.422 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend d.onStart: 27.7 ms [Finished 5.450 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend d.onStart: 8.9 ms [Finished 5.459 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend J.onStart: 0.1 ms [Finished 5.460 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend l.onStart: 1.4 ms [Finished 5.461 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend u.onStart: 6.1 ms [Finished 5.468 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend n.onStart: 0.3 ms [Finished 5.468 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend u.onStart: 1.7 ms [Finished 5.470 s after frontend start] 
2025-03-19 16:12:58 [debug] : Skipping menu item with missing command: "plugin.view-container.test.toggle". 
2025-03-19 16:12:58 [debug] : Frontend C.onStart: 37.5 ms [Finished 5.508 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend p.onStart: 0.1 ms [Finished 5.508 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend d.onStart: 0.2 ms [Finished 5.508 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend u.onStart: 0.8 ms [Finished 5.510 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend m.onStart: 0.6 ms [Finished 5.510 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend n.onStart: 0.5 ms [Finished 5.511 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend v.onStart: 0.1 ms [Finished 5.511 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend P.onStart: 0.3 ms [Finished 5.511 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend c.onStart: 0.1 ms [Finished 5.512 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend b.onStart: 0.1 ms [Finished 5.512 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend g.onStart: 0.4 ms [Finished 5.512 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend f.onStart: 0.3 ms [Finished 5.513 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend b.onStart: 0.4 ms [Finished 5.513 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend d.onStart: 0.4 ms [Finished 5.514 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend $.onStart: 1.0 ms [Finished 5.515 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend $.onStart: 0.1 ms [Finished 5.515 s after frontend start] 
2025-03-19 16:12:58 [debug] : [hosted-plugin: 3854243] IPC started 
2025-03-19 16:12:58 [debug] : Frontend y.onStart: 0.1 ms [Finished 5.515 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend Object.onStart: 0.3 ms [Finished 5.516 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend w.onStart: 31.2 ms [Finished 5.548 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend d.onStart: 0.4 ms [Finished 5.548 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend l.onStart: 0.8 ms [Finished 5.549 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend j.onStart: 0.0 ms [Finished 5.550 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend d.onStart: 0.3 ms [Finished 5.550 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend c.onStart: 0.1 ms [Finished 5.550 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend y.onStart: 0.2 ms [Finished 5.550 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend w.onStart: 0.2 ms [Finished 5.551 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend k.onStart: 0.3 ms [Finished 5.551 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend n.onStart: 0.1 ms [Finished 5.551 s after frontend start] 
2025-03-19 16:12:58 [debug] : Frontend c.onStart: 0.2 ms [Finished 5.552 s after frontend start] 
2025-03-19 16:12:58 [debug] : [Feature Registry] Reading early access data from /tools/software/xilinx/Vitis/latest/vitisng-server/scripts/early-access/early-access.json 
2025-03-19 16:12:58 [debug] : [Feature Registry] Reading early access data from /tools/software/xilinx/Vitis/latest/vitisng-server/scripts/early-access/early-access.json 
2025-03-19 16:12:58 [debug] : [Feature Registry] Reading early access data from /tools/software/xilinx/Vitis/latest/vitisng-server/scripts/early-access/early-access.json 
2025-03-19 16:12:58 [debug] : [Feature Registry] Reading early access data from /tools/software/xilinx/Vitis/latest/vitisng-server/scripts/early-access/early-access.json 
2025-03-19 16:12:58 [debug] : [Feature Registry] Reading early access data from /tools/software/xilinx/Vitis/latest/vitisng-server/scripts/early-access/early-access.json 
2025-03-19 16:12:58 [debug] : [Feature Registry] Reading early access data from /tools/software/xilinx/Vitis/latest/vitisng-server/scripts/early-access/early-access.json 
2025-03-19 16:12:58 [debug] : Frontend m.onStart: 0.1 ms [Finished 5.552 s after frontend start] 
2025-03-19 16:12:58 [debug] : Start frontend contributions: 1478.7 ms [Finished 5.552 s after frontend start] 
2025-03-19 16:12:58 [debug] : Changed application state from 'init' to 'started_contributions'. 
2025-03-19 16:12:58 [debug] : Changed application state from 'started_contributions' to 'attached_shell'. 
2025-03-19 16:12:58 [debug] : >>> Restoring the layout state... 
2025-03-19 16:12:58 [debug] : Skipping menu item with missing command: "plugin.view-container.test.toggle". 
2025-03-19 16:12:58 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7] Waiting for backend deployment: 313.1 ms [Finished 5.829 s after frontend start] 
2025-03-19 16:12:59 [debug] : MonacoEditorModel.cancelSync {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:59 [debug] : MonacoEditorModel.cancelSave {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:59 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7] Sync of 17 plugins: 316.6 ms [Finished 6.146 s after frontend start] 
2025-03-19 16:12:59 [debug] : <<< Nothing to restore. 
2025-03-19 16:12:59 [debug] : Frontend P.initializeLayout: 23.2 ms [Finished 6.172 s after frontend start] 
2025-03-19 16:12:59 [debug] : Frontend b.initializeLayout: 3.9 ms [Finished 6.176 s after frontend start] 
2025-03-19 16:12:59 [debug] : Frontend h.initializeLayout: 4.3 ms [Finished 6.181 s after frontend start] 
2025-03-19 16:12:59 [debug] : Frontend $.initializeLayout: 4.3 ms [Finished 6.185 s after frontend start] 
2025-03-19 16:12:59 [debug] : Frontend y.initializeLayout: 11.3 ms [Finished 6.196 s after frontend start] 
2025-03-19 16:12:59 [debug] : Frontend w.initializeLayout: 5.4 ms [Finished 6.202 s after frontend start] 
2025-03-19 16:12:59 [debug] : Frontend c.initializeLayout: 4.0 ms [Finished 6.206 s after frontend start] 
2025-03-19 16:12:59 [debug] : Frontend w.initializeLayout: 27.0 ms [Finished 6.233 s after frontend start] 
2025-03-19 16:12:59 [debug] : [Repository Examples UI] in on initialize layout method. 
2025-03-19 16:12:59 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243) starting instance 
2025-03-19 16:12:59 [debug] : Frontend R.initializeLayout: 8.0 ms [Finished 6.241 s after frontend start] 
2025-03-19 16:12:59 [debug] : Frontend u.initializeLayout: 4.3 ms [Finished 6.245 s after frontend start] 
2025-03-19 16:12:59 [debug] : Frontend h.initializeLayout: 0.2 ms [Finished 6.246 s after frontend start] 
2025-03-19 16:12:59 [debug] : Opening channel for service path '/services/report-model'. 
2025-03-19 16:12:59 [debug] : Frontend I.initializeLayout: 19.6 ms [Finished 6.265 s after frontend start] 
2025-03-19 16:12:59 [debug] : Frontend j.initializeLayout: 13.5 ms [Finished 6.279 s after frontend start] 
2025-03-19 16:12:59 [debug] : [Library Api Contribution] in on initialize layout method. 
2025-03-19 16:12:59 [debug] : Frontend p.initializeLayout: 7.2 ms [Finished 6.286 s after frontend start] 
2025-03-19 16:12:59 [debug] : f.registerSchemas is taking more than 500.0 ms, new schemas are ignored. 
2025-03-19 16:12:59 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 3,
        "startColumn": 29,
        "endLineNumber": 3,
        "endColumn": 37
      },
      "rangeLength": 8,
      "text": "\"custom\"",
      "rangeOffset": 83,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 2,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:59 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:59 [debug] : MonacoEditorModel.cancelSync {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:59 [debug] : MonacoEditorModel.cancelSave {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:59 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:59 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:59 [debug] : MonacoEditorModel.cancelSave {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:59 [debug] : MonacoEditorModel.cancelSave {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:59 [debug] : MonacoEditorModel.cancelSync {"0":"user-storage:/user/settings.json"}
2025-03-19 16:12:59 [debug] : MonacoEditorModel.cancelSave {"0":"user-storage:/user/settings.json"}
2025-03-19 16:13:00 [debug] : Initialize the workbench layout: 1092.8 ms [Finished 6.775 s after frontend start] 
2025-03-19 16:13:00 [debug] : Changed application state from 'attached_shell' to 'initialized_layout'. 
2025-03-19 16:13:00 [debug] : Frontend I.onDidInitializeLayout: 0.1 ms [Finished 6.775 s after frontend start] 
2025-03-19 16:13:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to editor/context/copy {"0":{"command":"gitlens.copyRemoteFileUrlToClipboard","group":"1_gitlens@1","when":"editorTextFocus && gitlens:activeFileStatus =~ /blameable/ && config.gitlens.menus.editor.clipboard"},"1":"Error: Could not find submenu with id editor/context/copy\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-19 16:13:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to editor/context/copy {"0":{"command":"gitlens.copyRemoteFileUrlFrom","group":"1_gitlens@2","when":"editorTextFocus && gitlens:activeFileStatus =~ /blameable/ && config.gitlens.menus.editor.clipboard"},"1":"Error: Could not find submenu with id editor/context/copy\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-19 16:13:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to editor/context/copy {"0":{"command":"gitlens.copyRemoteCommitUrl","group":"1_gitlens@3","when":"editorTextFocus && gitlens:activeFileStatus =~ /blameable/ && config.gitlens.menus.editor.clipboard"},"1":"Error: Could not find submenu with id editor/context/copy\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-19 16:13:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to editor/context/copy {"0":{"command":"gitlens.copyShaToClipboard","group":"2_gitlens@1","when":"editorTextFocus && gitlens:activeFileStatus =~ /blameable/ && config.gitlens.menus.editor.clipboard"},"1":"Error: Could not find submenu with id editor/context/copy\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-19 16:13:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to editor/context/copy {"0":{"command":"gitlens.copyMessageToClipboard","group":"2_gitlens@2","when":"editorTextFocus && gitlens:activeFileStatus =~ /blameable/ && config.gitlens.menus.editor.clipboard"},"1":"Error: Could not find submenu with id editor/context/copy\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-19 16:13:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to extension/context {"0":{"command":"gitlens.showWelcomePage","group":"9_gitlens@1","when":"extension =~ /^eamodio.gitlens(-insiders)?$/ && extensionStatus == installed"},"1":"Error: Could not find submenu with id extension/context\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-19 16:13:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to extension/context {"0":{"command":"gitlens.showSettingsPage","group":"9_gitlens@2","when":"extension =~ /^eamodio.gitlens(-insiders)?$/ && extensionStatus == installed"},"1":"Error: Could not find submenu with id extension/context\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-19 16:13:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to git.commit {"0":{"command":"gitlens.addAuthors","group":"4_gitlens@1","when":"gitlens:enabled && !gitlens:readonly && config.gitlens.menus.scm.authors"},"1":"Error: Could not find submenu with id git.commit\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-19 16:13:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to menuBar/edit/copy {"0":{"command":"gitlens.copyRemoteFileUrlToClipboard","group":"1_gitlens@1","when":"gitlens:activeFileStatus =~ /blameable/ && config.gitlens.menus.editor.clipboard"},"1":"Error: Could not find submenu with id menuBar/edit/copy\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-19 16:13:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to menuBar/edit/copy {"0":{"command":"gitlens.copyRemoteFileUrlFrom","group":"1_gitlens@2","when":"gitlens:activeFileStatus =~ /blameable/ && config.gitlens.menus.editor.clipboard"},"1":"Error: Could not find submenu with id menuBar/edit/copy\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-19 16:13:00 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][eamodio.gitlens]: Loaded contributions. 
2025-03-19 16:13:00 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][eclipse-cdt.serial-monitor]: Loaded contributions. 
2025-03-19 16:13:00 [debug] : Failed to register a menu item for plugin amd.tcf-debug contributed to editor/title/run {"0":{"command":"extension.tcf-debug.debugEditorContents","group":"navigation@2","when":"resourceLangId == cpp || resourceLangId == c"},"1":"Error: Could not find submenu with id editor/title/run\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-19 16:13:00 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][amd.tcf-debug]: Loaded contributions. 
2025-03-19 16:13:00 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][twxs.cmake]: Loaded contributions. 
2025-03-19 16:13:00 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][amd.vitis-config]: Loaded contributions. 
2025-03-19 16:13:00 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][amd.vitis-hls-l1-library]: Loaded contributions. 
2025-03-19 16:13:00 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][amd.vitis-hls-pragma]: Loaded contributions. 
2025-03-19 16:13:00 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][vscode.cpp]: Loaded contributions. 
2025-03-19 16:13:00 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][vscode.github]: Loaded contributions. 
2025-03-19 16:13:00 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][vscode.github-authentication]: Loaded contributions. 
2025-03-19 16:13:00 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][vscode.json]: Loaded contributions. 
2025-03-19 16:13:00 [debug] : Preference name collision detected in the schema for property: [json] 
2025-03-19 16:13:00 [debug] : Preference name collision detected in the schema for property: [jsonc] 
2025-03-19 16:13:00 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][vscode.json-language-features]: Loaded contributions. 
2025-03-19 16:13:00 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][llvm-vs-code-extensions.vscode-clangd]: Loaded contributions. 
2025-03-19 16:13:00 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][pkief.material-icon-theme]: Loaded contributions. 
2025-03-19 16:13:00 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][webfreak.debug]: Loaded contributions. 
2025-03-19 16:13:00 [debug] : Failed to register a menu item for plugin vscode.git contributed to scm/sourceControl {"0":{"command":"git.close","group":"navigation","when":"scmProvider == git"},"1":"Error: Could not find submenu with id scm/sourceControl\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-19 16:13:00 [debug] : Failed to register a menu item for plugin vscode.git contributed to scm/change/title {"0":{"command":"git.stageChange","when":"config.git.enabled && !git.missing && originalResourceScheme == git"},"1":"Error: Could not find submenu with id scm/change/title\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-19 16:13:00 [debug] : Failed to register a menu item for plugin vscode.git contributed to scm/change/title {"0":{"command":"git.revertChange","when":"config.git.enabled && !git.missing && originalResourceScheme == git"},"1":"Error: Could not find submenu with id scm/change/title\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-19 16:13:00 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][vscode.git]: Loaded contributions. 
2025-03-19 16:13:00 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][vscode.make]: Loaded contributions. 
2025-03-19 16:13:00 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7] Load contributions of 17 plugins: 454.7 ms [Finished 7.230 s after frontend start] 
2025-03-19 16:13:00 [debug] : Frontend w.onDidInitializeLayout: 31.1 ms [Finished 7.269 s after frontend start] 
2025-03-19 16:13:00 [debug] : Frontend h.onDidInitializeLayout: 10.6 ms [Finished 7.292 s after frontend start] 
2025-03-19 16:13:00 [debug] : Frontend j.onDidInitializeLayout: 13.0 ms [Finished 7.309 s after frontend start] 
2025-03-19 16:13:00 [debug] : Error: view container is disposed
    at n.get containerLayout [as containerLayout] (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2475085)
    at n.getParts (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2474843)
    at n.getTrackableWidgets (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2478201)
    at I.prepareViewContainer (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7571250)
    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7573411
    at async Promise.all (index 2)
    at async I.initWidgets (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7574073)
    at async U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302713)
    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)
    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035 
2025-03-19 16:13:00 [debug] : Frontend A.onDidInitializeLayout: 0.1 ms [Finished 7.316 s after frontend start] 
2025-03-19 16:13:00 [debug] : Frontend f.onDidInitializeLayout: 2.9 ms [Finished 7.319 s after frontend start] 
2025-03-19 16:13:00 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-19 16:13:00 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-19 16:13:00 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-19 16:13:00 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-19 16:13:00 [debug] : 'cpp' language is remapped from 'source.cpp.embedded.macro' to 'source.cpp' scope 
2025-03-19 16:13:00 [debug] : a registered grammar configuration for 'cpp' language is overridden 
2025-03-19 16:13:00 [debug] : Opening channel for service path '/services/keytar'. 
2025-03-19 16:13:00 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-19 16:13:00 [debug] : getTasks(): about to return task information for 0 tasks 
2025-03-19 16:13:00 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-19 16:13:00 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-19 16:13:00 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): PluginManagerExtImpl/init() 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): initializing(gitlens@11.7.0 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): initializing(serial-monitor@1.0.2 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): initializing(tcf-debug@0.0.1 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] Debugger contribution has been registered: tcf-debug 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): initializing(cmake@0.0.17 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): initializing(vitis-config@0.0.1 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): initializing(vitis-hls-l1-library@0.0.1 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): initializing(vitis-hls-pragma@0.6.0 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): initializing(cpp@1.52.1 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): initializing(github@1.62.3 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): initializing(github-authentication@1.62.3 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): initializing(json@1.52.1 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): initializing(json-language-features@1.52.1 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): initializing(vscode-clangd@0.1.15 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): initializing(material-icon-theme@4.11.0 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): initializing(debug@0.26.1 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] Debugger contribution has been registered: gdb 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] Debugger contribution has been registered: lldb-mi 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] Debugger contribution has been registered: mago-mi 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): initializing(git@1.62.3 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): initializing(make@1.79.0 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] Unsupported activation events: oncommand:gitlens.copyCurrentBranch, please open an issue: https://github.com/eclipse-theia/theia/issues/new 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): PluginManagerExtImpl/loadPlugin(/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/vscode.git/extension/dist/main) 
2025-03-19 16:13:01 [debug] : Frontend application start: 3757.9 ms [Finished 711.067 s after backend start] 
2025-03-19 16:13:01 [debug] : Replace loading indicator with ready workbench UI (animation): 860.2 ms [Finished 8.184 s after frontend start] 
2025-03-19 16:13:01 [debug] : Changed application state from 'initialized_layout' to 'ready'. 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): PluginManagerExtImpl/loadPlugin(/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/vscode-builtin-github/extension/dist/extension.js) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): PluginManagerExtImpl/loadPlugin(/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/vscode-builtin-json-language-features/extension/client/dist/node/jsonClientMain) 
2025-03-19 16:13:01 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][eamodio.gitlens]: Started plugin. 
2025-03-19 16:13:01 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][eclipse-cdt.serial-monitor]: Started plugin. 
2025-03-19 16:13:01 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][amd.tcf-debug]: Started plugin. 
2025-03-19 16:13:01 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][twxs.cmake]: Started plugin. 
2025-03-19 16:13:01 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][amd.vitis-config]: Started plugin. 
2025-03-19 16:13:01 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][amd.vitis-hls-l1-library]: Started plugin. 
2025-03-19 16:13:01 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][amd.vitis-hls-pragma]: Started plugin. 
2025-03-19 16:13:01 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][vscode.cpp]: Started plugin. 
2025-03-19 16:13:01 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][vscode.github]: Started plugin. 
2025-03-19 16:13:01 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][vscode.github-authentication]: Started plugin. 
2025-03-19 16:13:01 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][vscode.json]: Started plugin. 
2025-03-19 16:13:01 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][vscode.json-language-features]: Started plugin. 
2025-03-19 16:13:01 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][llvm-vs-code-extensions.vscode-clangd]: Started plugin. 
2025-03-19 16:13:01 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][pkief.material-icon-theme]: Started plugin. 
2025-03-19 16:13:01 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][webfreak.debug]: Started plugin. 
2025-03-19 16:13:01 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][vscode.git]: Started plugin. 
2025-03-19 16:13:01 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7][vscode.make]: Started plugin. 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): PluginManagerExtImpl/loadPlugin(/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/vscode-material-icon-theme/extension/dist/extension) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): PluginManagerExtImpl/loadPlugin(/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/eclipse-cdt.serial-monitor/extension/dist/desktop/extension.js) 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): PluginManagerExtImpl/loadPlugin(/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/eamodio-gitlens/extension/dist/gitlens) 
2025-03-19 16:13:01 [debug] : command 'gitlens.clearFileAnnotations' already registered 
2025-03-19 16:13:01 [debug] : command 'gitlens.computingFileAnnotations' already registered 
2025-03-19 16:13:01 [debug] : [f7ee92a7-9ae6-401e-96e1-163e9b2febe7] Start of 17 plugins: 1323.0 ms [Finished 8.683 s after frontend start] 
2025-03-19 16:13:01 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): PluginManagerExtImpl/loadPlugin(/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/vscode-builtin-github-authentication/extension/dist/extension.js) 
2025-03-19 16:13:01 [debug] : An authentication provider with id 'github' was registered. 
2025-03-19 16:13:01 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-19 16:13:01 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-19 16:13:02 [debug] : RIGEL SERVER 16:13:02 INFO  : Successfully created repository data at /tmp/rigel_lopper_mmeng3513410717343970373553 
2025-03-19 16:13:02 [debug] : RIGEL SERVER 16:13:02 INFO  : bash, -c, source /tools/software/xilinx/Vitis/latest/tps/lnx64/lopper-1.1.0/env/bin/activate && python /tools/software/xilinx/Vitis/latest/data/embeddedsw/scripts/pyesw//get_template_data.py -d /tmp/rigel_lopper_mmeng353328116856110607073 -r /tmp/rigel_lopper_mmeng3513410717343970373553/.repo.yaml && deactivate 
2025-03-19 16:13:02 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:02 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:02 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 2,
        "startColumn": 1,
        "endLineNumber": 2,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "16:13:02 INFO  : Successfully created repository data at /tmp/rigel_lopper_mmeng3513410717343970373553\n16:13:02 INFO  : bash, -c, source /tools/software/xilinx/Vitis/latest/tps/lnx64/lopper-1.1.0/env/bin/activate && python /tools/software/xilinx/Vitis/latest/data/embeddedsw/scripts/pyesw//get_template_data.py -d /tmp/rigel_lopper_mmeng353328116856110607073 -r /tmp/rigel_lopper_mmeng3513410717343970373553/.repo.yaml && deactivate\n",
      "rangeOffset": 88,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 3,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:02 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:02 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:02 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:02 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:03 [debug] : RIGEL SERVER 16:13:03 INFO  : Embedded Template List generated successfully 
2025-03-19 16:13:03 [debug] : RIGEL SERVER 16:13:03 INFO  : bash, -c, source /tools/software/xilinx/Vitis/latest/tps/lnx64/lopper-1.1.0/env/bin/activate && python /tools/software/xilinx/Vitis/latest/data/embeddedsw/scripts/pyesw//repo.py -st   /tools/software/xilinx/Vitis/latest/data/embeddedsw && deactivate 
2025-03-19 16:13:03 [debug] : [Application Examples Provider] Templates model update completed. 
2025-03-19 16:13:03 [debug] : [Application Examples Provider] common calling method completed. 
2025-03-19 16:13:03 [debug] : [Application Examples Provider] refresh completed. 
2025-03-19 16:13:03 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:03 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:03 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 4,
        "startColumn": 1,
        "endLineNumber": 4,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "16:13:03 INFO  : Embedded Template List generated successfully\n16:13:03 INFO  : bash, -c, source /tools/software/xilinx/Vitis/latest/tps/lnx64/lopper-1.1.0/env/bin/activate && python /tools/software/xilinx/Vitis/latest/data/embeddedsw/scripts/pyesw//repo.py -st   /tools/software/xilinx/Vitis/latest/data/embeddedsw && deactivate\n",
      "rangeOffset": 521,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 4,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:03 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:03 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:03 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:03 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:06 [debug] : RIGEL SERVER 16:13:06 INFO  : Successfully created repository data at /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/.wsdata 
2025-03-19 16:13:06 [debug] : RIGEL SERVER 16:13:06 INFO  : bash, -c, source /tools/software/xilinx/Vitis/latest/tps/lnx64/lopper-1.1.0/env/bin/activate && python /tools/software/xilinx/Vitis/latest/data/embeddedsw/scripts/pyesw//get_template_data.py -d /tmp/rigel_lopper_mmeng354567851729689608207 -r /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/.wsdata/.repo.yaml && deactivate 
2025-03-19 16:13:07 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:07 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:07 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 6,
        "startColumn": 1,
        "endLineNumber": 6,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "16:13:06 INFO  : Successfully created repository data at /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/.wsdata\n16:13:06 INFO  : bash, -c, source /tools/software/xilinx/Vitis/latest/tps/lnx64/lopper-1.1.0/env/bin/activate && python /tools/software/xilinx/Vitis/latest/data/embeddedsw/scripts/pyesw//get_template_data.py -d /tmp/rigel_lopper_mmeng354567851729689608207 -r /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/.wsdata/.repo.yaml && deactivate\n",
      "rangeOffset": 851,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 5,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:07 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:07 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:07 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:07 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:07 [debug] : RIGEL SERVER 16:13:07 INFO  : Embedded Template List generated successfully 
2025-03-19 16:13:07 [debug] : [Application Examples Provider] Templates model update completed. 
2025-03-19 16:13:07 [debug] : [Application Examples Provider] common calling method completed. 
2025-03-19 16:13:07 [debug] : [Application Examples Provider] refresh completed. 
2025-03-19 16:13:07 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:07 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:07 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 8,
        "startColumn": 1,
        "endLineNumber": 8,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "16:13:07 INFO  : Embedded Template List generated successfully\n",
      "rangeOffset": 1302,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 6,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:07 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:07 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:07 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:13:07 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-19 16:21:46 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): PluginManagerExtImpl/loadPlugin(/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/vscode-clangd/extension/out/src/extension) 
2025-03-19 16:21:46 [debug] : [hosted-plugin: 3854243] Could not identify plugin for 'Theia' require call from /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/vscode-languageclient/lib/node/main.js 
2025-03-19 16:22:05 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): PluginManagerExtImpl/loadPlugin(/tmp/mmeng35-vscode-unpacked/vitis-hls-pragma-0.6.0.vsix/extension/out/extension.js) 
2025-03-19 16:22:05 [debug] : [hosted-plugin: 3854243] Starting extension "vitis-hls-pragma"! 
2025-03-19 16:22:05 [debug] : [hosted-plugin: 3854243] PLUGIN_HOST(3854243): PluginManagerExtImpl/loadPlugin(/tmp/mmeng35-vscode-unpacked/vitis-hls-l1-library-0.0.1.vsix/extension/lib/extension.js) 
2025-03-19 16:22:05 [debug] : [hosted-plugin: 3854243] Clang Language Server is now active! 
2025-03-19 16:22:05 [debug] : command 'clangd.typeHierarchy' already registered 
2025-03-19 16:22:05 [debug] : data provider for 'clangd.typeHierarchyView' view is already registered 
2025-03-19 16:22:05 [debug] : data provider for 'clangd.ast' view is already registered 
2025-03-19 16:22:05 [debug] : command 'clangd.ast' already registered 
2025-03-19 16:25:33 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/compute_SpMM.cpp"}
2025-03-19 16:25:33 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/compute_SpMM.cpp"}
2025-03-19 16:25:33 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:25:33 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:25:35 [debug] : monospace assumptions have been violated, therefore disabling monospace optimizations! 
2025-03-19 16:25:35 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/generate_matrices.cpp"}
2025-03-19 16:25:35 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/generate_matrices.cpp"}
2025-03-19 16:25:35 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:25:36 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:25:36 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/codeAction' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 16:25:37 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/compute_SpMM.cpp"}
2025-03-19 16:25:37 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/compute_SpMM.cpp"}
2025-03-19 16:25:37 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:25:37 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:25:37 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/codeAction' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 16:25:41 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/generate_matrices.cpp"}
2025-03-19 16:25:41 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/generate_matrices.cpp"}
2025-03-19 16:25:41 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:25:41 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:25:41 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/codeAction' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 16:25:43 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-19 16:25:43 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-19 16:25:50 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/compute_SpMM.cpp"}
2025-03-19 16:25:50 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/compute_SpMM.cpp"}
2025-03-19 16:25:50 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:25:50 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:25:55 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/host.cpp"}
2025-03-19 16:25:55 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/host.cpp"}
2025-03-19 16:25:55 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:25:55 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:25:55 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/codeAction' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 16:26:00 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/generate_matrices.cpp"}
2025-03-19 16:26:00 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/generate_matrices.cpp"}
2025-03-19 16:26:00 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:26:00 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:26:08 [debug] : Starting terminal process {"0":"{\n  \"command\": \"/bin/bash\",\n  \"args\": [],\n  \"options\": {\n    \"name\": \"xterm-color\",\n    \"cols\": 80,\n    \"rows\": 24,\n    \"cwd\": \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3\",\n    \"env\": {\n      \"LS_COLORS\": \"rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;05;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.m4a=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.oga=01;36:*.opus=01;36:*.spx=01;36:*.xspf=01;36:\",\n      \"LD_LIBRARY_PATH\": \"/tools/software/xilinx/Vitis/latest/tps/lnx64/cmake-3.24.2/libs/Rhel/8:/tools/software/xilinx/Vitis/latest/tps/lnx64/cmake-3.24.2/libs/Rhel:/tools/software/xilinx/Vitis/latest/tps/lnx64/cmake-3.24.2/libs:/tools/software/xilinx/Vitis/latest/lib/lnx64.o:/tools/software/xilinx/Vitis/latest/lib/lnx64.o/Rhel/8:/tools/software/xilinx/Vitis/latest/lib/lnx64.o/Rhel:/tools/software/xilinx/Vitis/latest/lib/lnx64.o:/tools/software/xilinx/Vitis/latest/tps/lnx64/python-3.8.3/lib:/tools/software/xilinx/Vitis/latest/aietools/lib/lnx64.o:/tools/software/xilinx/Vitis_HLS/2024.1/lib/lnx64.o/Rhel/8:/tools/software/xilinx/Vitis_HLS/2024.1/lib/lnx64.o/Rhel:/tools/software/xilinx/Vitis_HLS/2024.1/lib/lnx64.o:/tools/software/xilinx/Vitis_HLS/2024.1/lib/lnx64.o:/lib64:/usr/lib64:/lib:/usr/lib:/usr/lib/infiniband:/usr/lib/mysql:/usr/lib/qt-3.3/lib:/usr/X11R6/lib:/usr/local/lib:/usr/local/lib64:/usr/apps/lib:/usr/apps/lib64\",\n      \"HOSTTYPE\": \"x86_64-linux\",\n      \"XILINX_VITIS\": \"/tools/software/xilinx/Vitis/latest\",\n      \"PYTHONHOME\": \"/tools/software/xilinx/Vitis/latest/tps/lnx64/python-3.8.3/\",\n      \"MGLS_LICENSE_FILE\": \"1717@ece-linlic.ece.gatech.edu\",\n      \"ARCH\": \"linux\",\n      \"TK_LIBRARY\": \"/tools/software/xilinx/Vitis/latest/tps/tk/tk8.5\",\n      \"MODULES_RUN_QUARANTINE\": \"LD_LIBRARY_PATH LD_PRELOAD\",\n      \"LANG\": \"C\",\n      \"HISTCONTROL\": \"ignoredups\",\n      \"SPECMAN_DIR\": \"/tools/software/cadence/xcelium/latest/components/sn/linux64\",\n      \"DISPLAY\": \"ece-linlabsrv01.ece.gatech.edu:105\",\n      \"RDI_INSTALLROOT\": \"/tools/software/xilinx\",\n      \"HOSTNAME\": \"ece-linlabsrv01.ece.gatech.edu\",\n      \"OLDPWD\": \"/tools/software/xilinx/Vitis/latest/bin\",\n      \"CDS_VHDL\": \"/tools/software/cadence/ic/latest/tools/leapfrog\",\n      \"MGC_HLVX_HOME\": \"/tools/software/siemens/vx/hlvx\",\n      \"OPTO_LINK_BASE\": \"/tools/software/synopsys/photonicsolutions/latest/optodesigner/bin\",\n      \"SNPSLMD_LICENSE_FILE\": \"1910@ece-winlic.ece.gatech.edu\",\n      \"JAVA_HOME\": \"/tools/software/xilinx/Vitis/latest/tps/lnx64/jre11.0.16_1/\",\n      \"KDEDIRS\": \"/usr\",\n      \"VENDOR\": \"unknown\",\n      \"MACHTYPE\": \"x86_64\",\n      \"SPECMAN_ARCH\": \"linux64\",\n      \"MODULES_USE_COMPAT_VERSION\": \"0\",\n      \"SSH_AUTH_SOCK\": \"/tmp/FastX-7ac708cf4bc84f8294f161da39322d18/agent.3827672\",\n      \"S_COLORS\": \"auto\",\n      \"AGILEESOFD_LICENSE_FILE\": \"1812@ecelinsvcs.ece.gatech.edu\",\n      \"XILINX_VIVADO\": \"/tools/software/xilinx/Vivado/2024.1\",\n      \"which_declare\": \"declare -f\",\n      \"OSTYPE\": \"linux\",\n      \"ASSURAHOME\": \"/tools/software/cadence/pegasus/latest\",\n      \"XDG_SESSION_ID\": \"202\",\n      \"SALT_LICENSE_SERVER\": \"1717@ece-winlic.ece.gatech.edu\",\n      \"MGC_QUESTA_HOME\": \"/tools/software/siemens/questa/latest/questasim\",\n      \"MODULES_CMD\": \"/usr/share/Modules/libexec/modulecmd.tcl\",\n      \"XTERM_SHELL\": \"/bin/bash\",\n      \"USER\": \"mmeng35\",\n      \"VRST_PATH\": \"$SPECMAN_HOME/$SPECMAN_ARCH:$SPECMAN_HOME/bin\",\n      \"XILINXD_LICENSE_FILE\": \"2100@ece-winlic.ece.gatech.edu\",\n      \"VRST_HOME\": \"/tools/software/cadence/xcelium/latest\",\n      \"RDI_BASEROOT\": \"/tools/software/xilinx/Vitis\",\n      \"MGC_XICPVX_HOME\": \"/tools/software/siemens/vx/xicpvx\",\n      \"RDI_INSTALLVER\": \"latest\",\n      \"GOLDENGATE_LICENSE_FILE\": \"1812@ece-winlic.ece.gatech.edu\",\n      \"SYNOPSYS_LC_ROOT\": \"/tools/software/synopsys/lc/latest\",\n      \"GROUP\": \"_gtperson_posix_groups_a-i_oit_departmental_gt\",\n      \"BUILDINFO\": \"SW Build 5096458 on 2024-09-05-07:07:11\",\n      \"MGC_VALVX_HOME\": \"/tools/software/siemens/vx/valvx\",\n      \"RDI_USE_JDK11\": \"1\",\n      \"RDI_NO_JRE\": \"1\",\n      \"PWD\": \"/nethome/mmeng35/FPGA_ECE8893\",\n      \"TANNER_HOME\": \"/tools/software/siemens/tanner/latest\",\n      \"XILINX_HLS\": \"/tools/software/xilinx/Vitis_HLS/2024.1\",\n      \"SSH_ASKPASS\": \"/usr/libexec/openssh/gnome-ssh-askpass\",\n      \"HOME\": \"/nethome/mmeng35\",\n      \"HOST\": \"ece-linlabsrv01.ece.gatech.edu\",\n      \"USE_CALIBRE_VCO\": \"aok\",\n      \"SSH_CLIENT\": \"10.2.192.74 63526 22\",\n      \"TCL_LIBRARY\": \"/tools/software/xilinx/Vitis/latest/tps/tcl/tcl8.6\",\n      \"CDS_SITE\": \"/tools/software/cadence/ic/latest/share\",\n      \"RDI_SESSION_INFO\": \"/nethome/mmeng35/FPGA_ECE8893:ece-linlabsrv01.ece.gatech.edu_1742414465_3837280\",\n      \"KRB5CCNAME\": \"FILE:/tmp/krb5cc_3042686_mo90Oa\",\n      \"RDI_APPROOT\": \"/tools/software/xilinx/Vitis/latest\",\n      \"MGC_HOME\": \"/tools/software/siemens/calibre/latest\",\n      \"XDG_DATA_DIRS\": \"/nethome/mmeng35/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share\",\n      \"CDS_INST_DIR\": \"/tools/software/cadence/ic/latest\",\n      \"_RDI_DONT_SET_XILINX_AS_PATH\": \"True\",\n      \"FASTX_SESSION_DIR\": \"/nethome/mmeng35/.fastx_server/ece-linlabsrv01.ece.gatech.edu/sessions/FX3-7ac708cf4bc84f8294f161da39322d18\",\n      \"RDI_DEPENDENCY\": \"XILINX_HLS\",\n      \"CDS_SEARCHDIR\": \"/tools/software/keysight/ads/latest/idf/ads_site\",\n      \"FASTX_SESSION_ID\": \"7ac708cf4bc84f8294f161da39322d18\",\n      \"CDSDIR\": \"/tools/software/cadence/ic/latest/tools/dfII\",\n      \"CDS_VPCM_HOME\": \"/tools/software/cadence/spectre/latest/tools/vpcm\",\n      \"MGC_TESS_HOME\": \"/tools/software/siemens/tessent/latest\",\n      \"CDSHOME\": \"//tools/software/cadence/ic/latest\",\n      \"VCSMX_HOME\": \"/tools/software/synopsys/vcs/latest\",\n      \"MGC_AMS_HOME\": \"/tools/software/siemens/amsv/latest\",\n      \"ADS_LICENSE_FILE\": \"1812@ece-winlic.ece.gatech.edu\",\n      \"RISCV32_IM\": \"/tools/projects/ece4804/riscv_im/bin/riscv32-unknown-elf-\",\n      \"MGC_CATAPULT_HOME\": \"/tools/software/siemens/catapult/latest/Mgc_home\",\n      \"OAINST\": \"/tools/software/cadence/ic/latest\",\n      \"XTERM_VERSION\": \"XTerm(331)\",\n      \"RDI_BINROOT\": \"/tools/software/xilinx/Vitis/latest/bin\",\n      \"RDI_DATADIR\": \"/tools/software/xilinx/SharedData/latest/data:/tools/software/xilinx/Vitis/latest/data\",\n      \"PHOTONICS_SOLUTIONS_ROOT\": \"/tools/software/synopsys/photonicsolutions\",\n      \"CLS_CDSD_COMPATIBILITY_LOCKING\": \"NO\",\n      \"MMSIMHOME\": \"/tools/software/cadence/spectre/latest\",\n      \"MAIL\": \"/var/spool/mail/mmeng35\",\n      \"CDS_LIC_FILE\": \"5280@ece-linlic.ece.gatech.edu\",\n      \"REMOTEHOST\": \"ece-linlabsrv01.ece.gatech.edu\",\n      \"TERM\": \"xterm\",\n      \"SHELL\": \"/bin/bash\",\n      \"LM_LICENSE_FILE\": \"1055@ansyslic.ecs.gatech.edu\",\n      \"XILINX_VITIS_AIETOOLS\": \"/tools/software/xilinx/Vitis/latest/aietools\",\n      \"_RDI_SETENV_RUN\": \"true\",\n      \"ICV_HOME_DIR\": \"/tools/software/synopsys/icvalidator/latest\",\n      \"CDS_AUTO_64BIT\": \"ALL\",\n      \"APD\": \"/tools/software/cadence/spb/latest\",\n      \"QRC_HOME\": \"/tools/software/cadence/quantus/latest\",\n      \"MGC\": \"/tools/software/siemens\",\n      \"VERDI_HOME\": \"/tools/software/synopsys/verdi/latest\",\n      \"HDI_APPROOT\": \"/tools/software/xilinx/Vitis/latest\",\n      \"RSOFT_PROGRAMPATH\": \"/tools/software/synopsys/photonicsolutions/latest/rsoft/bin\",\n      \"SHLVL\": \"5\",\n      \"PYTHONPATH\": \"/tools/software/xilinx/Vitis/latest/tps/lnx64/python-3.8.3/lib/python3.8/lib-dynload/:/tools/software/xilinx/Vitis/latest/tps/lnx64/python-3.8.3/lib/python3.8:/tools/software/xilinx/Vitis/latest/cli/:/tools/software/xilinx/Vitis/latest/cli/python-packages/site-packages:/tools/software/xilinx/Vitis/latest/cli/python-packages/lnx64:/tools/software/xilinx/Vitis/latest/cli/proto:/tools/software/xilinx/Vitis/latest/scripts/python_pkg\",\n      \"XIL_NO_OVERRIDE\": \"0\",\n      \"MANPATH\": \"/usr/man:/usr/share/man:/usr/X11R6/man:/usr/local/man:/usr/apps/man\",\n      \"WINDOWID\": \"2097186\",\n      \"XPEDION\": \"/tools/software/keysight/goldengate/latest\",\n      \"CDS\": \"/tools/software/cadence/ic/latest\",\n      \"MLM_LICENSE_FILE\": \"1711@matlablic.ecs.gatech.edu\",\n      \"MODULEPATH\": \"/etc/scl/modulefiles:/etc/scl/modulefiles:/etc/scl/modulefiles:/etc/scl/modulefiles:/usr/share/Modules/modulefiles:/etc/modulefiles:/usr/share/modulefiles\",\n      \"PHOTONICS_SOLUTIONS_VERSION\": \"latest\",\n      \"MGC_MSIM_HOME\": \"/tools/software/siemens/modelsim/latest\",\n      \"LOGNAME\": \"mmeng35\",\n      \"DBUS_SESSION_BUS_ADDRESS\": \"unix:path=/run/user/3042686/bus\",\n      \"XIL_SUPPRESS_OVERRIDE_WARNINGS\": \"1\",\n      \"XDG_RUNTIME_DIR\": \"/run/user/3042686\",\n      \"CALIBRE_DISABLE_RHEL6_WARNING\": \"1\",\n      \"MODULEPATH_modshare\": \"/usr/share/Modules/modulefiles:2:/etc/modulefiles:2:/usr/share/modulefiles:2\",\n      \"PEGHOME\": \"/tools/software/cadence/pegasus/latest\",\n      \"MGC_EEVX_HOME\": \"/tools/software/siemens/vx/eevx\",\n      \"RDI_SHARED_DATA\": \"/tools/software/xilinx/SharedData/latest/data\",\n      \"PATH\": \"/tools/software/xilinx/Vitis/latest/tps/lnx64/git-2.16.2/bin:/tools/software/xilinx/Vitis/latest/tps/lnx64/cmake-3.24.2/bin:/tools/software/xilinx/Vitis/latest/lnx64/tools/clang/bin:/tools/software/xilinx/Vitis/latest/tps/lnx64/python-3.8.3//bin:/tools/software/xilinx/Vitis/latest/tps/lnx64/jre11.0.16_1//bin:/tools/software/xilinx/Vitis/latest/bin:/tools/software/xilinx/Vitis/latest/gnu/microblaze/lin/bin:/tools/software/xilinx/Vitis/latest/gnu/arm/lin/bin:/tools/software/xilinx/Vitis/latest/gnu/microblaze/linux_toolchain/nt64_be/bin:/tools/software/xilinx/Vitis/latest/gnu/microblaze/linux_toolchain/nt64_le/bin:/tools/software/xilinx/Vitis/latest/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/software/xilinx/Vitis/latest/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/latest/gnu/aarch64/lin/aarch64-linux/bin:/tools/software/xilinx/Vitis/latest/gnu/aarch64/lin/aarch64-none/bin:/tools/software/xilinx/Vitis/latest/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/latest/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/software/xilinx/Vitis/latest/aietools/bin:/tools/software/xilinx/Vitis/latest/bin:/tools/software/xilinx/Vitis_HLS/2024.1/bin:/tools/software/xilinx/Vitis/latest/aietools/bin:/tools/software/xilinx/Vitis/latest/bin:/tools/software/xilinx/Vivado/2024.1/bin:/tools/software/xilinx/Model_Composer/2024.1/bin:/tools/software/xilinx/PDM/2024.1/bin:/tools/software/xilinx/Vitis_HLS/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/lin/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-none/bin:/tools/software/xilinx/Vitis/2024.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/aietools/bin:/tools/software/xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/software/xilinx/Vivado/2024.1/bin:/tools/software/xilinx/DocNav:/tools/software/xilinx/Vitis_HLS/2024.1/bin:/tools/software/xilinx/Model_Composer/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/lin/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-none/bin:/tools/software/xilinx/Vitis/2024.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/aietools/bin:/tools/software/xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/software/xilinx/Vivado/2024.1/bin:/tools/software/xilinx/DocNav:/tools/software/xilinx/Model_Composer/2024.1/bin:/tools/software/xilinx/PDM/2024.1/bin:/tools/software/xilinx/Vitis_HLS/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/lin/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-none/bin:/tools/software/xilinx/Vitis/2024.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/aietools/bin:/tools/software/xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/software/xilinx/Vivado/2024.1/bin:/tools/software/xilinx/DocNav:/tools/software/xilinx/Vitis_HLS/2024.1/bin:/tools/software/xilinx/Model_Composer/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/lin/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-none/bin:/tools/software/xilinx/Vitis/2024.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/aietools/bin:/tools/software/xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/software/xilinx/Vivado/2024.1/bin:/tools/software/xilinx/DocNav:/tools/software/synopsys/vcs/latest/bin:/tools/software/cadence/xcelium/latest/bin:/tools/software/cadence/xcelium/latest/tools/bin:/tools/software/cadence/spectre/latest/tools/bin:/tools/software/cadence/ic/latest/tools/inca/bin:/tools/software/cadence/ic/latest/tools/dracula/bin:/tools/software/cadence/spb/latest/tools/bin:/tools/software/cadence/spb/latest/tools/dfII/bin:/tools/software/cadence/spb/latest/tools/pcb/bin:/tools/software/cadence/quantus/latest/tools/extraction/bin:/tools/software/cadence/quantus/latest/tools/bin:/tools/software/cadence/pegasus/latest/tools/bin:/tools/software/synopsys/vcs/latest/bin:/tools/software/synopsys/cscope64/latest/ai_bin:/tools/software/xilinx/Model_Composer/2024.1/bin:/tools/software/xilinx/PDM/2024.1/bin:/tools/software/xilinx/Vitis_HLS/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/lin/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-none/bin:/tools/software/xilinx/Vitis/2024.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/aietools/bin:/tools/software/xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/software/xilinx/Vivado/2024.1/bin:/tools/software/xilinx/DocNav:/tools/software/xilinx/Vitis_HLS/2024.1/bin:/tools/software/xilinx/Model_Composer/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/lin/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-none/bin:/tools/software/xilinx/Vitis/2024.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/aietools/bin:/tools/software/xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/software/xilinx/Vivado/2024.1/bin:/tools/software/xilinx/DocNav:/usr/share/Modules/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/tools/matlab/r2019a/bin:/usr/apps/bin:/nethome/mmeng35/bin:/usr/lib/fastx/3/apps:/tools/matlab/r2019a/bin:/usr/apps/bin:/tools/software/synopsys/sentaurus/latest/bin:/tools/software/synopsys/qatk/latest/bin:/tools/software/synopsys/syn/latest/bin:/tools/software/synopsys/lc/latest/bin:/tools/software/synopsys/finesim/latest/bin:/tools/software/synopsys/icc2/latest/bin:/tools/software/synopsys/hspice/latest/hspice/bin:/tools/software/synopsys/coretools/latest/bin:/tools/software/synopsys/photonicsolutions/latest/rsoft/bin:/tools/software/synopsys/photonicsolutions/latest/optodesigner/bin:/tools/software/synopsys/photonicsolutions/latest/bin:/tools/software/synopsys/wv/latest/bin:/tools/software/synopsys/customcompiler/latest/bin:/tools/software/synopsys/prime/latest/bin:/tools/software/synopsys/primelib/latest/bin:/tools/software/synopsys/primewave/latest/bin:/tools/software/synopsys/siwb_workbench/latest/bin:/tools/software/synopsys/siwb_workbench/latest/bin/linux64:/tools/software/synopsys/starrc/latest/bin:/tools/software/synopsys/starrc/latest/linux64_starrc/bin:/tools/software/synopsys/spx/latest/bin:/tools/software/synopsys/spx/latest/linux64/bin:/tools/software/synopsys/icvalidator/latest/bin:/tools/software/synopsys/raphael_fx/latest/bin:/tools/software/synopsys/raphael_fx/latest/linux64/bin:/tools/software/synopsys/saber64/latest/64/bin:/tools/software/synopsys/saber64/latest/ai_bin:/tools/software/synopsys/verdi/latest/bin:/tools/software/cadence/ic/latest/tools/bin:/tools/software/cadence/ic/latest/tools/dfII/bin:/tools/software/siemens/calibre/latest/bin:/tools/software/siemens/amsv/latest/amsv/bin:/tools/software/siemens/amsv/latest/amsv/modeltech/bin:/tools/software/siemens/modelsim/latest/modelsim_dlx/bin:/tools/software/siemens/tessent/latest/bin:/tools/software/siemens/vx/hlvx/hlvx/SDD_HOME/hldrc/linux64/bin:/tools/software/siemens/vx/hlvx/hlvx/SDD_HOME/Nimbic/bin:/tools/software/siemens/catapult/latest/Mgc_home/bin:/tools/software/siemens/tanner/latest/bin:/tools/software/siemens/questa/latest/questasim/bin:/tools/software/siemens/questa/latest/questasim/linux_x86_64:/tools/software/keysight/ads/latest/bin:/tools/software/keysight/goldengate/latest/bin:.:/tools/software/siemens/calibre/latest/bin:/tools/software/siemens/amsv/latest/amsv/bin:/tools/software/siemens/amsv/latest/amsv/modeltech/bin:/tools/software/siemens/modelsim/latest/modelsim_dlx/bin:/tools/software/siemens/tessent/latest/bin:/tools/software/siemens/vx/hlvx/hlvx/SDD_HOME/hldrc/linux64/bin:/tools/software/siemens/vx/hlvx/hlvx/SDD_HOME/Nimbic/bin:/tools/software/siemens/catapult/latest/Mgc_home/bin:/tools/software/siemens/tanner/latest/bin:/tools/software/siemens/questa/latest/questasim/bin:/tools/software/siemens/questa/latest/questasim/linux_x86_64:/tools/matlab/r2019a/bin:/usr/apps/bin:/tools/matlab/r2019a/bin:/usr/apps/bin:/nethome/mmeng35/bin\",\n      \"SYN\": \"/tools/software/synopsys\",\n      \"CALIBRE_HOME\": \"/tools/software/siemens/calibre/latest\",\n      \"VCS_HOME\": \"/tools/software/synopsys/vcs/latest\",\n      \"OA_HOME\": \"/tools/software/cadence/ic/latest/share/oa\",\n      \"SPECMAN_HOME\": \"/tools/software/cadence/xcelium/latest/components/sn\",\n      \"MODULESHOME\": \"/usr/share/Modules\",\n      \"HISTSIZE\": \"1000\",\n      \"CDS_LOAD_ENV\": \"CSF\",\n      \"EDA_TOOLS_PATH\": \"/tools/software/synopsys\",\n      \"WORK_DIR\": \"/nethome/mmeng35/CORDIC/\",\n      \"XTERM_LOCALE\": \"en_US.UTF-8\",\n      \"HPEESOF_DIR\": \"/tools/software/keysight/ads/latest\",\n      \"LESSOPEN\": \"||/usr/bin/lesspipe.sh %s\",\n      \"WV_HOME\": \"/tools/software/synopsys/wv/latest\",\n      \"BASH_FUNC_which%%\": \"() {  ( alias;\\n eval ${which_declare} ) | /usr/bin/which --tty-only --read-alias --read-functions --show-tilde --show-dot $@\\n}\",\n      \"BASH_FUNC_module%%\": \"() {  _module_raw \\\"$@\\\" 2>&1\\n}\",\n      \"BASH_FUNC__module_raw%%\": \"() {  unset _mlshdbg;\\n if [ \\\"${MODULES_SILENT_SHELL_DEBUG:-0}\\\" = '1' ]; then\\n case \\\"$-\\\" in \\n *v*x*)\\n set +vx;\\n _mlshdbg='vx'\\n ;;\\n *v*)\\n set +v;\\n _mlshdbg='v'\\n ;;\\n *x*)\\n set +x;\\n _mlshdbg='x'\\n ;;\\n *)\\n _mlshdbg=''\\n ;;\\n esac;\\n fi;\\n unset _mlre _mlIFS;\\n if [ -n \\\"${IFS+x}\\\" ]; then\\n _mlIFS=$IFS;\\n fi;\\n IFS=' ';\\n for _mlv in ${MODULES_RUN_QUARANTINE:-};\\n do\\n if [ \\\"${_mlv}\\\" = \\\"${_mlv##*[!A-Za-z0-9_]}\\\" -a \\\"${_mlv}\\\" = \\\"${_mlv#[0-9]}\\\" ]; then\\n if [ -n \\\"`eval 'echo ${'$_mlv'+x}'`\\\" ]; then\\n _mlre=\\\"${_mlre:-}${_mlv}_modquar='`eval 'echo ${'$_mlv'}'`' \\\";\\n fi;\\n _mlrv=\\\"MODULES_RUNENV_${_mlv}\\\";\\n _mlre=\\\"${_mlre:-}${_mlv}='`eval 'echo ${'$_mlrv':-}'`' \\\";\\n fi;\\n done;\\n if [ -n \\\"${_mlre:-}\\\" ]; then\\n eval `eval ${_mlre} /usr/bin/tclsh /usr/share/Modules/libexec/modulecmd.tcl bash '\\\"$@\\\"'`;\\n else\\n eval `/usr/bin/tclsh /usr/share/Modules/libexec/modulecmd.tcl bash \\\"$@\\\"`;\\n fi;\\n _mlstatus=$?;\\n if [ -n \\\"${_mlIFS+x}\\\" ]; then\\n IFS=$_mlIFS;\\n else\\n unset IFS;\\n fi;\\n unset _mlre _mlv _mlrv _mlIFS;\\n if [ -n \\\"${_mlshdbg:-}\\\" ]; then\\n set -$_mlshdbg;\\n fi;\\n unset _mlshdbg;\\n return $_mlstatus\\n}\",\n      \"BASH_FUNC_switchml%%\": \"() {  typeset swfound=1;\\n if [ \\\"${MODULES_USE_COMPAT_VERSION:-0}\\\" = '1' ]; then\\n typeset swname='main';\\n if [ -e /usr/share/Modules/libexec/modulecmd.tcl ]; then\\n typeset swfound=0;\\n unset MODULES_USE_COMPAT_VERSION;\\n fi;\\n else\\n typeset swname='compatibility';\\n if [ -e /usr/share/Modules/libexec/modulecmd-compat ]; then\\n typeset swfound=0;\\n MODULES_USE_COMPAT_VERSION=1;\\n export MODULES_USE_COMPAT_VERSION;\\n fi;\\n fi;\\n if [ $swfound -eq 0 ]; then\\n echo \\\"Switching to Modules $swname version\\\";\\n source /usr/share/Modules/init/bash;\\n else\\n echo \\\"Cannot switch to Modules $swname version, command not found\\\";\\n return 1;\\n fi\\n}\",\n      \"BASH_FUNC_scl%%\": \"() {  if [ \\\"$1\\\" = \\\"load\\\" -o \\\"$1\\\" = \\\"unload\\\" ]; then\\n eval \\\"module $@\\\";\\n else\\n /usr/bin/scl \\\"$@\\\";\\n fi\\n}\",\n      \"BASH_FUNC_ml%%\": \"() {  module ml \\\"$@\\\"\\n}\",\n      \"_\": \"/tools/software/xilinx/Vitis/latest/ide/electron-app/lnx64/vitisng-ide\",\n      \"CHROME_DESKTOP\": \"Vitis Unified IDE.desktop\",\n      \"ORIGINAL_XDG_CURRENT_DESKTOP\": \"undefined\",\n      \"THEIA_DEFAULT_PLUGINS\": \"local-dir:/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins\",\n      \"THEIA_PLUGINS\": \"local-dir:/nethome/mmeng35/.theia/plugins\",\n      \"LC_NUMERIC\": \"C\",\n      \"THEIA_APP_PROJECT_PATH\": \"/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app\",\n      \"THEIA_ELECTRON_VERSION\": \"15.5.7\",\n      \"THEIA_ELECTRON_TOKEN\": \"{\\\"value\\\":\\\"7b5bec6c-7522-4339-b5ad-5d11822db731\\\"}\",\n      \"VSCODE_API_VERSION\": \"1.53.2\",\n      \"VSCODE_GIT_IPC_HANDLE\": \"/run/user/3042686/vscode-git-71924579c9.sock\",\n      \"GIT_ASKPASS\": \"/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/vscode.git/extension/dist/askpass.sh\",\n      \"VSCODE_GIT_ASKPASS_NODE\": \"/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/vitisng-ide\",\n      \"VSCODE_GIT_ASKPASS_MAIN\": \"/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/vscode.git/extension/dist/askpass-main.js\"\n    }\n  }\n}"}
2025-03-19 16:26:08 [debug] : Opening channel for service path '/services/terminals/1'. 
2025-03-19 16:26:20 [debug] : Starting terminal process {"0":"{\n  \"command\": \"/bin/bash\",\n  \"args\": [],\n  \"options\": {\n    \"name\": \"xterm-color\",\n    \"cols\": 80,\n    \"rows\": 24,\n    \"cwd\": \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3\",\n    \"env\": {\n      \"LS_COLORS\": \"rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;05;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.m4a=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.oga=01;36:*.opus=01;36:*.spx=01;36:*.xspf=01;36:\",\n      \"LD_LIBRARY_PATH\": \"/tools/software/xilinx/Vitis/latest/tps/lnx64/cmake-3.24.2/libs/Rhel/8:/tools/software/xilinx/Vitis/latest/tps/lnx64/cmake-3.24.2/libs/Rhel:/tools/software/xilinx/Vitis/latest/tps/lnx64/cmake-3.24.2/libs:/tools/software/xilinx/Vitis/latest/lib/lnx64.o:/tools/software/xilinx/Vitis/latest/lib/lnx64.o/Rhel/8:/tools/software/xilinx/Vitis/latest/lib/lnx64.o/Rhel:/tools/software/xilinx/Vitis/latest/lib/lnx64.o:/tools/software/xilinx/Vitis/latest/tps/lnx64/python-3.8.3/lib:/tools/software/xilinx/Vitis/latest/aietools/lib/lnx64.o:/tools/software/xilinx/Vitis_HLS/2024.1/lib/lnx64.o/Rhel/8:/tools/software/xilinx/Vitis_HLS/2024.1/lib/lnx64.o/Rhel:/tools/software/xilinx/Vitis_HLS/2024.1/lib/lnx64.o:/tools/software/xilinx/Vitis_HLS/2024.1/lib/lnx64.o:/lib64:/usr/lib64:/lib:/usr/lib:/usr/lib/infiniband:/usr/lib/mysql:/usr/lib/qt-3.3/lib:/usr/X11R6/lib:/usr/local/lib:/usr/local/lib64:/usr/apps/lib:/usr/apps/lib64\",\n      \"HOSTTYPE\": \"x86_64-linux\",\n      \"XILINX_VITIS\": \"/tools/software/xilinx/Vitis/latest\",\n      \"PYTHONHOME\": \"/tools/software/xilinx/Vitis/latest/tps/lnx64/python-3.8.3/\",\n      \"MGLS_LICENSE_FILE\": \"1717@ece-linlic.ece.gatech.edu\",\n      \"ARCH\": \"linux\",\n      \"TK_LIBRARY\": \"/tools/software/xilinx/Vitis/latest/tps/tk/tk8.5\",\n      \"MODULES_RUN_QUARANTINE\": \"LD_LIBRARY_PATH LD_PRELOAD\",\n      \"LANG\": \"C\",\n      \"HISTCONTROL\": \"ignoredups\",\n      \"SPECMAN_DIR\": \"/tools/software/cadence/xcelium/latest/components/sn/linux64\",\n      \"DISPLAY\": \"ece-linlabsrv01.ece.gatech.edu:105\",\n      \"RDI_INSTALLROOT\": \"/tools/software/xilinx\",\n      \"HOSTNAME\": \"ece-linlabsrv01.ece.gatech.edu\",\n      \"OLDPWD\": \"/tools/software/xilinx/Vitis/latest/bin\",\n      \"CDS_VHDL\": \"/tools/software/cadence/ic/latest/tools/leapfrog\",\n      \"MGC_HLVX_HOME\": \"/tools/software/siemens/vx/hlvx\",\n      \"OPTO_LINK_BASE\": \"/tools/software/synopsys/photonicsolutions/latest/optodesigner/bin\",\n      \"SNPSLMD_LICENSE_FILE\": \"1910@ece-winlic.ece.gatech.edu\",\n      \"JAVA_HOME\": \"/tools/software/xilinx/Vitis/latest/tps/lnx64/jre11.0.16_1/\",\n      \"KDEDIRS\": \"/usr\",\n      \"VENDOR\": \"unknown\",\n      \"MACHTYPE\": \"x86_64\",\n      \"SPECMAN_ARCH\": \"linux64\",\n      \"MODULES_USE_COMPAT_VERSION\": \"0\",\n      \"SSH_AUTH_SOCK\": \"/tmp/FastX-7ac708cf4bc84f8294f161da39322d18/agent.3827672\",\n      \"S_COLORS\": \"auto\",\n      \"AGILEESOFD_LICENSE_FILE\": \"1812@ecelinsvcs.ece.gatech.edu\",\n      \"XILINX_VIVADO\": \"/tools/software/xilinx/Vivado/2024.1\",\n      \"which_declare\": \"declare -f\",\n      \"OSTYPE\": \"linux\",\n      \"ASSURAHOME\": \"/tools/software/cadence/pegasus/latest\",\n      \"XDG_SESSION_ID\": \"202\",\n      \"SALT_LICENSE_SERVER\": \"1717@ece-winlic.ece.gatech.edu\",\n      \"MGC_QUESTA_HOME\": \"/tools/software/siemens/questa/latest/questasim\",\n      \"MODULES_CMD\": \"/usr/share/Modules/libexec/modulecmd.tcl\",\n      \"XTERM_SHELL\": \"/bin/bash\",\n      \"USER\": \"mmeng35\",\n      \"VRST_PATH\": \"$SPECMAN_HOME/$SPECMAN_ARCH:$SPECMAN_HOME/bin\",\n      \"XILINXD_LICENSE_FILE\": \"2100@ece-winlic.ece.gatech.edu\",\n      \"VRST_HOME\": \"/tools/software/cadence/xcelium/latest\",\n      \"RDI_BASEROOT\": \"/tools/software/xilinx/Vitis\",\n      \"MGC_XICPVX_HOME\": \"/tools/software/siemens/vx/xicpvx\",\n      \"RDI_INSTALLVER\": \"latest\",\n      \"GOLDENGATE_LICENSE_FILE\": \"1812@ece-winlic.ece.gatech.edu\",\n      \"SYNOPSYS_LC_ROOT\": \"/tools/software/synopsys/lc/latest\",\n      \"GROUP\": \"_gtperson_posix_groups_a-i_oit_departmental_gt\",\n      \"BUILDINFO\": \"SW Build 5096458 on 2024-09-05-07:07:11\",\n      \"MGC_VALVX_HOME\": \"/tools/software/siemens/vx/valvx\",\n      \"RDI_USE_JDK11\": \"1\",\n      \"RDI_NO_JRE\": \"1\",\n      \"PWD\": \"/nethome/mmeng35/FPGA_ECE8893\",\n      \"TANNER_HOME\": \"/tools/software/siemens/tanner/latest\",\n      \"XILINX_HLS\": \"/tools/software/xilinx/Vitis_HLS/2024.1\",\n      \"SSH_ASKPASS\": \"/usr/libexec/openssh/gnome-ssh-askpass\",\n      \"HOME\": \"/nethome/mmeng35\",\n      \"HOST\": \"ece-linlabsrv01.ece.gatech.edu\",\n      \"USE_CALIBRE_VCO\": \"aok\",\n      \"SSH_CLIENT\": \"10.2.192.74 63526 22\",\n      \"TCL_LIBRARY\": \"/tools/software/xilinx/Vitis/latest/tps/tcl/tcl8.6\",\n      \"CDS_SITE\": \"/tools/software/cadence/ic/latest/share\",\n      \"RDI_SESSION_INFO\": \"/nethome/mmeng35/FPGA_ECE8893:ece-linlabsrv01.ece.gatech.edu_1742414465_3837280\",\n      \"KRB5CCNAME\": \"FILE:/tmp/krb5cc_3042686_mo90Oa\",\n      \"RDI_APPROOT\": \"/tools/software/xilinx/Vitis/latest\",\n      \"MGC_HOME\": \"/tools/software/siemens/calibre/latest\",\n      \"XDG_DATA_DIRS\": \"/nethome/mmeng35/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share\",\n      \"CDS_INST_DIR\": \"/tools/software/cadence/ic/latest\",\n      \"_RDI_DONT_SET_XILINX_AS_PATH\": \"True\",\n      \"FASTX_SESSION_DIR\": \"/nethome/mmeng35/.fastx_server/ece-linlabsrv01.ece.gatech.edu/sessions/FX3-7ac708cf4bc84f8294f161da39322d18\",\n      \"RDI_DEPENDENCY\": \"XILINX_HLS\",\n      \"CDS_SEARCHDIR\": \"/tools/software/keysight/ads/latest/idf/ads_site\",\n      \"FASTX_SESSION_ID\": \"7ac708cf4bc84f8294f161da39322d18\",\n      \"CDSDIR\": \"/tools/software/cadence/ic/latest/tools/dfII\",\n      \"CDS_VPCM_HOME\": \"/tools/software/cadence/spectre/latest/tools/vpcm\",\n      \"MGC_TESS_HOME\": \"/tools/software/siemens/tessent/latest\",\n      \"CDSHOME\": \"//tools/software/cadence/ic/latest\",\n      \"VCSMX_HOME\": \"/tools/software/synopsys/vcs/latest\",\n      \"MGC_AMS_HOME\": \"/tools/software/siemens/amsv/latest\",\n      \"ADS_LICENSE_FILE\": \"1812@ece-winlic.ece.gatech.edu\",\n      \"RISCV32_IM\": \"/tools/projects/ece4804/riscv_im/bin/riscv32-unknown-elf-\",\n      \"MGC_CATAPULT_HOME\": \"/tools/software/siemens/catapult/latest/Mgc_home\",\n      \"OAINST\": \"/tools/software/cadence/ic/latest\",\n      \"XTERM_VERSION\": \"XTerm(331)\",\n      \"RDI_BINROOT\": \"/tools/software/xilinx/Vitis/latest/bin\",\n      \"RDI_DATADIR\": \"/tools/software/xilinx/SharedData/latest/data:/tools/software/xilinx/Vitis/latest/data\",\n      \"PHOTONICS_SOLUTIONS_ROOT\": \"/tools/software/synopsys/photonicsolutions\",\n      \"CLS_CDSD_COMPATIBILITY_LOCKING\": \"NO\",\n      \"MMSIMHOME\": \"/tools/software/cadence/spectre/latest\",\n      \"MAIL\": \"/var/spool/mail/mmeng35\",\n      \"CDS_LIC_FILE\": \"5280@ece-linlic.ece.gatech.edu\",\n      \"REMOTEHOST\": \"ece-linlabsrv01.ece.gatech.edu\",\n      \"TERM\": \"xterm\",\n      \"SHELL\": \"/bin/bash\",\n      \"LM_LICENSE_FILE\": \"1055@ansyslic.ecs.gatech.edu\",\n      \"XILINX_VITIS_AIETOOLS\": \"/tools/software/xilinx/Vitis/latest/aietools\",\n      \"_RDI_SETENV_RUN\": \"true\",\n      \"ICV_HOME_DIR\": \"/tools/software/synopsys/icvalidator/latest\",\n      \"CDS_AUTO_64BIT\": \"ALL\",\n      \"APD\": \"/tools/software/cadence/spb/latest\",\n      \"QRC_HOME\": \"/tools/software/cadence/quantus/latest\",\n      \"MGC\": \"/tools/software/siemens\",\n      \"VERDI_HOME\": \"/tools/software/synopsys/verdi/latest\",\n      \"HDI_APPROOT\": \"/tools/software/xilinx/Vitis/latest\",\n      \"RSOFT_PROGRAMPATH\": \"/tools/software/synopsys/photonicsolutions/latest/rsoft/bin\",\n      \"SHLVL\": \"5\",\n      \"PYTHONPATH\": \"/tools/software/xilinx/Vitis/latest/tps/lnx64/python-3.8.3/lib/python3.8/lib-dynload/:/tools/software/xilinx/Vitis/latest/tps/lnx64/python-3.8.3/lib/python3.8:/tools/software/xilinx/Vitis/latest/cli/:/tools/software/xilinx/Vitis/latest/cli/python-packages/site-packages:/tools/software/xilinx/Vitis/latest/cli/python-packages/lnx64:/tools/software/xilinx/Vitis/latest/cli/proto:/tools/software/xilinx/Vitis/latest/scripts/python_pkg\",\n      \"XIL_NO_OVERRIDE\": \"0\",\n      \"MANPATH\": \"/usr/man:/usr/share/man:/usr/X11R6/man:/usr/local/man:/usr/apps/man\",\n      \"WINDOWID\": \"2097186\",\n      \"XPEDION\": \"/tools/software/keysight/goldengate/latest\",\n      \"CDS\": \"/tools/software/cadence/ic/latest\",\n      \"MLM_LICENSE_FILE\": \"1711@matlablic.ecs.gatech.edu\",\n      \"MODULEPATH\": \"/etc/scl/modulefiles:/etc/scl/modulefiles:/etc/scl/modulefiles:/etc/scl/modulefiles:/usr/share/Modules/modulefiles:/etc/modulefiles:/usr/share/modulefiles\",\n      \"PHOTONICS_SOLUTIONS_VERSION\": \"latest\",\n      \"MGC_MSIM_HOME\": \"/tools/software/siemens/modelsim/latest\",\n      \"LOGNAME\": \"mmeng35\",\n      \"DBUS_SESSION_BUS_ADDRESS\": \"unix:path=/run/user/3042686/bus\",\n      \"XIL_SUPPRESS_OVERRIDE_WARNINGS\": \"1\",\n      \"XDG_RUNTIME_DIR\": \"/run/user/3042686\",\n      \"CALIBRE_DISABLE_RHEL6_WARNING\": \"1\",\n      \"MODULEPATH_modshare\": \"/usr/share/Modules/modulefiles:2:/etc/modulefiles:2:/usr/share/modulefiles:2\",\n      \"PEGHOME\": \"/tools/software/cadence/pegasus/latest\",\n      \"MGC_EEVX_HOME\": \"/tools/software/siemens/vx/eevx\",\n      \"RDI_SHARED_DATA\": \"/tools/software/xilinx/SharedData/latest/data\",\n      \"PATH\": \"/tools/software/xilinx/Vitis/latest/tps/lnx64/git-2.16.2/bin:/tools/software/xilinx/Vitis/latest/tps/lnx64/cmake-3.24.2/bin:/tools/software/xilinx/Vitis/latest/lnx64/tools/clang/bin:/tools/software/xilinx/Vitis/latest/tps/lnx64/python-3.8.3//bin:/tools/software/xilinx/Vitis/latest/tps/lnx64/jre11.0.16_1//bin:/tools/software/xilinx/Vitis/latest/bin:/tools/software/xilinx/Vitis/latest/gnu/microblaze/lin/bin:/tools/software/xilinx/Vitis/latest/gnu/arm/lin/bin:/tools/software/xilinx/Vitis/latest/gnu/microblaze/linux_toolchain/nt64_be/bin:/tools/software/xilinx/Vitis/latest/gnu/microblaze/linux_toolchain/nt64_le/bin:/tools/software/xilinx/Vitis/latest/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/software/xilinx/Vitis/latest/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/latest/gnu/aarch64/lin/aarch64-linux/bin:/tools/software/xilinx/Vitis/latest/gnu/aarch64/lin/aarch64-none/bin:/tools/software/xilinx/Vitis/latest/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/latest/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/software/xilinx/Vitis/latest/aietools/bin:/tools/software/xilinx/Vitis/latest/bin:/tools/software/xilinx/Vitis_HLS/2024.1/bin:/tools/software/xilinx/Vitis/latest/aietools/bin:/tools/software/xilinx/Vitis/latest/bin:/tools/software/xilinx/Vivado/2024.1/bin:/tools/software/xilinx/Model_Composer/2024.1/bin:/tools/software/xilinx/PDM/2024.1/bin:/tools/software/xilinx/Vitis_HLS/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/lin/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-none/bin:/tools/software/xilinx/Vitis/2024.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/aietools/bin:/tools/software/xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/software/xilinx/Vivado/2024.1/bin:/tools/software/xilinx/DocNav:/tools/software/xilinx/Vitis_HLS/2024.1/bin:/tools/software/xilinx/Model_Composer/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/lin/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-none/bin:/tools/software/xilinx/Vitis/2024.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/aietools/bin:/tools/software/xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/software/xilinx/Vivado/2024.1/bin:/tools/software/xilinx/DocNav:/tools/software/xilinx/Model_Composer/2024.1/bin:/tools/software/xilinx/PDM/2024.1/bin:/tools/software/xilinx/Vitis_HLS/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/lin/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-none/bin:/tools/software/xilinx/Vitis/2024.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/aietools/bin:/tools/software/xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/software/xilinx/Vivado/2024.1/bin:/tools/software/xilinx/DocNav:/tools/software/xilinx/Vitis_HLS/2024.1/bin:/tools/software/xilinx/Model_Composer/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/lin/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-none/bin:/tools/software/xilinx/Vitis/2024.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/aietools/bin:/tools/software/xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/software/xilinx/Vivado/2024.1/bin:/tools/software/xilinx/DocNav:/tools/software/synopsys/vcs/latest/bin:/tools/software/cadence/xcelium/latest/bin:/tools/software/cadence/xcelium/latest/tools/bin:/tools/software/cadence/spectre/latest/tools/bin:/tools/software/cadence/ic/latest/tools/inca/bin:/tools/software/cadence/ic/latest/tools/dracula/bin:/tools/software/cadence/spb/latest/tools/bin:/tools/software/cadence/spb/latest/tools/dfII/bin:/tools/software/cadence/spb/latest/tools/pcb/bin:/tools/software/cadence/quantus/latest/tools/extraction/bin:/tools/software/cadence/quantus/latest/tools/bin:/tools/software/cadence/pegasus/latest/tools/bin:/tools/software/synopsys/vcs/latest/bin:/tools/software/synopsys/cscope64/latest/ai_bin:/tools/software/xilinx/Model_Composer/2024.1/bin:/tools/software/xilinx/PDM/2024.1/bin:/tools/software/xilinx/Vitis_HLS/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/lin/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-none/bin:/tools/software/xilinx/Vitis/2024.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/aietools/bin:/tools/software/xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/software/xilinx/Vivado/2024.1/bin:/tools/software/xilinx/DocNav:/tools/software/xilinx/Vitis_HLS/2024.1/bin:/tools/software/xilinx/Model_Composer/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/lin/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-none/bin:/tools/software/xilinx/Vitis/2024.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/aietools/bin:/tools/software/xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/software/xilinx/Vivado/2024.1/bin:/tools/software/xilinx/DocNav:/usr/share/Modules/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/tools/matlab/r2019a/bin:/usr/apps/bin:/nethome/mmeng35/bin:/usr/lib/fastx/3/apps:/tools/matlab/r2019a/bin:/usr/apps/bin:/tools/software/synopsys/sentaurus/latest/bin:/tools/software/synopsys/qatk/latest/bin:/tools/software/synopsys/syn/latest/bin:/tools/software/synopsys/lc/latest/bin:/tools/software/synopsys/finesim/latest/bin:/tools/software/synopsys/icc2/latest/bin:/tools/software/synopsys/hspice/latest/hspice/bin:/tools/software/synopsys/coretools/latest/bin:/tools/software/synopsys/photonicsolutions/latest/rsoft/bin:/tools/software/synopsys/photonicsolutions/latest/optodesigner/bin:/tools/software/synopsys/photonicsolutions/latest/bin:/tools/software/synopsys/wv/latest/bin:/tools/software/synopsys/customcompiler/latest/bin:/tools/software/synopsys/prime/latest/bin:/tools/software/synopsys/primelib/latest/bin:/tools/software/synopsys/primewave/latest/bin:/tools/software/synopsys/siwb_workbench/latest/bin:/tools/software/synopsys/siwb_workbench/latest/bin/linux64:/tools/software/synopsys/starrc/latest/bin:/tools/software/synopsys/starrc/latest/linux64_starrc/bin:/tools/software/synopsys/spx/latest/bin:/tools/software/synopsys/spx/latest/linux64/bin:/tools/software/synopsys/icvalidator/latest/bin:/tools/software/synopsys/raphael_fx/latest/bin:/tools/software/synopsys/raphael_fx/latest/linux64/bin:/tools/software/synopsys/saber64/latest/64/bin:/tools/software/synopsys/saber64/latest/ai_bin:/tools/software/synopsys/verdi/latest/bin:/tools/software/cadence/ic/latest/tools/bin:/tools/software/cadence/ic/latest/tools/dfII/bin:/tools/software/siemens/calibre/latest/bin:/tools/software/siemens/amsv/latest/amsv/bin:/tools/software/siemens/amsv/latest/amsv/modeltech/bin:/tools/software/siemens/modelsim/latest/modelsim_dlx/bin:/tools/software/siemens/tessent/latest/bin:/tools/software/siemens/vx/hlvx/hlvx/SDD_HOME/hldrc/linux64/bin:/tools/software/siemens/vx/hlvx/hlvx/SDD_HOME/Nimbic/bin:/tools/software/siemens/catapult/latest/Mgc_home/bin:/tools/software/siemens/tanner/latest/bin:/tools/software/siemens/questa/latest/questasim/bin:/tools/software/siemens/questa/latest/questasim/linux_x86_64:/tools/software/keysight/ads/latest/bin:/tools/software/keysight/goldengate/latest/bin:.:/tools/software/siemens/calibre/latest/bin:/tools/software/siemens/amsv/latest/amsv/bin:/tools/software/siemens/amsv/latest/amsv/modeltech/bin:/tools/software/siemens/modelsim/latest/modelsim_dlx/bin:/tools/software/siemens/tessent/latest/bin:/tools/software/siemens/vx/hlvx/hlvx/SDD_HOME/hldrc/linux64/bin:/tools/software/siemens/vx/hlvx/hlvx/SDD_HOME/Nimbic/bin:/tools/software/siemens/catapult/latest/Mgc_home/bin:/tools/software/siemens/tanner/latest/bin:/tools/software/siemens/questa/latest/questasim/bin:/tools/software/siemens/questa/latest/questasim/linux_x86_64:/tools/matlab/r2019a/bin:/usr/apps/bin:/tools/matlab/r2019a/bin:/usr/apps/bin:/nethome/mmeng35/bin\",\n      \"SYN\": \"/tools/software/synopsys\",\n      \"CALIBRE_HOME\": \"/tools/software/siemens/calibre/latest\",\n      \"VCS_HOME\": \"/tools/software/synopsys/vcs/latest\",\n      \"OA_HOME\": \"/tools/software/cadence/ic/latest/share/oa\",\n      \"SPECMAN_HOME\": \"/tools/software/cadence/xcelium/latest/components/sn\",\n      \"MODULESHOME\": \"/usr/share/Modules\",\n      \"HISTSIZE\": \"1000\",\n      \"CDS_LOAD_ENV\": \"CSF\",\n      \"EDA_TOOLS_PATH\": \"/tools/software/synopsys\",\n      \"WORK_DIR\": \"/nethome/mmeng35/CORDIC/\",\n      \"XTERM_LOCALE\": \"en_US.UTF-8\",\n      \"HPEESOF_DIR\": \"/tools/software/keysight/ads/latest\",\n      \"LESSOPEN\": \"||/usr/bin/lesspipe.sh %s\",\n      \"WV_HOME\": \"/tools/software/synopsys/wv/latest\",\n      \"BASH_FUNC_which%%\": \"() {  ( alias;\\n eval ${which_declare} ) | /usr/bin/which --tty-only --read-alias --read-functions --show-tilde --show-dot $@\\n}\",\n      \"BASH_FUNC_module%%\": \"() {  _module_raw \\\"$@\\\" 2>&1\\n}\",\n      \"BASH_FUNC__module_raw%%\": \"() {  unset _mlshdbg;\\n if [ \\\"${MODULES_SILENT_SHELL_DEBUG:-0}\\\" = '1' ]; then\\n case \\\"$-\\\" in \\n *v*x*)\\n set +vx;\\n _mlshdbg='vx'\\n ;;\\n *v*)\\n set +v;\\n _mlshdbg='v'\\n ;;\\n *x*)\\n set +x;\\n _mlshdbg='x'\\n ;;\\n *)\\n _mlshdbg=''\\n ;;\\n esac;\\n fi;\\n unset _mlre _mlIFS;\\n if [ -n \\\"${IFS+x}\\\" ]; then\\n _mlIFS=$IFS;\\n fi;\\n IFS=' ';\\n for _mlv in ${MODULES_RUN_QUARANTINE:-};\\n do\\n if [ \\\"${_mlv}\\\" = \\\"${_mlv##*[!A-Za-z0-9_]}\\\" -a \\\"${_mlv}\\\" = \\\"${_mlv#[0-9]}\\\" ]; then\\n if [ -n \\\"`eval 'echo ${'$_mlv'+x}'`\\\" ]; then\\n _mlre=\\\"${_mlre:-}${_mlv}_modquar='`eval 'echo ${'$_mlv'}'`' \\\";\\n fi;\\n _mlrv=\\\"MODULES_RUNENV_${_mlv}\\\";\\n _mlre=\\\"${_mlre:-}${_mlv}='`eval 'echo ${'$_mlrv':-}'`' \\\";\\n fi;\\n done;\\n if [ -n \\\"${_mlre:-}\\\" ]; then\\n eval `eval ${_mlre} /usr/bin/tclsh /usr/share/Modules/libexec/modulecmd.tcl bash '\\\"$@\\\"'`;\\n else\\n eval `/usr/bin/tclsh /usr/share/Modules/libexec/modulecmd.tcl bash \\\"$@\\\"`;\\n fi;\\n _mlstatus=$?;\\n if [ -n \\\"${_mlIFS+x}\\\" ]; then\\n IFS=$_mlIFS;\\n else\\n unset IFS;\\n fi;\\n unset _mlre _mlv _mlrv _mlIFS;\\n if [ -n \\\"${_mlshdbg:-}\\\" ]; then\\n set -$_mlshdbg;\\n fi;\\n unset _mlshdbg;\\n return $_mlstatus\\n}\",\n      \"BASH_FUNC_switchml%%\": \"() {  typeset swfound=1;\\n if [ \\\"${MODULES_USE_COMPAT_VERSION:-0}\\\" = '1' ]; then\\n typeset swname='main';\\n if [ -e /usr/share/Modules/libexec/modulecmd.tcl ]; then\\n typeset swfound=0;\\n unset MODULES_USE_COMPAT_VERSION;\\n fi;\\n else\\n typeset swname='compatibility';\\n if [ -e /usr/share/Modules/libexec/modulecmd-compat ]; then\\n typeset swfound=0;\\n MODULES_USE_COMPAT_VERSION=1;\\n export MODULES_USE_COMPAT_VERSION;\\n fi;\\n fi;\\n if [ $swfound -eq 0 ]; then\\n echo \\\"Switching to Modules $swname version\\\";\\n source /usr/share/Modules/init/bash;\\n else\\n echo \\\"Cannot switch to Modules $swname version, command not found\\\";\\n return 1;\\n fi\\n}\",\n      \"BASH_FUNC_scl%%\": \"() {  if [ \\\"$1\\\" = \\\"load\\\" -o \\\"$1\\\" = \\\"unload\\\" ]; then\\n eval \\\"module $@\\\";\\n else\\n /usr/bin/scl \\\"$@\\\";\\n fi\\n}\",\n      \"BASH_FUNC_ml%%\": \"() {  module ml \\\"$@\\\"\\n}\",\n      \"_\": \"/tools/software/xilinx/Vitis/latest/ide/electron-app/lnx64/vitisng-ide\",\n      \"CHROME_DESKTOP\": \"Vitis Unified IDE.desktop\",\n      \"ORIGINAL_XDG_CURRENT_DESKTOP\": \"undefined\",\n      \"THEIA_DEFAULT_PLUGINS\": \"local-dir:/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins\",\n      \"THEIA_PLUGINS\": \"local-dir:/nethome/mmeng35/.theia/plugins\",\n      \"LC_NUMERIC\": \"C\",\n      \"THEIA_APP_PROJECT_PATH\": \"/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app\",\n      \"THEIA_ELECTRON_VERSION\": \"15.5.7\",\n      \"THEIA_ELECTRON_TOKEN\": \"{\\\"value\\\":\\\"7b5bec6c-7522-4339-b5ad-5d11822db731\\\"}\",\n      \"VSCODE_API_VERSION\": \"1.53.2\",\n      \"VSCODE_GIT_IPC_HANDLE\": \"/run/user/3042686/vscode-git-71924579c9.sock\",\n      \"GIT_ASKPASS\": \"/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/vscode.git/extension/dist/askpass.sh\",\n      \"VSCODE_GIT_ASKPASS_NODE\": \"/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/vitisng-ide\",\n      \"VSCODE_GIT_ASKPASS_MAIN\": \"/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/vscode.git/extension/dist/askpass-main.js\"\n    }\n  }\n}"}
2025-03-19 16:26:20 [debug] : Opening channel for service path '/services/terminals/2'. 
2025-03-19 16:26:22 [debug] : Process 3901926 has exited with code undefined, signal: SIGHUP. {"0":"/bin/bash","1":[]}
2025-03-19 16:26:22 [debug] : Unregistering process. [ID: 2] 
2025-03-19 16:26:22 [debug] : The process was successfully unregistered. [ID: 2] 
2025-03-19 16:42:16 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 16:42:16 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 16:42:16 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:42:17 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:42:17 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/verilog/lat.rpt"}
2025-03-19 16:42:17 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/verilog/lat.rpt"}
2025-03-19 16:42:18 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:42:18 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:42:20 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/verilog/result.transaction.rpt"}
2025-03-19 16:42:20 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/verilog/result.transaction.rpt"}
2025-03-19 16:42:20 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:42:20 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:42:36 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:42:36 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:43:32 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:43:32 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:47:04 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:47:04 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:47:18 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/verilog/lat.rpt"}
2025-03-19 16:47:18 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/verilog/lat.rpt"}
2025-03-19 16:47:18 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:47:18 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:47:34 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt"}
2025-03-19 16:47:34 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt"}
2025-03-19 16:47:34 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:47:34 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:48:09 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:48:09 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:48:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab2/script.tcl"}
2025-03-19 16:48:14 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab2/script.tcl"}
2025-03-19 16:48:14 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:48:14 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:49:44 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:49:44 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:50:03 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/sparse_matrix_multiply_HLS_cosim.rpt"}
2025-03-19 16:50:03 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/sparse_matrix_multiply_HLS_cosim.rpt"}
2025-03-19 16:50:03 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:50:03 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:51:56 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/script.tcl"}
2025-03-19 16:51:56 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/script.tcl"}
2025-03-19 16:51:56 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:51:56 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:52:03 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt"}
2025-03-19 16:52:03 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt"}
2025-03-19 16:52:03 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:52:03 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:52:06 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt"}
2025-03-19 16:52:06 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt"}
2025-03-19 16:52:07 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:52:07 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:52:10 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_27_3_csynth.rpt"}
2025-03-19 16:52:10 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_27_3_csynth.rpt"}
2025-03-19 16:52:10 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:52:11 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:52:18 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt"}
2025-03-19 16:52:18 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt"}
2025-03-19 16:52:18 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:52:18 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:52:30 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt"}
2025-03-19 16:52:30 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt"}
2025-03-19 16:52:30 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:52:30 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:52:30 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/codeAction' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 16:52:44 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 16:52:44 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 16:52:44 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:52:45 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:52:45 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/codeAction' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 16:52:48 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/compute_SpMM.cpp"}
2025-03-19 16:52:48 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/compute_SpMM.cpp"}
2025-03-19 16:52:48 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:52:49 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:57:08 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/dcl.h"}
2025-03-19 16:57:08 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/dcl.h"}
2025-03-19 16:57:08 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:57:09 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:57:09 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/codeAction' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 16:57:33 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/generate_matrices.cpp"}
2025-03-19 16:57:33 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/generate_matrices.cpp"}
2025-03-19 16:57:33 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:57:34 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:57:35 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt"}
2025-03-19 16:57:35 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt"}
2025-03-19 16:57:36 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:57:36 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:57:39 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt"}
2025-03-19 16:57:39 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt"}
2025-03-19 16:57:39 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:57:39 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:57:39 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.xml"}
2025-03-19 16:57:39 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.xml"}
2025-03-19 16:57:40 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:57:40 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:59:10 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:59:10 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:59:46 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_27_3_csynth.rpt"}
2025-03-19 16:59:46 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_27_3_csynth.rpt"}
2025-03-19 16:59:46 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:59:46 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:59:58 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt"}
2025-03-19 16:59:58 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt"}
2025-03-19 16:59:58 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 16:59:58 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 17:01:02 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt"}
2025-03-19 17:01:02 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt"}
2025-03-19 17:01:02 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 17:01:02 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 17:01:02 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/verilog/lat.rpt"}
2025-03-19 17:01:02 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/verilog/lat.rpt"}
2025-03-19 17:01:02 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 17:01:03 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 17:01:58 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/verilog/result.transaction.rpt"}
2025-03-19 17:01:58 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/verilog/result.transaction.rpt"}
2025-03-19 17:01:58 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 17:01:58 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 17:03:08 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/dcl.h"}
2025-03-19 17:03:08 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/dcl.h"}
2025-03-19 17:03:08 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 17:03:08 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 17:03:08 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/codeAction' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:03:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/generate_matrices.cpp"}
2025-03-19 17:03:14 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/generate_matrices.cpp"}
2025-03-19 17:03:14 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 17:03:15 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 17:03:15 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/codeAction' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:04:48 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/hover' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:04:55 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/host.cpp"}
2025-03-19 17:04:55 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/host.cpp"}
2025-03-19 17:04:55 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 17:04:55 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 17:11:19 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/report/verilog/sparse_matrix_multiply_HLS_export.rpt"}
2025-03-19 17:11:19 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/report/verilog/sparse_matrix_multiply_HLS_export.rpt"}
2025-03-19 17:11:19 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 17:11:19 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 17:11:23 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/script.tcl"}
2025-03-19 17:11:23 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/script.tcl"}
2025-03-19 17:11:23 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 17:11:23 [debug] : [hosted-plugin: 3854243] TextEditor is disposed! 
2025-03-19 17:11:23 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/codeAction' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:38 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 27,
        "startColumn": 80,
        "endLineNumber": 27,
        "endColumn": 80
      },
      "rangeLength": 0,
      "text": "\n                ",
      "rangeOffset": 1247,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 2,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:38 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:38 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:38 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:38 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:38 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:38 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:44 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 17,
        "endLineNumber": 28,
        "endColumn": 17
      },
      "rangeLength": 0,
      "text": "#",
      "rangeOffset": 1264,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 3,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:44 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 18,
        "endLineNumber": 28,
        "endColumn": 18
      },
      "rangeLength": 0,
      "text": "p",
      "rangeOffset": 1265,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 4,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:44 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 19,
        "endLineNumber": 28,
        "endColumn": 19
      },
      "rangeLength": 0,
      "text": "r",
      "rangeOffset": 1266,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 5,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:44 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 20,
        "endLineNumber": 28,
        "endColumn": 20
      },
      "rangeLength": 0,
      "text": "g",
      "rangeOffset": 1267,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 6,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:44 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 21,
        "endLineNumber": 28,
        "endColumn": 21
      },
      "rangeLength": 0,
      "text": "a",
      "rangeOffset": 1268,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 7,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:44 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:45 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 21,
        "endLineNumber": 28,
        "endColumn": 22
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1268,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 8,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:45 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 20,
        "endLineNumber": 28,
        "endColumn": 21
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1267,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 9,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:45 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 20,
        "endLineNumber": 28,
        "endColumn": 20
      },
      "rangeLength": 0,
      "text": "a",
      "rangeOffset": 1267,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 10,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:45 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 21,
        "endLineNumber": 28,
        "endColumn": 21
      },
      "rangeLength": 0,
      "text": "g",
      "rangeOffset": 1268,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 11,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:45 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 22,
        "endLineNumber": 28,
        "endColumn": 22
      },
      "rangeLength": 0,
      "text": "m",
      "rangeOffset": 1269,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 12,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:45 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 23,
        "endLineNumber": 28,
        "endColumn": 23
      },
      "rangeLength": 0,
      "text": "a",
      "rangeOffset": 1270,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 13,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:45 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 24,
        "endLineNumber": 28,
        "endColumn": 24
      },
      "rangeLength": 0,
      "text": " ",
      "rangeOffset": 1271,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 14,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:45 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:46 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 25,
        "endLineNumber": 28,
        "endColumn": 25
      },
      "rangeLength": 0,
      "text": "H",
      "rangeOffset": 1272,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 15,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:46 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 26,
        "endLineNumber": 28,
        "endColumn": 26
      },
      "rangeLength": 0,
      "text": "L",
      "rangeOffset": 1273,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 16,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:46 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 27,
        "endLineNumber": 28,
        "endColumn": 27
      },
      "rangeLength": 0,
      "text": "S",
      "rangeOffset": 1274,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 17,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 28,
        "endLineNumber": 28,
        "endColumn": 28
      },
      "rangeLength": 0,
      "text": " ",
      "rangeOffset": 1275,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 18,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:46 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:46 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:46 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:47 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 29,
        "endLineNumber": 28,
        "endColumn": 29
      },
      "rangeLength": 0,
      "text": "u",
      "rangeOffset": 1276,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 19,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:47 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 30,
        "endLineNumber": 28,
        "endColumn": 30
      },
      "rangeLength": 0,
      "text": "n",
      "rangeOffset": 1277,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 20,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:47 [debug] : [hosted-plugin: 3854243] Promise rejection not handled in one second: Error: Request cancelled because the document was modified , reason: Error: Request cancelled because the document was modified 
2025-03-19 17:12:47 [debug] : [hosted-plugin: 3854243] With stack trace: Error: Request cancelled because the document was modified
    at handleResponse (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/vscode-languageserver-protocol/node_modules/vscode-jsonrpc/lib/common/connection.js:477:48)
    at processMessageQueue (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/vscode-languageserver-protocol/node_modules/vscode-jsonrpc/lib/common/connection.js:292:17)
    at Immediate.<anonymous> (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/vscode-languageserver-protocol/node_modules/vscode-jsonrpc/lib/common/connection.js:276:13)
    at processImmediate (node:internal/timers:464:21) 
2025-03-19 17:12:47 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 31,
        "endLineNumber": 28,
        "endColumn": 31
      },
      "rangeLength": 0,
      "text": "r",
      "rangeOffset": 1278,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 21,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 32,
        "endLineNumber": 28,
        "endColumn": 32
      },
      "rangeLength": 0,
      "text": "o",
      "rangeOffset": 1279,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 22,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:47 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:47 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:48 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 33,
        "endLineNumber": 28,
        "endColumn": 33
      },
      "rangeLength": 0,
      "text": "l",
      "rangeOffset": 1280,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 23,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:48 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:48 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:48 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:48 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:48 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:48 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:48 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 34,
        "endLineNumber": 28,
        "endColumn": 34
      },
      "rangeLength": 0,
      "text": "l",
      "rangeOffset": 1281,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 24,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:48 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:48 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:48 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:48 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:48 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:48 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:58 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 1,
        "endLineNumber": 25,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "    ",
      "rangeOffset": 1103,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 25,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:58 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:58 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:58 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:58 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:58 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:58 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:58 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 5,
        "endLineNumber": 25,
        "endColumn": 5
      },
      "rangeLength": 0,
      "text": "    ",
      "rangeOffset": 1107,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 26,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:58 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:58 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:58 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:58 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:58 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:58 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:59 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 9,
        "endLineNumber": 25,
        "endColumn": 9
      },
      "rangeLength": 0,
      "text": "    ",
      "rangeOffset": 1111,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 27,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:59 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:59 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:59 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:59 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:59 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:59 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:12:59 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 13,
        "endLineNumber": 25,
        "endColumn": 13
      },
      "rangeLength": 0,
      "text": "E",
      "rangeOffset": 1115,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 28,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:59 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:59 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:59 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:59 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:12:59 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:00 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 14,
        "endLineNumber": 25,
        "endColumn": 14
      },
      "rangeLength": 0,
      "text": "p",
      "rangeOffset": 1116,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 29,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:00 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 15,
        "endLineNumber": 25,
        "endColumn": 15
      },
      "rangeLength": 0,
      "text": "r",
      "rangeOffset": 1117,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 30,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:00 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 16,
        "endLineNumber": 25,
        "endColumn": 16
      },
      "rangeLength": 0,
      "text": "a",
      "rangeOffset": 1118,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 31,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:00 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 16,
        "endLineNumber": 25,
        "endColumn": 17
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1118,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 32,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:00 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:01 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 15,
        "endLineNumber": 25,
        "endColumn": 16
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1117,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 33,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:01 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:01 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:01 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:01 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:01 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:01 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:01 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 14,
        "endLineNumber": 25,
        "endColumn": 15
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1116,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 34,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:01 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:01 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:01 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:01 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:01 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:01 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:01 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 14,
        "endLineNumber": 25,
        "endColumn": 14
      },
      "rangeLength": 0,
      "text": "#",
      "rangeOffset": 1116,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 35,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:01 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:01 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:01 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:01 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:01 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:01 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:02 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 14,
        "endLineNumber": 25,
        "endColumn": 15
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1116,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 36,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:02 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 13,
        "endLineNumber": 25,
        "endColumn": 14
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1115,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 37,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:02 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 13,
        "endLineNumber": 25,
        "endColumn": 13
      },
      "rangeLength": 0,
      "text": "#",
      "rangeOffset": 1115,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 38,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:02 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 14,
        "endLineNumber": 25,
        "endColumn": 14
      },
      "rangeLength": 0,
      "text": "g",
      "rangeOffset": 1116,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 39,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:02 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:03 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 15,
        "endLineNumber": 25,
        "endColumn": 15
      },
      "rangeLength": 0,
      "text": "r",
      "rangeOffset": 1117,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 40,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:03 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 16,
        "endLineNumber": 25,
        "endColumn": 16
      },
      "rangeLength": 0,
      "text": "a",
      "rangeOffset": 1118,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 41,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:03 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 16,
        "endLineNumber": 25,
        "endColumn": 17
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1118,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 42,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:03 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 15,
        "endLineNumber": 25,
        "endColumn": 16
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1117,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 43,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:03 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 14,
        "endLineNumber": 25,
        "endColumn": 15
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1116,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 44,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:03 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 14,
        "endLineNumber": 25,
        "endColumn": 14
      },
      "rangeLength": 0,
      "text": "p",
      "rangeOffset": 1116,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 45,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:03 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:04 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 15,
        "endLineNumber": 25,
        "endColumn": 15
      },
      "rangeLength": 0,
      "text": "r",
      "rangeOffset": 1117,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 46,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:04 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 16,
        "endLineNumber": 25,
        "endColumn": 16
      },
      "rangeLength": 0,
      "text": "a",
      "rangeOffset": 1118,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 47,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 17,
        "endLineNumber": 25,
        "endColumn": 17
      },
      "rangeLength": 0,
      "text": "g",
      "rangeOffset": 1119,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 48,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:04 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:04 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:04 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:05 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 18,
        "endLineNumber": 25,
        "endColumn": 18
      },
      "rangeLength": 0,
      "text": "m",
      "rangeOffset": 1120,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 49,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:05 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 19,
        "endLineNumber": 25,
        "endColumn": 19
      },
      "rangeLength": 0,
      "text": "a",
      "rangeOffset": 1121,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 50,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:05 [debug] : [hosted-plugin: 3854243] Promise rejection not handled in one second: Error: Request cancelled because the document was modified , reason: Error: Request cancelled because the document was modified 
2025-03-19 17:13:05 [debug] : [hosted-plugin: 3854243] With stack trace: Error: Request cancelled because the document was modified
    at handleResponse (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/vscode-languageserver-protocol/node_modules/vscode-jsonrpc/lib/common/connection.js:477:48)
    at processMessageQueue (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/vscode-languageserver-protocol/node_modules/vscode-jsonrpc/lib/common/connection.js:292:17)
    at Immediate.<anonymous> (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/vscode-languageserver-protocol/node_modules/vscode-jsonrpc/lib/common/connection.js:276:13)
    at processImmediate (node:internal/timers:464:21) 
2025-03-19 17:13:05 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 20,
        "endLineNumber": 25,
        "endColumn": 20
      },
      "rangeLength": 0,
      "text": " ",
      "rangeOffset": 1122,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 51,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:05 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 21,
        "endLineNumber": 25,
        "endColumn": 21
      },
      "rangeLength": 0,
      "text": "H",
      "rangeOffset": 1123,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 52,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:05 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:06 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 22,
        "endLineNumber": 25,
        "endColumn": 22
      },
      "rangeLength": 0,
      "text": "S",
      "rangeOffset": 1124,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 53,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:06 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:06 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:06 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:06 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:06 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:06 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 23,
        "endLineNumber": 25,
        "endColumn": 23
      },
      "rangeLength": 0,
      "text": "L",
      "rangeOffset": 1125,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 54,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:06 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:06 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:06 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:06 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:06 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:06 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:06 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:06 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:06 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 24,
        "endLineNumber": 25,
        "endColumn": 24
      },
      "rangeLength": 0,
      "text": " ",
      "rangeOffset": 1126,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 55,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:06 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:06 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:06 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:06 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:06 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:06 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:07 [debug] : [hosted-plugin: 3854243] Promise rejection not handled in one second: Error: Request cancelled because the document was modified , reason: Error: Request cancelled because the document was modified 
2025-03-19 17:13:07 [debug] : [hosted-plugin: 3854243] With stack trace: Error: Request cancelled because the document was modified
    at handleResponse (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/vscode-languageserver-protocol/node_modules/vscode-jsonrpc/lib/common/connection.js:477:48)
    at processMessageQueue (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/vscode-languageserver-protocol/node_modules/vscode-jsonrpc/lib/common/connection.js:292:17)
    at Immediate.<anonymous> (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/vscode-languageserver-protocol/node_modules/vscode-jsonrpc/lib/common/connection.js:276:13)
    at processImmediate (node:internal/timers:464:21) 
2025-03-19 17:13:08 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 25,
        "endLineNumber": 25,
        "endColumn": 25
      },
      "rangeLength": 0,
      "text": "p",
      "rangeOffset": 1127,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 56,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:08 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 26,
        "endLineNumber": 25,
        "endColumn": 26
      },
      "rangeLength": 0,
      "text": "i",
      "rangeOffset": 1128,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 57,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:08 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 27,
        "endLineNumber": 25,
        "endColumn": 27
      },
      "rangeLength": 0,
      "text": "p",
      "rangeOffset": 1129,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 58,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:08 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 28,
        "endLineNumber": 25,
        "endColumn": 28
      },
      "rangeLength": 0,
      "text": "l",
      "rangeOffset": 1130,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 59,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:08 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:09 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 29,
        "endLineNumber": 25,
        "endColumn": 29
      },
      "rangeLength": 0,
      "text": "i",
      "rangeOffset": 1131,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 60,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 30,
        "endLineNumber": 25,
        "endColumn": 30
      },
      "rangeLength": 0,
      "text": "n",
      "rangeOffset": 1132,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 61,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:09 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:09 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:09 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 31,
        "endLineNumber": 25,
        "endColumn": 31
      },
      "rangeLength": 0,
      "text": "e",
      "rangeOffset": 1133,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 62,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:13:09 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:13:10 [debug] : [hosted-plugin: 3854243] Promise rejection not handled in one second: Error: Request cancelled because the document was modified , reason: Error: Request cancelled because the document was modified 
2025-03-19 17:13:10 [debug] : [hosted-plugin: 3854243] With stack trace: Error: Request cancelled because the document was modified
    at handleResponse (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/vscode-languageserver-protocol/node_modules/vscode-jsonrpc/lib/common/connection.js:477:48)
    at processMessageQueue (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/vscode-languageserver-protocol/node_modules/vscode-jsonrpc/lib/common/connection.js:292:17)
    at Immediate.<anonymous> (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/vscode-languageserver-protocol/node_modules/vscode-jsonrpc/lib/common/connection.js:276:13)
    at processImmediate (node:internal/timers:464:21) 
2025-03-19 17:14:10 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/sparse_matrix_multiply_HLS_cosim.rpt"}
2025-03-19 17:14:10 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/sparse_matrix_multiply_HLS_cosim.rpt"}
2025-03-19 17:14:10 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/verilog/sparse_matrix_multiply_HLS.log"}
2025-03-19 17:14:10 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/verilog/sparse_matrix_multiply_HLS.log"}
2025-03-19 17:22:21 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/hover' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:22:21 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/hover' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:22:21 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/hover' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:22:21 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/hover' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:23:45 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 35,
        "endLineNumber": 28,
        "endColumn": 35
      },
      "rangeLength": 0,
      "text": " ",
      "rangeOffset": 1313,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 63,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:45 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:45 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:45 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:45 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:45 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 36,
        "endLineNumber": 28,
        "endColumn": 36
      },
      "rangeLength": 0,
      "text": "f",
      "rangeOffset": 1314,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 64,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:23:46 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:23:46 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 37,
        "endLineNumber": 28,
        "endColumn": 37
      },
      "rangeLength": 0,
      "text": "a",
      "rangeOffset": 1315,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 65,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:23:46 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 38,
        "endLineNumber": 28,
        "endColumn": 38
      },
      "rangeLength": 0,
      "text": "c",
      "rangeOffset": 1316,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 66,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:23:46 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 39,
        "endLineNumber": 28,
        "endColumn": 39
      },
      "rangeLength": 0,
      "text": "t",
      "rangeOffset": 1317,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 67,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:23:46 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 40,
        "endLineNumber": 28,
        "endColumn": 40
      },
      "rangeLength": 0,
      "text": "o",
      "rangeOffset": 1318,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 68,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:23:46 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 41,
        "endLineNumber": 28,
        "endColumn": 41
      },
      "rangeLength": 0,
      "text": "r",
      "rangeOffset": 1319,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 69,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:23:46 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 42,
        "endLineNumber": 28,
        "endColumn": 42
      },
      "rangeLength": 0,
      "text": "=",
      "rangeOffset": 1320,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 70,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:46 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:23:48 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 43,
        "endLineNumber": 28,
        "endColumn": 43
      },
      "rangeLength": 0,
      "text": "6",
      "rangeOffset": 1321,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 71,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:48 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:48 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:48 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:48 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:48 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:48 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-19 17:23:49 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 44,
        "endLineNumber": 28,
        "endColumn": 44
      },
      "rangeLength": 0,
      "text": "4",
      "rangeOffset": 1322,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 72,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:49 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:49 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:49 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:49 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:49 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-19 17:23:49 [debug] : [hosted-plugin: 3854243] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/commands'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/keyboard'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/logger'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/messageService'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/startup-workspace'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/remote-filesystem'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/envs'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/workspace'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/stopwatch'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/application'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/i18n'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/hostedPlugin'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/project'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/rigel-workspace'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/component'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/debugger'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/debug'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/shell-terminal'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/task'. 
2025-03-20 00:01:02 [debug] : a client has disconnected - removed from list: 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/quickPick'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/plugin-ext'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/plugin-paths'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/search'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/vsx-environment'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/request-service'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/server'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/feature-registry'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/repository'. 
2025-03-20 00:01:02 [debug] : [Repository Server] Disposing objects in backend. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/rigel-utils'. 
2025-03-20 00:01:02 [debug] : [Rigel Utils Server] Disposing objects in backend. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/program_flash'. 
2025-03-20 00:01:02 [debug] : [Program Flash Server] Disposing objects in backend. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/build'. 
2025-03-20 00:01:02 [debug] : [Build Server] Disposing objects in backend. 
2025-03-20 00:01:02 [debug] : Closing channel on service path 'services/rigel-backend-helper'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/aie'. 
2025-03-20 00:01:02 [debug] : [AIE Server] Disposing objects in backend. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/analysis'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/notification'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/recent-summaries'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/platform'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/hls/l1library/service'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/elf-reader'. 
2025-03-20 00:01:02 [debug] : [Elf Reader Server] Disposing objects in backend. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/rigel_explorer'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/linker-script'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/rigel-logger'. 
2025-03-20 00:01:02 [debug] : [Logger Server] Disposing objects in backend. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/vitis-hls'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/device'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/vcxx'. 
2025-03-20 00:01:02 [debug] : [Rigel Vcxx Server] Disposing objects in backend. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/hls/common/file/service'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/flow_navigator'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/hls/common/data/info'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/hls/dataflow/info'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/hls/directive'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/hls_flow'. 
2025-03-20 00:01:02 [debug] : [Hls Flow Server] Disposing objects in backend. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/mini-browser-service'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/project-utils'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/bootgen'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/hls/report'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/hls/wave/open'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/search-in-workspace'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/report-model'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/keytar'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/terminals/1'. 
2025-03-20 00:01:02 [debug] : Closing channel on service path '/services/terminals/2'. 
2025-03-20 00:01:02 [debug] : [hosted-plugin: 3854243] Error: connection is closed
    at Object.create (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext/lib/common/rpc-protocol.js:51:30)
    at Object.<anonymous> (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext/lib/common/rpc-protocol.js:72:52)
    at Object.disposable.dispose (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/core/lib/common/disposable.js:95:13)
    at DisposableCollection.dispose (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/core/lib/common/disposable.js:72:40)
    at RPCProtocolImpl.dispose (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext/lib/common/rpc-protocol.js:83:24)
    at process.<anonymous> (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext/lib/hosted/node/plugin-host.js:99:17)
    at processTicksAndRejections (node:internal/process/task_queues:96:5) {
  code: 'RPC_PROTOCOL_CLOSED'
}
Error: connection is closed
    at Object.create (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext/lib/common/rpc-protocol.js:51:30)
    at Object.<anonymous> (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext/lib/common/rpc-protocol.js:72:52)
    at Object.disposable.dispose (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/core/lib/common/disposable.js:95:13)
    at DisposableCollection.dispose (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/core/lib/common/disposable.js:72:40)
    at RPCProtocolImpl.dispose (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext/lib/common/rpc-protocol.js:83:24)
    at process.<anonymous> (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext/lib/hosted/node/plugin-host.js:99:17)
    at processTicksAndRejections (node:internal/process/task_queues:96:5) {
  code: 'RPC_PROTOCOL_CLOSED'
} 
2025-03-20 23:18:57 [debug] : Notification event posted from server - ON_DID_UPDATE_WORKSPACE. 
2025-03-20 23:18:57 [debug] : --------------------------------------------------------------------------------- 
2025-03-20 23:18:57 [debug] : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3 
2025-03-20 23:18:57 [debug] : --------------------------------------------------------------------------------- 
2025-03-20 23:18:57 [debug] : [Logger] Previous user logs are stored in the file - /nethome/mmeng35/.Xilinx/Vitis/2024.1/logs/ide.log 
2025-03-20 23:18:57 [debug] : [Logger] Previous debug logs are stored in the file - /nethome/mmeng35/.Xilinx/Vitis/2024.1/logs/ide_verbose.log 
2025-03-20 23:18:57 [debug] : [Logger] All the internal problems will be logged at debug level. 
2025-03-20 23:18:57 [debug] : RIGEL SERVER 23:18:57 INFO  : created .gitignore file for the project /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3 
2025-03-20 23:18:57 [debug] : Notification event posted from server - ON_DID_REFRESH_WORKSPACE_SUMMARIES. 
2025-03-20 23:18:58 [debug] : Opening channel for service path '/services/project-utils'. 
2025-03-20 23:18:58 [debug] : Opening channel for service path '/services/bootgen'. 
2025-03-20 23:18:58 [debug] : Opening channel for service path '/services/hls/report'. 
2025-03-20 23:18:58 [debug] : Linked preference "workbench.colorCustomizations" not found. Source: "editor.bracketPairColorization.enabled" 
2025-03-20 23:18:58 [debug] : Opening channel for service path '/services/hls/wave/open'. 
2025-03-20 23:18:58 [debug] : Frontend m.configure took longer than the expected maximum 100 milliseconds: 780.6 ms [Finished 5.483 s after frontend start] 
2025-03-20 23:18:58 [debug] : Application UI init preferences 
2025-03-20 23:18:58 [debug] : [Bootgen Output] Adding listeners to bootgen service. 
2025-03-20 23:18:58 [debug] : A command file.openWith.config-editor-widget is already registered. 
2025-03-20 23:18:58 [debug] : Frontend commands.onStart: 36.8 ms [Finished 5.521 s after frontend start] 
2025-03-20 23:18:58 [debug] : [Application Examples Provider]  updating the embedded templates on workspace event. 
2025-03-20 23:18:58 [debug] : [Application Examples Provider] refresh requested. 
2025-03-20 23:18:58 [debug] : Received event from notification service: ON_DID_UPDATE_WORKSPACE. 
2025-03-20 23:18:58 [debug] : [Logger Client] log levelchanged to  {"0":"Info"}
2025-03-20 23:18:58 [debug] : [Logger UI]  Update Log Level  called 
2025-03-20 23:18:58 [debug] : [Application Examples Provider] common calling method requested. 
2025-03-20 23:18:58 [debug] : [Application Examples Provider] Repositories model update requested. 
2025-03-20 23:18:58 [debug] : [Application Examples Provider] Repositories model update completed. 
2025-03-20 23:18:58 [debug] : [Application Examples Provider] Templates model update requested. 
2025-03-20 23:18:58 [debug] : [Repository Service] Executing method:getEmbeddedExampleTemplateTree from frontend. {"0":"request:"}
2025-03-20 23:18:58 [debug] : [Repository Server] Executing method:getEmbeddedExampleTemplateTree with connection:(object). {"0":"request:","1":{"wrappers_":null,"arrayIndexOffset_":-1,"array":[],"pivot_":1.7976931348623157e+308,"convertedPrimitiveFields_":{}}}
2025-03-20 23:18:58 [debug] : Received event from notification service: ON_DID_REFRESH_WORKSPACE_SUMMARIES. 
2025-03-20 23:18:58 [debug] : [ProjectCache] fetching projects for project-cache 
2025-03-20 23:18:58 [debug] : Application UI init preferences 
2025-03-20 23:18:58 [debug] : Frontend keybindings.onStart took longer than the expected maximum 100 milliseconds: 152.2 ms [Finished 5.673 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend menus.onStart: 16.1 ms [Finished 5.689 s after frontend start] 
2025-03-20 23:18:58 [debug] : Opening channel for service path '/services/search-in-workspace'. 
2025-03-20 23:18:58 [debug] : Frontend c.onStart: 8.6 ms [Finished 5.698 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend d.onStart: 28.2 ms [Finished 5.726 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend d.onStart: 9.0 ms [Finished 5.736 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend J.onStart: 0.1 ms [Finished 5.736 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend l.onStart: 1.4 ms [Finished 5.738 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend u.onStart: 10.1 ms [Finished 5.748 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend n.onStart: 0.2 ms [Finished 5.749 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend u.onStart: 1.6 ms [Finished 5.750 s after frontend start] 
2025-03-20 23:18:58 [debug] : Skipping menu item with missing command: "plugin.view-container.test.toggle". 
2025-03-20 23:18:58 [debug] : Frontend C.onStart: 35.0 ms [Finished 5.786 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend p.onStart: 0.2 ms [Finished 5.786 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend d.onStart: 0.2 ms [Finished 5.787 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend u.onStart: 1.6 ms [Finished 5.789 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend m.onStart: 0.6 ms [Finished 5.790 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend n.onStart: 0.7 ms [Finished 5.790 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend v.onStart: 0.2 ms [Finished 5.791 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend P.onStart: 0.2 ms [Finished 5.791 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend c.onStart: 0.3 ms [Finished 5.792 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend b.onStart: 0.1 ms [Finished 5.792 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend g.onStart: 0.5 ms [Finished 5.793 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend f.onStart: 0.3 ms [Finished 5.793 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend b.onStart: 0.4 ms [Finished 5.793 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend d.onStart: 0.5 ms [Finished 5.794 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend $.onStart: 1.3 ms [Finished 5.796 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend $.onStart: 0.2 ms [Finished 5.796 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend y.onStart: 0.2 ms [Finished 5.796 s after frontend start] 
2025-03-20 23:18:58 [debug] : [hosted-plugin: 1555742] IPC started 
2025-03-20 23:18:58 [debug] : Frontend Object.onStart: 0.5 ms [Finished 5.797 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend w.onStart: 40.5 ms [Finished 5.838 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend d.onStart: 0.4 ms [Finished 5.839 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend l.onStart: 1.2 ms [Finished 5.840 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend j.onStart: 0.2 ms [Finished 5.841 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend d.onStart: 0.4 ms [Finished 5.841 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend c.onStart: 0.1 ms [Finished 5.842 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend y.onStart: 0.2 ms [Finished 5.842 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend w.onStart: 0.1 ms [Finished 5.842 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend k.onStart: 0.3 ms [Finished 5.843 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend n.onStart: 0.3 ms [Finished 5.843 s after frontend start] 
2025-03-20 23:18:58 [debug] : Frontend c.onStart: 0.2 ms [Finished 5.843 s after frontend start] 
2025-03-20 23:18:58 [debug] : [Feature Registry] Reading early access data from /tools/software/xilinx/Vitis/2024.1/vitisng-server/scripts/early-access/early-access.json 
2025-03-20 23:18:58 [debug] : [Feature Registry] Reading early access data from /tools/software/xilinx/Vitis/2024.1/vitisng-server/scripts/early-access/early-access.json 
2025-03-20 23:18:58 [debug] : [Feature Registry] Reading early access data from /tools/software/xilinx/Vitis/2024.1/vitisng-server/scripts/early-access/early-access.json 
2025-03-20 23:18:58 [debug] : [Feature Registry] Reading early access data from /tools/software/xilinx/Vitis/2024.1/vitisng-server/scripts/early-access/early-access.json 
2025-03-20 23:18:58 [debug] : [Feature Registry] Reading early access data from /tools/software/xilinx/Vitis/2024.1/vitisng-server/scripts/early-access/early-access.json 
2025-03-20 23:18:58 [debug] : [Feature Registry] Reading early access data from /tools/software/xilinx/Vitis/2024.1/vitisng-server/scripts/early-access/early-access.json 
2025-03-20 23:18:58 [debug] : Frontend m.onStart: 0.2 ms [Finished 5.844 s after frontend start] 
2025-03-20 23:18:58 [debug] : Start frontend contributions: 1623.1 ms [Finished 5.844 s after frontend start] 
2025-03-20 23:18:58 [debug] : Changed application state from 'init' to 'started_contributions'. 
2025-03-20 23:18:58 [debug] : Changed application state from 'started_contributions' to 'attached_shell'. 
2025-03-20 23:18:58 [debug] : >>> Restoring the layout state... 
2025-03-20 23:18:58 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:18:58 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:18:58 [debug] : Skipping menu item with missing command: "plugin.view-container.test.toggle". 
2025-03-20 23:18:58 [debug] : [Logger UI]  Update Log Level success {"0":{"success":true,"error":""}}
2025-03-20 23:18:58 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:18:58 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:18:58 [debug] : [ProjectDecorator] tree decoration updated 
2025-03-20 23:18:58 [debug] : [ProjectCache] Project location updated to undefined 
2025-03-20 23:18:58 [debug] : [ProjectDecorator] tree decoration updated 
2025-03-20 23:18:58 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973] Waiting for backend deployment: 203.5 ms [Finished 6.001 s after frontend start] 
2025-03-20 23:18:59 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.doSync - exit - cancelled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:18:59 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973] Sync of 17 plugins: 352.9 ms [Finished 6.354 s after frontend start] 
2025-03-20 23:18:59 [debug] : <<< Nothing to restore. 
2025-03-20 23:18:59 [debug] : Frontend P.initializeLayout: 25.3 ms [Finished 6.383 s after frontend start] 
2025-03-20 23:18:59 [debug] : Frontend b.initializeLayout: 3.7 ms [Finished 6.386 s after frontend start] 
2025-03-20 23:18:59 [debug] : Frontend h.initializeLayout: 5.3 ms [Finished 6.392 s after frontend start] 
2025-03-20 23:18:59 [debug] : Frontend $.initializeLayout: 4.2 ms [Finished 6.396 s after frontend start] 
2025-03-20 23:18:59 [debug] : Frontend y.initializeLayout: 11.0 ms [Finished 6.407 s after frontend start] 
2025-03-20 23:18:59 [debug] : Frontend w.initializeLayout: 12.4 ms [Finished 6.420 s after frontend start] 
2025-03-20 23:18:59 [debug] : Frontend c.initializeLayout: 4.6 ms [Finished 6.424 s after frontend start] 
2025-03-20 23:18:59 [debug] : Frontend w.initializeLayout: 26.8 ms [Finished 6.451 s after frontend start] 
2025-03-20 23:18:59 [debug] : [Repository Examples UI] in on initialize layout method. 
2025-03-20 23:18:59 [debug] : Frontend R.initializeLayout: 8.8 ms [Finished 6.460 s after frontend start] 
2025-03-20 23:18:59 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742) starting instance 
2025-03-20 23:18:59 [debug] : Frontend u.initializeLayout: 4.6 ms [Finished 6.465 s after frontend start] 
2025-03-20 23:18:59 [debug] : Frontend h.initializeLayout: 0.1 ms [Finished 6.465 s after frontend start] 
2025-03-20 23:18:59 [debug] : Opening channel for service path '/services/report-model'. 
2025-03-20 23:18:59 [debug] : Frontend I.initializeLayout: 16.0 ms [Finished 6.481 s after frontend start] 
2025-03-20 23:18:59 [debug] : Frontend j.initializeLayout: 14.4 ms [Finished 6.495 s after frontend start] 
2025-03-20 23:18:59 [debug] : [Library Api Contribution] in on initialize layout method. 
2025-03-20 23:18:59 [debug] : Frontend p.initializeLayout: 8.6 ms [Finished 6.504 s after frontend start] 
2025-03-20 23:18:59 [debug] : f.registerSchemas is taking more than 500.0 ms, new schemas are ignored. 
2025-03-20 23:18:59 [debug] : MonacoEditorModel.cancelSync {"0":"user-storage:/user/settings.json"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.cancelSave {"0":"user-storage:/user/settings.json"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 16,
        "startColumn": 1,
        "endLineNumber": 16,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "23:18:57 INFO  : created .gitignore file for the project /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3\n",
      "rangeOffset": 1744,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 2,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 3,
        "startColumn": 29,
        "endLineNumber": 3,
        "endColumn": 37
      },
      "rangeLength": 8,
      "text": "\"custom\"",
      "rangeOffset": 83,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 2,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"user-storage:/user/settings.json"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"user-storage:/user/settings.json"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.cancelSync {"0":"user-storage:/user/settings.json"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.cancelSave {"0":"user-storage:/user/settings.json"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"user-storage:/user/settings.json"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"user-storage:/user/settings.json"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.cancelSave {"0":"user-storage:/user/settings.json"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.cancelSave {"0":"user-storage:/user/settings.json"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.cancelSync {"0":"user-storage:/user/settings.json"}
2025-03-20 23:18:59 [debug] : MonacoEditorModel.cancelSave {"0":"user-storage:/user/settings.json"}
2025-03-20 23:19:00 [debug] : Initialize the workbench layout: 1074.0 ms [Finished 6.996 s after frontend start] 
2025-03-20 23:19:00 [debug] : Changed application state from 'attached_shell' to 'initialized_layout'. 
2025-03-20 23:19:00 [debug] : Frontend I.onDidInitializeLayout: 0.1 ms [Finished 6.996 s after frontend start] 
2025-03-20 23:19:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to editor/context/copy {"0":{"command":"gitlens.copyRemoteFileUrlToClipboard","group":"1_gitlens@1","when":"editorTextFocus && gitlens:activeFileStatus =~ /blameable/ && config.gitlens.menus.editor.clipboard"},"1":"Error: Could not find submenu with id editor/context/copy\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-20 23:19:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to editor/context/copy {"0":{"command":"gitlens.copyRemoteFileUrlFrom","group":"1_gitlens@2","when":"editorTextFocus && gitlens:activeFileStatus =~ /blameable/ && config.gitlens.menus.editor.clipboard"},"1":"Error: Could not find submenu with id editor/context/copy\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-20 23:19:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to editor/context/copy {"0":{"command":"gitlens.copyRemoteCommitUrl","group":"1_gitlens@3","when":"editorTextFocus && gitlens:activeFileStatus =~ /blameable/ && config.gitlens.menus.editor.clipboard"},"1":"Error: Could not find submenu with id editor/context/copy\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-20 23:19:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to editor/context/copy {"0":{"command":"gitlens.copyShaToClipboard","group":"2_gitlens@1","when":"editorTextFocus && gitlens:activeFileStatus =~ /blameable/ && config.gitlens.menus.editor.clipboard"},"1":"Error: Could not find submenu with id editor/context/copy\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-20 23:19:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to editor/context/copy {"0":{"command":"gitlens.copyMessageToClipboard","group":"2_gitlens@2","when":"editorTextFocus && gitlens:activeFileStatus =~ /blameable/ && config.gitlens.menus.editor.clipboard"},"1":"Error: Could not find submenu with id editor/context/copy\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-20 23:19:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to extension/context {"0":{"command":"gitlens.showWelcomePage","group":"9_gitlens@1","when":"extension =~ /^eamodio.gitlens(-insiders)?$/ && extensionStatus == installed"},"1":"Error: Could not find submenu with id extension/context\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-20 23:19:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to extension/context {"0":{"command":"gitlens.showSettingsPage","group":"9_gitlens@2","when":"extension =~ /^eamodio.gitlens(-insiders)?$/ && extensionStatus == installed"},"1":"Error: Could not find submenu with id extension/context\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-20 23:19:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to git.commit {"0":{"command":"gitlens.addAuthors","group":"4_gitlens@1","when":"gitlens:enabled && !gitlens:readonly && config.gitlens.menus.scm.authors"},"1":"Error: Could not find submenu with id git.commit\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-20 23:19:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to menuBar/edit/copy {"0":{"command":"gitlens.copyRemoteFileUrlToClipboard","group":"1_gitlens@1","when":"gitlens:activeFileStatus =~ /blameable/ && config.gitlens.menus.editor.clipboard"},"1":"Error: Could not find submenu with id menuBar/edit/copy\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-20 23:19:00 [debug] : Failed to register a menu item for plugin eamodio.gitlens contributed to menuBar/edit/copy {"0":{"command":"gitlens.copyRemoteFileUrlFrom","group":"1_gitlens@2","when":"gitlens:activeFileStatus =~ /blameable/ && config.gitlens.menus.editor.clipboard"},"1":"Error: Could not find submenu with id menuBar/edit/copy\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-20 23:19:00 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][eamodio.gitlens]: Loaded contributions. 
2025-03-20 23:19:00 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][eclipse-cdt.serial-monitor]: Loaded contributions. 
2025-03-20 23:19:00 [debug] : Failed to register a menu item for plugin amd.tcf-debug contributed to editor/title/run {"0":{"command":"extension.tcf-debug.debugEditorContents","group":"navigation@2","when":"resourceLangId == cpp || resourceLangId == c"},"1":"Error: Could not find submenu with id editor/title/run\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-20 23:19:00 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][amd.tcf-debug]: Loaded contributions. 
2025-03-20 23:19:00 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][twxs.cmake]: Loaded contributions. 
2025-03-20 23:19:00 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][amd.vitis-config]: Loaded contributions. 
2025-03-20 23:19:00 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][amd.vitis-hls-l1-library]: Loaded contributions. 
2025-03-20 23:19:00 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][amd.vitis-hls-pragma]: Loaded contributions. 
2025-03-20 23:19:00 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][vscode.cpp]: Loaded contributions. 
2025-03-20 23:19:00 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][vscode.github]: Loaded contributions. 
2025-03-20 23:19:00 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][vscode.github-authentication]: Loaded contributions. 
2025-03-20 23:19:00 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][vscode.json]: Loaded contributions. 
2025-03-20 23:19:00 [debug] : Preference name collision detected in the schema for property: [json] 
2025-03-20 23:19:00 [debug] : Preference name collision detected in the schema for property: [jsonc] 
2025-03-20 23:19:00 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][vscode.json-language-features]: Loaded contributions. 
2025-03-20 23:19:00 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][llvm-vs-code-extensions.vscode-clangd]: Loaded contributions. 
2025-03-20 23:19:00 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][pkief.material-icon-theme]: Loaded contributions. 
2025-03-20 23:19:00 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][webfreak.debug]: Loaded contributions. 
2025-03-20 23:19:00 [debug] : Failed to register a menu item for plugin vscode.git contributed to scm/sourceControl {"0":{"command":"git.close","group":"navigation","when":"scmProvider == git"},"1":"Error: Could not find submenu with id scm/sourceControl\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-20 23:19:00 [debug] : Failed to register a menu item for plugin vscode.git contributed to scm/change/title {"0":{"command":"git.stageChange","when":"config.git.enabled && !git.missing && originalResourceScheme == git"},"1":"Error: Could not find submenu with id scm/change/title\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-20 23:19:00 [debug] : Failed to register a menu item for plugin vscode.git contributed to scm/change/title {"0":{"command":"git.revertChange","when":"config.git.enabled && !git.missing && originalResourceScheme == git"},"1":"Error: Could not find submenu with id scm/change/title\n    at d.getMenuNode (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2587357)\n    at v.handle (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7458306)\n    at file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477312\n    at o (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7474973)\n    at E.handleContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7477267)\n    at U.loadContributions (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7304600)\n    at U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302692)\n    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)\n    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035"}
2025-03-20 23:19:00 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][vscode.git]: Loaded contributions. 
2025-03-20 23:19:00 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][vscode.make]: Loaded contributions. 
2025-03-20 23:19:00 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973] Load contributions of 17 plugins: 510.9 ms [Finished 7.508 s after frontend start] 
2025-03-20 23:19:00 [debug] : Frontend w.onDidInitializeLayout: 34.2 ms [Finished 7.550 s after frontend start] 
2025-03-20 23:19:00 [debug] : Frontend h.onDidInitializeLayout: 12.2 ms [Finished 7.577 s after frontend start] 
2025-03-20 23:19:00 [debug] : Frontend j.onDidInitializeLayout: 15.2 ms [Finished 7.596 s after frontend start] 
2025-03-20 23:19:00 [debug] : Error: view container is disposed
    at n.get containerLayout [as containerLayout] (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2475085)
    at n.getParts (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2474843)
    at n.getTrackableWidgets (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2478201)
    at I.prepareViewContainer (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7571250)
    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7573411
    at async Promise.all (index 2)
    at async I.initWidgets (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7574073)
    at async U.doLoad (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7302713)
    at async d.withProgress (file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:2627430)
    at async file:///tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/lib/bundle.js:2:7300035 
2025-03-20 23:19:00 [debug] : Frontend A.onDidInitializeLayout: 0.1 ms [Finished 7.604 s after frontend start] 
2025-03-20 23:19:00 [debug] : Frontend f.onDidInitializeLayout: 6.2 ms [Finished 7.610 s after frontend start] 
2025-03-20 23:19:00 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-20 23:19:00 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-20 23:19:00 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-20 23:19:00 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-20 23:19:00 [debug] : 'cpp' language is remapped from 'source.cpp.embedded.macro' to 'source.cpp' scope 
2025-03-20 23:19:00 [debug] : a registered grammar configuration for 'cpp' language is overridden 
2025-03-20 23:19:01 [debug] : Opening channel for service path '/services/keytar'. 
2025-03-20 23:19:01 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-20 23:19:01 [debug] : getTasks(): about to return task information for 0 tasks 
2025-03-20 23:19:01 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-20 23:19:01 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-20 23:19:01 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): PluginManagerExtImpl/init() 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): initializing(gitlens@11.7.0 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): initializing(serial-monitor@1.0.2 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): initializing(tcf-debug@0.0.1 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] Debugger contribution has been registered: tcf-debug 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): initializing(cmake@0.0.17 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): initializing(vitis-config@0.0.1 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): initializing(vitis-hls-l1-library@0.0.1 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): initializing(vitis-hls-pragma@0.6.0 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init)
PLUGIN_HOST(1555742): initializing(cpp@1.52.1 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init)
PLUGIN_HOST(1555742): initializing(github@1.62.3 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init)
PLUGIN_HOST(1555742): initializing(github-authentication@1.62.3 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init)
PLUGIN_HOST(1555742): initializing(json@1.52.1 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): initializing(json-language-features@1.52.1 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init)
PLUGIN_HOST(1555742): initializing(vscode-clangd@0.1.15 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): initializing(material-icon-theme@4.11.0 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): initializing(debug@0.26.1 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] Debugger contribution has been registered: gdb 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] Debugger contribution has been registered: lldb-mi 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] Debugger contribution has been registered: mago-mi 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): initializing(git@1.62.3 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-20 23:19:01 [debug] : Frontend application start: 3880.1 ms [Finished 88.162 s after backend start] 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): initializing(make@1.79.0 with /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/@theia/plugin-ext-vscode/lib/node/plugin-vscode-init) 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] Unsupported activation events: oncommand:gitlens.copyCurrentBranch, please open an issue: https://github.com/eclipse-theia/theia/issues/new 
2025-03-20 23:19:01 [debug] : Replace loading indicator with ready workbench UI (animation): 864.4 ms [Finished 8.480 s after frontend start] 
2025-03-20 23:19:01 [debug] : Changed application state from 'initialized_layout' to 'ready'. 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): PluginManagerExtImpl/loadPlugin(/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/vscode.git/extension/dist/main) 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): PluginManagerExtImpl/loadPlugin(/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/vscode-builtin-github/extension/dist/extension.js) 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): PluginManagerExtImpl/loadPlugin(/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/vscode-builtin-json-language-features/extension/client/dist/node/jsonClientMain) 
2025-03-20 23:19:01 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][eamodio.gitlens]: Started plugin. 
2025-03-20 23:19:01 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][eclipse-cdt.serial-monitor]: Started plugin. 
2025-03-20 23:19:01 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][amd.tcf-debug]: Started plugin. 
2025-03-20 23:19:01 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][twxs.cmake]: Started plugin. 
2025-03-20 23:19:01 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][amd.vitis-config]: Started plugin. 
2025-03-20 23:19:01 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][amd.vitis-hls-l1-library]: Started plugin. 
2025-03-20 23:19:01 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][amd.vitis-hls-pragma]: Started plugin. 
2025-03-20 23:19:01 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][vscode.cpp]: Started plugin. 
2025-03-20 23:19:01 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][vscode.github]: Started plugin. 
2025-03-20 23:19:01 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][vscode.github-authentication]: Started plugin. 
2025-03-20 23:19:01 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][vscode.json]: Started plugin. 
2025-03-20 23:19:01 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][vscode.json-language-features]: Started plugin. 
2025-03-20 23:19:01 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][llvm-vs-code-extensions.vscode-clangd]: Started plugin. 
2025-03-20 23:19:01 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][pkief.material-icon-theme]: Started plugin. 
2025-03-20 23:19:01 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][webfreak.debug]: Started plugin. 
2025-03-20 23:19:01 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][vscode.git]: Started plugin. 
2025-03-20 23:19:01 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973][vscode.make]: Started plugin. 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): PluginManagerExtImpl/loadPlugin(/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/vscode-material-icon-theme/extension/dist/extension) 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): PluginManagerExtImpl/loadPlugin(/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/eclipse-cdt.serial-monitor/extension/dist/desktop/extension.js) 
2025-03-20 23:19:01 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): PluginManagerExtImpl/loadPlugin(/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/eamodio-gitlens/extension/dist/gitlens) 
2025-03-20 23:19:01 [debug] : command 'gitlens.clearFileAnnotations' already registered 
2025-03-20 23:19:01 [debug] : command 'gitlens.computingFileAnnotations' already registered 
2025-03-20 23:19:01 [debug] : [958fb792-acda-4dcc-9938-0e3cdd3dc973] Start of 17 plugins: 1448.9 ms [Finished 9.100 s after frontend start] 
2025-03-20 23:19:02 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): PluginManagerExtImpl/loadPlugin(/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/vscode-builtin-github-authentication/extension/dist/extension.js) 
2025-03-20 23:19:02 [debug] : RIGEL SERVER 23:19:02 INFO  : Successfully created repository data at /tmp/rigel_lopper_mmeng357357903049710156959 
2025-03-20 23:19:02 [debug] : RIGEL SERVER 23:19:02 INFO  : bash, -c, source /tools/software/xilinx/Vitis/2024.1/tps/lnx64/lopper-1.1.0/env/bin/activate && python /tools/software/xilinx/Vitis/2024.1/data/embeddedsw/scripts/pyesw//get_template_data.py -d /tmp/rigel_lopper_mmeng353762239004063162782 -r /tmp/rigel_lopper_mmeng357357903049710156959/.repo.yaml && deactivate 
2025-03-20 23:19:02 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:02 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:02 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 17,
        "startColumn": 1,
        "endLineNumber": 17,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "23:19:02 INFO  : Successfully created repository data at /tmp/rigel_lopper_mmeng357357903049710156959\n23:19:02 INFO  : bash, -c, source /tools/software/xilinx/Vitis/2024.1/tps/lnx64/lopper-1.1.0/env/bin/activate && python /tools/software/xilinx/Vitis/2024.1/data/embeddedsw/scripts/pyesw//get_template_data.py -d /tmp/rigel_lopper_mmeng353762239004063162782 -r /tmp/rigel_lopper_mmeng357357903049710156959/.repo.yaml && deactivate\n",
      "rangeOffset": 1848,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 3,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:02 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:02 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:02 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:02 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:02 [debug] : An authentication provider with id 'github' was registered. 
2025-03-20 23:19:02 [debug] : RIGEL SERVER 23:19:02 INFO  : Embedded Template List generated successfully 
2025-03-20 23:19:02 [debug] : [Application Examples Provider] Templates model update completed. 
2025-03-20 23:19:02 [debug] : [Application Examples Provider] common calling method completed. 
2025-03-20 23:19:02 [debug] : [Application Examples Provider] refresh completed. 
2025-03-20 23:19:02 [debug] : RIGEL SERVER 23:19:02 INFO  : bash, -c, source /tools/software/xilinx/Vitis/2024.1/tps/lnx64/lopper-1.1.0/env/bin/activate && python /tools/software/xilinx/Vitis/2024.1/data/embeddedsw/scripts/pyesw//repo.py -st   /tools/software/xilinx/Vitis/2024.1/data/embeddedsw && deactivate 
2025-03-20 23:19:02 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:02 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:02 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 19,
        "startColumn": 1,
        "endLineNumber": 19,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "23:19:02 INFO  : Embedded Template List generated successfully\n23:19:02 INFO  : bash, -c, source /tools/software/xilinx/Vitis/2024.1/tps/lnx64/lopper-1.1.0/env/bin/activate && python /tools/software/xilinx/Vitis/2024.1/data/embeddedsw/scripts/pyesw//repo.py -st   /tools/software/xilinx/Vitis/2024.1/data/embeddedsw && deactivate\n",
      "rangeOffset": 2279,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 4,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:02 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:02 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:02 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:02 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:03 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-20 23:19:03 [debug] : Theia configuration directory file:///nethome/mmeng35/.Xilinx/Vitis/2024.1/.vitisng' 
2025-03-20 23:19:06 [debug] : RIGEL SERVER 23:19:06 INFO  : Successfully created repository data at /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/.wsdata
23:19:06 INFO  : bash, -c, source /tools/software/xilinx/Vitis/2024.1/tps/lnx64/lopper-1.1.0/env/bin/activate && python /tools/software/xilinx/Vitis/2024.1/data/embeddedsw/scripts/pyesw//get_template_data.py -d /tmp/rigel_lopper_mmeng3510906091230541984163 -r /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/.wsdata/.repo.yaml && deactivate 
2025-03-20 23:19:06 [debug] : RIGEL SERVER 23:19:06 INFO  : Embedded Template List generated successfully 
2025-03-20 23:19:06 [debug] : [Application Examples Provider] Templates model update completed. 
2025-03-20 23:19:06 [debug] : [Application Examples Provider] common calling method completed. 
2025-03-20 23:19:06 [debug] : [Application Examples Provider] refresh completed. 
2025-03-20 23:19:06 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:06 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:06 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 21,
        "startColumn": 1,
        "endLineNumber": 21,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "23:19:06 INFO  : Successfully created repository data at /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/.wsdata\n23:19:06 INFO  : bash, -c, source /tools/software/xilinx/Vitis/2024.1/tps/lnx64/lopper-1.1.0/env/bin/activate && python /tools/software/xilinx/Vitis/2024.1/data/embeddedsw/scripts/pyesw//get_template_data.py -d /tmp/rigel_lopper_mmeng3510906091230541984163 -r /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/.wsdata/.repo.yaml && deactivate\n23:19:06 INFO  : Embedded Template List generated successfully\n",
      "rangeOffset": 2609,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 5,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:06 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:06 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:06 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:06 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/logs/vitis.log"}
2025-03-20 23:19:15 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): PluginManagerExtImpl/loadPlugin(/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/vscode-clangd/extension/out/src/extension) 
2025-03-20 23:19:15 [debug] : [hosted-plugin: 1555742] Could not identify plugin for 'Theia' require call from /tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/vscode-languageclient/lib/node/main.js 
2025-03-20 23:19:15 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): PluginManagerExtImpl/loadPlugin(/tmp/mmeng35-vscode-unpacked/vitis-hls-pragma-0.6.0.vsix/extension/out/extension.js) 
2025-03-20 23:19:15 [debug] : [hosted-plugin: 1555742] Starting extension "vitis-hls-pragma"! 
2025-03-20 23:19:15 [debug] : [hosted-plugin: 1555742] PLUGIN_HOST(1555742): PluginManagerExtImpl/loadPlugin(/tmp/mmeng35-vscode-unpacked/vitis-hls-l1-library-0.0.1.vsix/extension/lib/extension.js) 
2025-03-20 23:19:15 [debug] : [hosted-plugin: 1555742] Clang Language Server is now active! 
2025-03-20 23:19:15 [debug] : command 'clangd.typeHierarchy' already registered 
2025-03-20 23:19:15 [debug] : data provider for 'clangd.typeHierarchyView' view is already registered 
2025-03-20 23:19:15 [debug] : data provider for 'clangd.ast' view is already registered 
2025-03-20 23:19:15 [debug] : command 'clangd.ast' already registered 
2025-03-20 23:20:01 [debug] : monospace assumptions have been violated, therefore disabling monospace optimizations! 
2025-03-20 23:20:15 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/vhdl/report/verilog/sparse_matrix_multiply_HLS_export.rpt"}
2025-03-20 23:20:15 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/vhdl/report/verilog/sparse_matrix_multiply_HLS_export.rpt"}
2025-03-20 23:20:24 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt"}
2025-03-20 23:20:24 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt"}
2025-03-20 23:20:26 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/compute_SpMM.cpp"}
2025-03-20 23:20:26 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/compute_SpMM.cpp"}
2025-03-20 23:20:26 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:20:26 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:20:28 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/generate_matrices.cpp"}
2025-03-20 23:20:28 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/generate_matrices.cpp"}
2025-03-20 23:20:28 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:20:28 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:20:38 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 44,
        "endLineNumber": 28,
        "endColumn": 45
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1322,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 2,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:38 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:38 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:38 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:38 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:38 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:20:39 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 43,
        "endLineNumber": 28,
        "endColumn": 44
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1321,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 3,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:20:39 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 43,
        "endLineNumber": 28,
        "endColumn": 43
      },
      "rangeLength": 0,
      "text": "3",
      "rangeOffset": 1321,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 4,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 44,
        "endLineNumber": 28,
        "endColumn": 44
      },
      "rangeLength": 0,
      "text": "2",
      "rangeOffset": 1322,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 5,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:20:39 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:20:39 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:21:26 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 17,
        "endLineNumber": 28,
        "endColumn": 17
      },
      "rangeLength": 0,
      "text": "/",
      "rangeOffset": 1295,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 6,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:26 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:26 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:26 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:26 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:26 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:26 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 18,
        "endLineNumber": 28,
        "endColumn": 18
      },
      "rangeLength": 0,
      "text": "/",
      "rangeOffset": 1296,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 7,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:26 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:26 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:26 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:26 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:26 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:26 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:21:26 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:21:26 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:21:27 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 13,
        "endLineNumber": 25,
        "endColumn": 13
      },
      "rangeLength": 0,
      "text": "/",
      "rangeOffset": 1115,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 8,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:27 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:27 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:27 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:27 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:27 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:28 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:21:28 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 25,
        "startColumn": 14,
        "endLineNumber": 25,
        "endColumn": 14
      },
      "rangeLength": 0,
      "text": "/",
      "rangeOffset": 1116,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 9,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:28 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:28 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:28 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:28 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:28 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:21:28 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:21:36 [debug] : Starting terminal process {"0":"{\n  \"command\": \"/bin/bash\",\n  \"args\": [],\n  \"options\": {\n    \"name\": \"xterm-color\",\n    \"cols\": 80,\n    \"rows\": 24,\n    \"cwd\": \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3\",\n    \"env\": {\n      \"ROOT_SWTICH_INGUI\": \"1\",\n      \"LC_ALL\": \"C\",\n      \"RT_TCL_PATH\": \"/tools/software/xilinx/Vitis_HLS/latest/scripts/rt/base_tcl/tcl\",\n      \"LD_LIBRARY_PATH\": \"/tools/software/xilinx/Vitis/2024.1/tps/lnx64/cmake-3.24.2/libs/Rhel/8:/tools/software/xilinx/Vitis/2024.1/tps/lnx64/cmake-3.24.2/libs/Rhel:/tools/software/xilinx/Vitis/2024.1/tps/lnx64/cmake-3.24.2/libs:/tools/software/xilinx/Vitis/2024.1/lib/lnx64.o:/tools/software/xilinx/Vitis/2024.1/lib/lnx64.o/Rhel/8:/tools/software/xilinx/Vitis/2024.1/lib/lnx64.o/Rhel:/tools/software/xilinx/Vitis/2024.1/lib/lnx64.o:/tools/software/xilinx/Vitis/2024.1/tps/lnx64/python-3.8.3/lib:/tools/software/xilinx/Vitis/2024.1/aietools/lib/lnx64.o:/tools/software/xilinx/Vitis_HLS/latest/lib/lnx64.o/Rhel/8:/tools/software/xilinx/Vitis_HLS/latest/lib/lnx64.o/Rhel:/tools/software/xilinx/Vitis_HLS/latest/lib/lnx64.o:/tools/software/xilinx/Vitis_HLS/latest/lib/lnx64.o:/tools/software/xilinx/Vitis_HLS/latest/tps/lnx64/dot-2.28/lib:/tools/software/xilinx/Vitis_HLS/latest/lnx64/bin:/tools/software/xilinx/Vitis_HLS/latest/lib/lnx64.o/Rhel/8:/tools/software/xilinx/Vitis_HLS/latest/lib/lnx64.o/Rhel:/tools/software/xilinx/Vitis_HLS/latest/lib/lnx64.o:/tools/software/xilinx/Vitis_HLS/latest/tps/lnx64/jre11.0.16_1/lib/:/tools/software/xilinx/Vitis_HLS/latest/tps/lnx64/jre11.0.16_1/lib//server:/lib64:/usr/lib64:/lib:/usr/lib:/usr/lib/infiniband:/usr/lib/mysql:/usr/lib/qt-3.3/lib:/usr/X11R6/lib:/usr/local/lib:/usr/local/lib64:/usr/apps/lib:/usr/apps/lib64:/tools/software/xilinx/Vitis_HLS/latest/bin/../lnx64/tools/dot/lib:/tools/software/xilinx/Vitis_HLS/latest/lnx64/tools/fpo_v7_0:/tools/software/xilinx/Vitis_HLS/latest/lnx64/tools/fft_v9_1:/tools/software/xilinx/Vitis_HLS/latest/lnx64/tools/fir_v7_0:/tools/software/xilinx/Vitis_HLS/latest/lnx64/tools/dds_v6_0:/tools/software/xilinx/Vitis_HLS/latest/lnx64/lib/csim\",\n      \"LS_COLORS\": \"rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;05;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.m4a=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.oga=01;36:*.opus=01;36:*.spx=01;36:*.xspf=01;36:\",\n      \"HOSTTYPE\": \"x86_64-linux\",\n      \"XILINX_VITIS\": \"/tools/software/xilinx/Vitis/2024.1\",\n      \"PYTHONHOME\": \"/tools/software/xilinx/Vitis/2024.1/tps/lnx64/python-3.8.3/\",\n      \"MGLS_LICENSE_FILE\": \"1717@ece-linlic.ece.gatech.edu\",\n      \"ARCH\": \"linux\",\n      \"TK_LIBRARY\": \"/tools/software/xilinx/Vitis/2024.1/tps/tk/tk8.5\",\n      \"RT_LIBPATH\": \"/tools/software/xilinx/Vitis_HLS/latest/scripts/rt/data\",\n      \"MODULES_RUN_QUARANTINE\": \"LD_LIBRARY_PATH LD_PRELOAD\",\n      \"LANG\": \"en_US.UTF-8\",\n      \"HISTCONTROL\": \"ignoredups\",\n      \"SPECMAN_DIR\": \"/tools/software/cadence/xcelium/latest/components/sn/linux64\",\n      \"DISPLAY\": \"ece-linlabsrv01.ece.gatech.edu:105\",\n      \"RDI_INSTALLROOT\": \"/tools/software/xilinx\",\n      \"HOSTNAME\": \"ece-linlabsrv01.ece.gatech.edu\",\n      \"OLDPWD\": \"/tools/software/xilinx/Vitis/2024.1/bin\",\n      \"SWT_GTK3\": \"1\",\n      \"CDS_VHDL\": \"/tools/software/cadence/ic/latest/tools/leapfrog\",\n      \"MGC_HLVX_HOME\": \"/tools/software/siemens/vx/hlvx\",\n      \"OPTO_LINK_BASE\": \"/tools/software/synopsys/photonicsolutions/latest/optodesigner/bin\",\n      \"RDI_PREPEND_PATH\": \"/tools/software/xilinx/Vitis/latest/bin\",\n      \"SNPSLMD_LICENSE_FILE\": \"1910@ece-winlic.ece.gatech.edu\",\n      \"JAVA_HOME\": \"/tools/software/xilinx/Vitis/2024.1/tps/lnx64/jre11.0.16_1/\",\n      \"KDEDIRS\": \"/usr\",\n      \"AUTOPILOT_CONFIG\": \"/tools/software/xilinx/Vitis_HLS/latest/common/config\",\n      \"VENDOR\": \"unknown\",\n      \"MACHTYPE\": \"x86_64\",\n      \"SPECMAN_ARCH\": \"linux64\",\n      \"MODULES_USE_COMPAT_VERSION\": \"0\",\n      \"SSH_AUTH_SOCK\": \"/tmp/FastX-1090e4459c6d4bb8ab740cbb4eef9efc/agent.1547433\",\n      \"AGILEESOFD_LICENSE_FILE\": \"1812@ecelinsvcs.ece.gatech.edu\",\n      \"S_COLORS\": \"auto\",\n      \"XILINX_VIVADO\": \"/tools/software/xilinx/Vivado/2024.1\",\n      \"XILINX_SDK\": \"/tools/software/xilinx/Vitis/latest\",\n      \"which_declare\": \"declare -f\",\n      \"OSTYPE\": \"linux\",\n      \"XILINX_PLANAHEAD\": \"/tools/software/xilinx/Vitis_HLS/latest\",\n      \"ASSURAHOME\": \"/tools/software/cadence/pegasus/latest\",\n      \"SALT_LICENSE_SERVER\": \"1717@ece-winlic.ece.gatech.edu\",\n      \"XDG_SESSION_ID\": \"396\",\n      \"MGC_QUESTA_HOME\": \"/tools/software/siemens/questa/latest/questasim\",\n      \"MODULES_CMD\": \"/usr/share/Modules/libexec/modulecmd.tcl\",\n      \"USER\": \"mmeng35\",\n      \"XTERM_SHELL\": \"/bin/bash\",\n      \"VRST_PATH\": \"$SPECMAN_HOME/$SPECMAN_ARCH:$SPECMAN_HOME/bin\",\n      \"XILINXD_LICENSE_FILE\": \"2100@ece-winlic.ece.gatech.edu\",\n      \"VRST_HOME\": \"/tools/software/cadence/xcelium/latest\",\n      \"XILINX_OPENCL\": \"/tools/software/xilinx/Vitis_HLS/latest\",\n      \"XILINX_HLS_TPS_PATH\": \"/tools/software/xilinx/Vitis_HLS/2024.1/tps:/tools/software/xilinx/Vitis/2024.1/tps\",\n      \"RDI_BASEROOT\": \"/tools/software/xilinx/Vitis\",\n      \"MGC_XICPVX_HOME\": \"/tools/software/siemens/vx/xicpvx\",\n      \"RDI_INSTALLVER\": \"2024.1\",\n      \"GOLDENGATE_LICENSE_FILE\": \"1812@ece-winlic.ece.gatech.edu\",\n      \"SYNOPSYS_LC_ROOT\": \"/tools/software/synopsys/lc/latest\",\n      \"AUTOESL_ROOT\": \"/tools/software/xilinx/Vitis_HLS/latest\",\n      \"AUTOESL_JAVA\": \"/tools/software/xilinx/Vitis_HLS/latest/tps/lnx64/jre11.0.16_1/bin/java\",\n      \"RDI_JAVA_VERSION\": \"11.0.16_1\",\n      \"GROUP\": \"2626-ece\",\n      \"BUILDINFO\": \"SW Build 5096458 on 2024-09-05-07:07:11\",\n      \"MGC_VALVX_HOME\": \"/tools/software/siemens/vx/valvx\",\n      \"RDI_USE_JDK11\": \"1\",\n      \"RDI_NO_JRE\": \"1\",\n      \"PWD\": \"/nethome/mmeng35\",\n      \"TANNER_HOME\": \"/tools/software/siemens/tanner/latest\",\n      \"XILINX_HLS\": \"/tools/software/xilinx/Vitis_HLS/latest\",\n      \"SSH_ASKPASS\": \"/usr/libexec/openssh/gnome-ssh-askpass\",\n      \"HOME\": \"/nethome/mmeng35\",\n      \"HOST\": \"ece-linlabsrv01.ece.gatech.edu\",\n      \"USE_CALIBRE_VCO\": \"aok\",\n      \"SSH_CLIENT\": \"10.2.192.74 51621 22\",\n      \"TCL_LIBRARY\": \"/tools/software/xilinx/Vitis/2024.1/tps/tcl/tcl8.6\",\n      \"CDS_SITE\": \"/tools/software/cadence/ic/latest/share\",\n      \"RDI_SESSION_INFO\": \"/nethome/mmeng35:ece-linlabsrv01.ece.gatech.edu_1742527044_1547974\",\n      \"XIL_CHECK_TCL_DEBUG\": \"False\",\n      \"MGC_HOME\": \"/tools/software/siemens/calibre/latest\",\n      \"RDI_APPROOT\": \"/tools/software/xilinx/Vitis/2024.1\",\n      \"XDG_DATA_DIRS\": \"/nethome/mmeng35/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share\",\n      \"CDS_INST_DIR\": \"/tools/software/cadence/ic/latest\",\n      \"_RDI_DONT_SET_XILINX_AS_PATH\": \"True\",\n      \"FASTX_SESSION_DIR\": \"/nethome/mmeng35/.fastx_server/ece-linlabsrv01.ece.gatech.edu/sessions/FX3-1090e4459c6d4bb8ab740cbb4eef9efc\",\n      \"RDI_TPS_ROOT\": \"/tools/software/xilinx/Vivado/latest/tps/lnx64\",\n      \"RDI_DEPENDENCY\": \"XILINX_HLS\",\n      \"RDI_BUILD\": \"yes\",\n      \"CDS_SEARCHDIR\": \"/tools/software/keysight/ads/latest/idf/ads_site\",\n      \"FASTX_SESSION_ID\": \"1090e4459c6d4bb8ab740cbb4eef9efc\",\n      \"MGC_TESS_HOME\": \"/tools/software/siemens/tessent/latest\",\n      \"CDS_VPCM_HOME\": \"/tools/software/cadence/spectre/latest/tools/vpcm\",\n      \"CDSDIR\": \"/tools/software/cadence/ic/latest/tools/dfII\",\n      \"CDSHOME\": \"//tools/software/cadence/ic/latest\",\n      \"ISL_IOSTREAMS_RSA\": \"/tools/software/xilinx/Vitis_HLS/latest/tps/isl\",\n      \"MGC_AMS_HOME\": \"/tools/software/siemens/amsv/latest\",\n      \"VCSMX_HOME\": \"/tools/software/synopsys/vcs/latest\",\n      \"ADS_LICENSE_FILE\": \"1812@ece-winlic.ece.gatech.edu\",\n      \"RISCV32_IM\": \"/tools/projects/ece4804/riscv_im/bin/riscv32-unknown-elf-\",\n      \"RDI_PLATFORM\": \"lnx64\",\n      \"MGC_CATAPULT_HOME\": \"/tools/software/siemens/catapult/latest/Mgc_home\",\n      \"OAINST\": \"/tools/software/cadence/ic/latest\",\n      \"XTERM_VERSION\": \"XTerm(331)\",\n      \"RDI_BINROOT\": \"/tools/software/xilinx/Vitis/2024.1/bin\",\n      \"XILINX_VCXX\": \"/tools/software/xilinx/Vitis_HLS/latest/vcxx\",\n      \"RDI_PROG\": \"vitis\",\n      \"HDIPRELDPATH\": \"/lib64:/usr/lib64:/lib:/usr/lib:/usr/lib/infiniband:/usr/lib/mysql:/usr/lib/qt-3.3/lib:/usr/X11R6/lib:/usr/local/lib:/usr/local/lib64:/usr/apps/lib:/usr/apps/lib64:/tools/software/xilinx/Vitis_HLS/latest/bin/../lnx64/tools/dot/lib\",\n      \"RDI_DATADIR\": \"/tools/software/xilinx/SharedData/2024.1/data:/tools/software/xilinx/Vitis/2024.1/data\",\n      \"PHOTONICS_SOLUTIONS_ROOT\": \"/tools/software/synopsys/photonicsolutions\",\n      \"SYNTH_COMMON\": \"/tools/software/xilinx/Vitis_HLS/latest/scripts/rt/data\",\n      \"CLS_CDSD_COMPATIBILITY_LOCKING\": \"NO\",\n      \"XIL_PA_NO_DEFAULT_OVERRIDE\": \"1\",\n      \"MMSIMHOME\": \"/tools/software/cadence/spectre/latest\",\n      \"MAIL\": \"/var/spool/mail/mmeng35\",\n      \"AUTOESL_VIVADO_HLS_VERSION\": \"true\",\n      \"CDS_LIC_FILE\": \"5280@ece-linlic.ece.gatech.edu\",\n      \"REMOTEHOST\": \"ece-linlabsrv01.ece.gatech.edu\",\n      \"SHELL\": \"/bin/bash\",\n      \"TERM\": \"xterm\",\n      \"AUTOPILOT_TECH\": \"/tools/software/xilinx/Vitis_HLS/latest/common/technology\",\n      \"FREETYPE_PROPERTIES\": \"truetype:interpreter-version=35\",\n      \"_XILINX_HLS_HIDE_BANNER_SUBPROC\": \"1\",\n      \"LM_LICENSE_FILE\": \"1055@ansyslic.ecs.gatech.edu\",\n      \"XILINX_VITIS_AIETOOLS\": \"/tools/software/xilinx/Vitis/2024.1/aietools\",\n      \"_RDI_SETENV_RUN\": \"true\",\n      \"HLS_VERSION\": \"2024.1.2\",\n      \"CDS_AUTO_64BIT\": \"ALL\",\n      \"ICV_HOME_DIR\": \"/tools/software/synopsys/icvalidator/latest\",\n      \"APD\": \"/tools/software/cadence/spb/latest\",\n      \"QRC_HOME\": \"/tools/software/cadence/quantus/latest\",\n      \"MGC\": \"/tools/software/siemens\",\n      \"VERDI_HOME\": \"/tools/software/synopsys/verdi/latest\",\n      \"HDI_APPROOT\": \"/tools/software/xilinx/Vitis/2024.1\",\n      \"RSOFT_PROGRAMPATH\": \"/tools/software/synopsys/photonicsolutions/latest/rsoft/bin\",\n      \"SHLVL\": \"8\",\n      \"LANGUAGE\": \"en_US:en\",\n      \"PYTHONPATH\": \"/tools/software/xilinx/Vitis/2024.1/tps/lnx64/python-3.8.3/lib/python3.8/lib-dynload/:/tools/software/xilinx/Vitis/2024.1/tps/lnx64/python-3.8.3/lib/python3.8:/tools/software/xilinx/Vitis/2024.1/cli/:/tools/software/xilinx/Vitis/2024.1/cli/python-packages/site-packages:/tools/software/xilinx/Vitis/2024.1/cli/python-packages/lnx64:/tools/software/xilinx/Vitis/2024.1/cli/proto:/tools/software/xilinx/Vitis/2024.1/scripts/python_pkg\",\n      \"XIL_NO_OVERRIDE\": \"0\",\n      \"MANPATH\": \"/usr/man:/usr/share/man:/usr/X11R6/man:/usr/local/man:/usr/apps/man\",\n      \"WINDOWID\": \"2097186\",\n      \"RDI_OPT_EXT\": \".o\",\n      \"XPEDION\": \"/tools/software/keysight/goldengate/latest\",\n      \"CDS\": \"/tools/software/cadence/ic/latest\",\n      \"MLM_LICENSE_FILE\": \"1711@matlablic.ecs.gatech.edu\",\n      \"TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD\": \"4294967296\",\n      \"PHOTONICS_SOLUTIONS_VERSION\": \"latest\",\n      \"MODULEPATH\": \"/etc/scl/modulefiles:/etc/scl/modulefiles:/etc/scl/modulefiles:/etc/scl/modulefiles:/usr/share/Modules/modulefiles:/etc/modulefiles:/usr/share/modulefiles\",\n      \"MGC_MSIM_HOME\": \"/tools/software/siemens/modelsim/latest\",\n      \"LOGNAME\": \"mmeng35\",\n      \"AUTOESL_OS\": \"Linux\",\n      \"DBUS_SESSION_BUS_ADDRESS\": \"unix:path=/run/user/3042686/bus\",\n      \"XDG_RUNTIME_DIR\": \"/run/user/3042686\",\n      \"XIL_SUPPRESS_OVERRIDE_WARNINGS\": \"1\",\n      \"CALIBRE_DISABLE_RHEL6_WARNING\": \"1\",\n      \"PEGHOME\": \"/tools/software/cadence/pegasus/latest\",\n      \"MODULEPATH_modshare\": \"/usr/share/Modules/modulefiles:2:/etc/modulefiles:2:/usr/share/modulefiles:2\",\n      \"RDI_VERBOSE\": \"0\",\n      \"MGC_EEVX_HOME\": \"/tools/software/siemens/vx/eevx\",\n      \"VIVADO_HLS_ARG_DBG\": \"0\",\n      \"RDI_SHARED_DATA\": \"/tools/software/xilinx/SharedData/2024.1/data\",\n      \"PATH\": \"/tools/software/xilinx/Vitis/2024.1/tps/lnx64/git-2.16.2/bin:/tools/software/xilinx/Vitis/2024.1/tps/lnx64/cmake-3.24.2/bin:/tools/software/xilinx/Vitis/2024.1/lnx64/tools/clang/bin:/tools/software/xilinx/Vitis/2024.1/tps/lnx64/python-3.8.3//bin:/tools/software/xilinx/Vitis/2024.1/tps/lnx64/jre11.0.16_1//bin:/tools/software/xilinx/Vitis/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/lin/bin:/tools/software/xilinx/Vitis/2024.1/gnu/arm/lin/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/linux_toolchain/nt64_be/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/linux_toolchain/nt64_le/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-none/bin:/tools/software/xilinx/Vitis/2024.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/software/xilinx/Vitis/2024.1/aietools/bin:/tools/software/xilinx/Vitis/2024.1/bin:/tools/software/xilinx/Vitis_HLS/latest/bin:/tools/software/xilinx/Vitis/2024.1/aietools/bin:/tools/software/xilinx/Vitis/2024.1/bin:/tools/software/xilinx/Vivado/2024.1/bin:/tools/software/xilinx/Vitis_HLS/latest/bin:/tools/software/xilinx/Model_Composer/2024.1/bin:/tools/software/xilinx/PDM/2024.1/bin:/tools/software/xilinx/Vitis_HLS/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/lin/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-none/bin:/tools/software/xilinx/Vitis/2024.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/aietools/bin:/tools/software/xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/software/xilinx/Vivado/2024.1/bin:/tools/software/xilinx/DocNav:/tools/software/xilinx/Vivado/2024.1/tps/lnx64/binutils-2.37/bin:/tools/software/xilinx/Vitis_HLS/latest/tps/lnx64/gcc-8.3.0/bin:/tools/software/xilinx/Vitis_HLS/latest/bin:/tools/software/xilinx/Vitis_HLS/latest/lnx64/bin:/tools/software/xilinx/Vitis_HLS/latest/lnx64/tools/bin:/tools/software/xilinx/Vitis_HLS/latest/tps/lnx64/gdb-9.2/bin:/tools/software/xilinx/Vitis_HLS/latest/tps/lnx64/jre11.0.16_1/bin:/tools/software/xilinx/Vivado/2024.1/gnu/microblaze/lin/bin:/tools/software/xilinx/Vitis_HLS/latest/bin:/tools/software/xilinx/Vitis_HLS/latest/tps/lnx64/jre11.0.16_1/bin:/tools/software/xilinx/Vitis/latest/bin:/tools/software/xilinx/Model_Composer/2024.1/bin:/tools/software/xilinx/PDM/2024.1/bin:/tools/software/xilinx/Vitis_HLS/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/lin/bin:/tools/software/xilinx/Vitis/2024.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/software/xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-none/bin:/tools/software/xilinx/Vitis/2024.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/software/xilinx/Vitis/2024.1/aietools/bin:/tools/software/xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin:/tools/software/xilinx/Vivado/2024.1/bin:/tools/software/xilinx/DocNav:/tools/software/synopsys/vcs/latest/bin:/tools/software/cadence/xcelium/latest/bin:/tools/software/cadence/xcelium/latest/tools/bin:/tools/software/cadence/spectre/latest/tools/bin:/tools/software/cadence/ic/latest/tools/inca/bin:/tools/software/cadence/ic/latest/tools/dracula/bin:/tools/software/cadence/spb/latest/tools/bin:/tools/software/cadence/spb/latest/tools/dfII/bin:/tools/software/cadence/spb/latest/tools/pcb/bin:/tools/software/cadence/quantus/latest/tools/extraction/bin:/tools/software/cadence/quantus/latest/tools/bin:/tools/software/cadence/pegasus/latest/tools/bin:/tools/software/synopsys/cscope64/latest/ai_bin:/usr/share/Modules/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/tools/matlab/r2019a/bin:/usr/apps/bin:/nethome/mmeng35/bin:/usr/lib/fastx/3/apps:/tools/software/synopsys/sentaurus/latest/bin:/tools/software/synopsys/qatk/latest/bin:/tools/software/synopsys/syn/latest/bin:/tools/software/synopsys/lc/latest/bin:/tools/software/synopsys/finesim/latest/bin:/tools/software/synopsys/icc2/latest/bin:/tools/software/synopsys/hspice/latest/hspice/bin:/tools/software/synopsys/coretools/latest/bin:/tools/software/synopsys/photonicsolutions/latest/rsoft/bin:/tools/software/synopsys/photonicsolutions/latest/optodesigner/bin:/tools/software/synopsys/photonicsolutions/latest/bin:/tools/software/synopsys/wv/latest/bin:/tools/software/synopsys/customcompiler/latest/bin:/tools/software/synopsys/prime/latest/bin:/tools/software/synopsys/primelib/latest/bin:/tools/software/synopsys/primewave/latest/bin:/tools/software/synopsys/siwb_workbench/latest/bin:/tools/software/synopsys/siwb_workbench/latest/bin/linux64:/tools/software/synopsys/starrc/latest/bin:/tools/software/synopsys/starrc/latest/linux64_starrc/bin:/tools/software/synopsys/spx/latest/bin:/tools/software/synopsys/spx/latest/linux64/bin:/tools/software/synopsys/icvalidator/latest/bin:/tools/software/synopsys/raphael_fx/latest/bin:/tools/software/synopsys/raphael_fx/latest/linux64/bin:/tools/software/synopsys/saber64/latest/64/bin:/tools/software/synopsys/saber64/latest/ai_bin:/tools/software/synopsys/verdi/latest/bin:/tools/software/cadence/ic/latest/tools/bin:/tools/software/cadence/ic/latest/tools/dfII/bin:/tools/software/siemens/calibre/latest/bin:/tools/software/siemens/amsv/latest/amsv/bin:/tools/software/siemens/amsv/latest/amsv/modeltech/bin:/tools/software/siemens/modelsim/latest/modelsim_dlx/bin:/tools/software/siemens/tessent/latest/bin:/tools/software/siemens/vx/hlvx/hlvx/SDD_HOME/hldrc/linux64/bin:/tools/software/siemens/vx/hlvx/hlvx/SDD_HOME/Nimbic/bin:/tools/software/siemens/catapult/latest/Mgc_home/bin:/tools/software/siemens/tanner/latest/bin:/tools/software/siemens/questa/latest/questasim/bin:/tools/software/siemens/questa/latest/questasim/linux_x86_64:/tools/software/keysight/ads/latest/bin:/tools/software/keysight/goldengate/latest/bin:.\",\n      \"SYN\": \"/tools/software/synopsys\",\n      \"CALIBRE_HOME\": \"/tools/software/siemens/calibre/latest\",\n      \"VCS_HOME\": \"/tools/software/synopsys/vcs/latest\",\n      \"OA_HOME\": \"/tools/software/cadence/ic/latest/share/oa\",\n      \"SPECMAN_HOME\": \"/tools/software/cadence/xcelium/latest/components/sn\",\n      \"MODULESHOME\": \"/usr/share/Modules\",\n      \"HISTSIZE\": \"1000\",\n      \"CDS_LOAD_ENV\": \"CSF\",\n      \"AUTOPILOT_ROOT\": \"/tools/software/xilinx/Vitis_HLS/latest\",\n      \"AUTOPILOT_TOOL\": \"/tools/software/xilinx/Vitis_HLS/latest/lnx64/tools\",\n      \"RDI_LIBDIR\": \"/tools/software/xilinx/Vitis_HLS/latest/lib/lnx64.o/Rhel/8:/tools/software/xilinx/Vitis_HLS/latest/lib/lnx64.o/Rhel:/tools/software/xilinx/Vitis_HLS/latest/lib/lnx64.o\",\n      \"EDA_TOOLS_PATH\": \"/tools/software/synopsys\",\n      \"WORK_DIR\": \"/nethome/mmeng35/CORDIC/\",\n      \"AUTOPILOT_MACH\": \"/tools/software/xilinx/Vitis_HLS/latest/lnx64\",\n      \"GRAPHVIZ_DOT\": \"/tools/software/xilinx/Vitis_HLS/latest/tps/lnx64/dot-2.28\",\n      \"XTERM_LOCALE\": \"en_US.UTF-8\",\n      \"HPEESOF_DIR\": \"/tools/software/keysight/ads/latest\",\n      \"LESSOPEN\": \"||/usr/bin/lesspipe.sh %s\",\n      \"XILINX_OPENCL_CLANG\": \"/tools/software/xilinx/Vitis_HLS/latest/lnx64/tools/clang\",\n      \"WV_HOME\": \"/tools/software/synopsys/wv/latest\",\n      \"BASH_FUNC_which%%\": \"() {  ( alias;\\n eval ${which_declare} ) | /usr/bin/which --tty-only --read-alias --read-functions --show-tilde --show-dot $@\\n}\",\n      \"BASH_FUNC_module%%\": \"() {  _module_raw \\\"$@\\\" 2>&1\\n}\",\n      \"BASH_FUNC__module_raw%%\": \"() {  unset _mlshdbg;\\n if [ \\\"${MODULES_SILENT_SHELL_DEBUG:-0}\\\" = '1' ]; then\\n case \\\"$-\\\" in \\n *v*x*)\\n set +vx;\\n _mlshdbg='vx'\\n ;;\\n *v*)\\n set +v;\\n _mlshdbg='v'\\n ;;\\n *x*)\\n set +x;\\n _mlshdbg='x'\\n ;;\\n *)\\n _mlshdbg=''\\n ;;\\n esac;\\n fi;\\n unset _mlre _mlIFS;\\n if [ -n \\\"${IFS+x}\\\" ]; then\\n _mlIFS=$IFS;\\n fi;\\n IFS=' ';\\n for _mlv in ${MODULES_RUN_QUARANTINE:-};\\n do\\n if [ \\\"${_mlv}\\\" = \\\"${_mlv##*[!A-Za-z0-9_]}\\\" -a \\\"${_mlv}\\\" = \\\"${_mlv#[0-9]}\\\" ]; then\\n if [ -n \\\"`eval 'echo ${'$_mlv'+x}'`\\\" ]; then\\n _mlre=\\\"${_mlre:-}${_mlv}_modquar='`eval 'echo ${'$_mlv'}'`' \\\";\\n fi;\\n _mlrv=\\\"MODULES_RUNENV_${_mlv}\\\";\\n _mlre=\\\"${_mlre:-}${_mlv}='`eval 'echo ${'$_mlrv':-}'`' \\\";\\n fi;\\n done;\\n if [ -n \\\"${_mlre:-}\\\" ]; then\\n eval `eval ${_mlre} /usr/bin/tclsh /usr/share/Modules/libexec/modulecmd.tcl bash '\\\"$@\\\"'`;\\n else\\n eval `/usr/bin/tclsh /usr/share/Modules/libexec/modulecmd.tcl bash \\\"$@\\\"`;\\n fi;\\n _mlstatus=$?;\\n if [ -n \\\"${_mlIFS+x}\\\" ]; then\\n IFS=$_mlIFS;\\n else\\n unset IFS;\\n fi;\\n unset _mlre _mlv _mlrv _mlIFS;\\n if [ -n \\\"${_mlshdbg:-}\\\" ]; then\\n set -$_mlshdbg;\\n fi;\\n unset _mlshdbg;\\n return $_mlstatus\\n}\",\n      \"BASH_FUNC_switchml%%\": \"() {  typeset swfound=1;\\n if [ \\\"${MODULES_USE_COMPAT_VERSION:-0}\\\" = '1' ]; then\\n typeset swname='main';\\n if [ -e /usr/share/Modules/libexec/modulecmd.tcl ]; then\\n typeset swfound=0;\\n unset MODULES_USE_COMPAT_VERSION;\\n fi;\\n else\\n typeset swname='compatibility';\\n if [ -e /usr/share/Modules/libexec/modulecmd-compat ]; then\\n typeset swfound=0;\\n MODULES_USE_COMPAT_VERSION=1;\\n export MODULES_USE_COMPAT_VERSION;\\n fi;\\n fi;\\n if [ $swfound -eq 0 ]; then\\n echo \\\"Switching to Modules $swname version\\\";\\n source /usr/share/Modules/init/bash;\\n else\\n echo \\\"Cannot switch to Modules $swname version, command not found\\\";\\n return 1;\\n fi\\n}\",\n      \"BASH_FUNC_scl%%\": \"() {  if [ \\\"$1\\\" = \\\"load\\\" -o \\\"$1\\\" = \\\"unload\\\" ]; then\\n eval \\\"module $@\\\";\\n else\\n /usr/bin/scl \\\"$@\\\";\\n fi\\n}\",\n      \"BASH_FUNC_ml%%\": \"() {  module ml \\\"$@\\\"\\n}\",\n      \"_\": \"/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/vitisng-ide\",\n      \"CHROME_DESKTOP\": \"Vitis Unified IDE.desktop\",\n      \"ORIGINAL_XDG_CURRENT_DESKTOP\": \"undefined\",\n      \"THEIA_DEFAULT_PLUGINS\": \"local-dir:/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins\",\n      \"THEIA_PLUGINS\": \"local-dir:/nethome/mmeng35/.theia/plugins\",\n      \"LC_NUMERIC\": \"C\",\n      \"THEIA_APP_PROJECT_PATH\": \"/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app\",\n      \"THEIA_ELECTRON_VERSION\": \"15.5.7\",\n      \"THEIA_ELECTRON_TOKEN\": \"{\\\"value\\\":\\\"2e2e5382-be6e-40a1-9246-51e7560cdea8\\\"}\",\n      \"VSCODE_API_VERSION\": \"1.53.2\",\n      \"VSCODE_GIT_IPC_HANDLE\": \"/run/user/3042686/vscode-git-71924579c9.sock\",\n      \"GIT_ASKPASS\": \"/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/vscode.git/extension/dist/askpass.sh\",\n      \"VSCODE_GIT_ASKPASS_NODE\": \"/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/vitisng-ide\",\n      \"VSCODE_GIT_ASKPASS_MAIN\": \"/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/plugins/vscode.git/extension/dist/askpass-main.js\"\n    }\n  }\n}"}
2025-03-20 23:21:36 [debug] : Opening channel for service path '/services/terminals/1'. 
2025-03-20 23:22:11 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:22:11 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:22:12 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:22:12 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:22:12 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:22:13 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:22:13 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:22:13 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:22:14 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:22:14 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:22:34 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/sparse_matrix_multiply_HLS_cosim.rpt"}
2025-03-20 23:22:34 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/sparse_matrix_multiply_HLS_cosim.rpt"}
2025-03-20 23:23:56 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:23:56 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:24:00 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:24:00 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:24:06 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:24:06 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:24:07 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:24:07 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:31:51 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:31:51 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:31:56 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/host.cpp"}
2025-03-20 23:31:56 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/host.cpp"}
2025-03-20 23:31:56 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:31:56 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:31:58 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:31:58 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:35:40 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 21,
        "startColumn": 34,
        "endLineNumber": 21,
        "endColumn": 34
      },
      "rangeLength": 0,
      "text": "\n        ",
      "rangeOffset": 914,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 10,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:40 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:40 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:40 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:40 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:40 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:40 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:41 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 9,
        "endLineNumber": 22,
        "endColumn": 9
      },
      "rangeLength": 0,
      "text": "#",
      "rangeOffset": 923,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 11,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:41 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 10,
        "endLineNumber": 22,
        "endColumn": 10
      },
      "rangeLength": 0,
      "text": "p",
      "rangeOffset": 924,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 12,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:41 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 11,
        "endLineNumber": 22,
        "endColumn": 11
      },
      "rangeLength": 0,
      "text": "r",
      "rangeOffset": 925,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 13,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:41 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 12,
        "endLineNumber": 22,
        "endColumn": 12
      },
      "rangeLength": 0,
      "text": "a",
      "rangeOffset": 926,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 14,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:41 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:42 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 13,
        "endLineNumber": 22,
        "endColumn": 13
      },
      "rangeLength": 0,
      "text": "g",
      "rangeOffset": 927,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 15,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:42 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 14,
        "endLineNumber": 22,
        "endColumn": 14
      },
      "rangeLength": 0,
      "text": "m",
      "rangeOffset": 928,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 16,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:42 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 15,
        "endLineNumber": 22,
        "endColumn": 15
      },
      "rangeLength": 0,
      "text": "a",
      "rangeOffset": 929,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 17,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:42 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 16,
        "endLineNumber": 22,
        "endColumn": 16
      },
      "rangeLength": 0,
      "text": " ",
      "rangeOffset": 930,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 18,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:42 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 17,
        "endLineNumber": 22,
        "endColumn": 17
      },
      "rangeLength": 0,
      "text": "H",
      "rangeOffset": 931,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 19,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:42 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:43 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 18,
        "endLineNumber": 22,
        "endColumn": 18
      },
      "rangeLength": 0,
      "text": "L",
      "rangeOffset": 932,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 20,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:43 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 19,
        "endLineNumber": 22,
        "endColumn": 19
      },
      "rangeLength": 0,
      "text": "S",
      "rangeOffset": 933,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 21,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:43 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 20,
        "endLineNumber": 22,
        "endColumn": 20
      },
      "rangeLength": 0,
      "text": " ",
      "rangeOffset": 934,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 22,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:43 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 21,
        "endLineNumber": 22,
        "endColumn": 21
      },
      "rangeLength": 0,
      "text": "d",
      "rangeOffset": 935,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 23,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:43 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 22,
        "endLineNumber": 22,
        "endColumn": 22
      },
      "rangeLength": 0,
      "text": "a",
      "rangeOffset": 936,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 24,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:43 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 23,
        "endLineNumber": 22,
        "endColumn": 23
      },
      "rangeLength": 0,
      "text": "t",
      "rangeOffset": 937,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 25,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:43 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 24,
        "endLineNumber": 22,
        "endColumn": 24
      },
      "rangeLength": 0,
      "text": "a",
      "rangeOffset": 938,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 26,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:43 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:44 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 25,
        "endLineNumber": 22,
        "endColumn": 25
      },
      "rangeLength": 0,
      "text": "f",
      "rangeOffset": 939,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 27,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:44 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 26,
        "endLineNumber": 22,
        "endColumn": 26
      },
      "rangeLength": 0,
      "text": "l",
      "rangeOffset": 940,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 28,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:44 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 27,
        "endLineNumber": 22,
        "endColumn": 27
      },
      "rangeLength": 0,
      "text": "o",
      "rangeOffset": 941,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 29,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:44 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 28,
        "endLineNumber": 22,
        "endColumn": 28
      },
      "rangeLength": 0,
      "text": "w",
      "rangeOffset": 942,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 30,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:35:44 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:35:48 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:48 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:48 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 1,
        "startColumn": 1,
        "endLineNumber": 929,
        "endColumn": 1
      },
      "rangeLength": 77856,
      "text": "",
      "rangeOffset": 0,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 2,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:48 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:48 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:48 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:48 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:53 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:53 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:53 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 1,
        "startColumn": 1,
        "endLineNumber": 1,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-10] For user 'mmeng35' on host 'ece-linlabsrv01.ece.gatech.edu' (Linux_x86_64 version 4.18.0-553.44.1.el8_10.x86_64) on Thu Mar 20 23:35:53 EDT 2025\nINFO: [HLS 200-10] On os \"Red Hat Enterprise Linux release 8.10 (Ootpa)\"\nINFO: [HLS 200-10] In directory '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3'\nWARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl\n",
      "rangeOffset": 0,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 3,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:53 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:53 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:53 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:53 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:53 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:53 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:53 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 5,
        "startColumn": 1,
        "endLineNumber": 5,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Sourcing Tcl script 'script.tcl'\nINFO: [HLS 200-1510] Running: open_project project_1 \nINFO: [HLS 200-10] Opening project '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1'.\nINFO: [HLS 200-1510] Running: set_top sparse_matrix_multiply_HLS \nINFO: [HLS 200-1510] Running: add_files top.cpp \nINFO: [HLS 200-10] Adding design file 'top.cpp' to the project\nINFO: [HLS 200-1510] Running: add_files -tb host.cpp \nINFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project\nINFO: [HLS 200-1510] Running: add_files -tb A_matrix_csr_sparsity_0.10.bin \nINFO: [HLS 200-10] Adding test bench file 'A_matrix_csr_sparsity_0.10.bin' to the project\nINFO: [HLS 200-1510] Running: add_files -tb B_matrix_csc_sparsity_0.10.bin \nINFO: [HLS 200-10] Adding test bench file 'B_matrix_csc_sparsity_0.10.bin' to the project\nINFO: [HLS 200-1510] Running: add_files -tb C_matrix_result_sparsity_0.10.bin \nINFO: [HLS 200-10] Adding test bench file 'C_matrix_result_sparsity_0.10.bin' to the project\nINFO: [HLS 200-1510] Running: open_solution solution1 \nINFO: [HLS 200-10] Opening solution '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1'.\nINFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "rangeOffset": 424,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 4,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:53 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:53 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:53 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:53 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 1,
        "endLineNumber": 22,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'\n",
      "rangeOffset": 1641,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 5,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 23,
        "startColumn": 1,
        "endLineNumber": 23,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1505] Using flow_target 'vivado'\nResolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html\nINFO: [HLS 200-1464] Running solution command: config_export -flow=syn\nINFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog\nINFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e \n",
      "rangeOffset": 1709,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 6,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 1,
        "endLineNumber": 28,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1510] Running: csynth_design \n",
      "rangeOffset": 2129,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 7,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:56 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:57 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 29,
        "startColumn": 1,
        "endLineNumber": 29,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 391.543 MB.\nINFO: [HLS 200-10] Analyzing design file 'top.cpp' ... \n",
      "rangeOffset": 2174,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 8,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:57 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:57 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:57 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:35:57 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:21 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:21 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:21 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 31,
        "startColumn": 1,
        "endLineNumber": 31,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (top.cpp:22:9)\nResolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html\nWARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp\nResolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html\n",
      "rangeOffset": 2424,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 9,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:21 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:21 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:21 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:21 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:25 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:25 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:25 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 35,
        "startColumn": 1,
        "endLineNumber": 35,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.31 seconds. CPU system time: 2.26 seconds. Elapsed time: 28.83 seconds; current allocated memory: 396.895 MB.\n",
      "rangeOffset": 3036,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 10,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:25 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:25 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:25 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:25 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:28 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:28 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:28 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 36,
        "startColumn": 1,
        "endLineNumber": 36,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "rangeOffset": 3233,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 11,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:28 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:28 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:28 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:28 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:33 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:33 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:33 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 37,
        "startColumn": 1,
        "endLineNumber": 37,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1995] There were 456 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 106 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 78 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 78 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 85 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 88 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 95 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 126 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 130 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\n",
      "rangeOffset": 3304,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 12,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:33 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:33 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:33 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:33 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 53,
        "startColumn": 1,
        "endLineNumber": 53,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 214-241] Aggregating maxi variable 'C' with compact=none mode in 16-bits\nINFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_3> at top.cpp:28:30 \nINFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_23_2'. (top.cpp:23:19)\nINFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:28:47)\nINFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.73 seconds. Elapsed time: 8.33 seconds; current allocated memory: 406.312 MB.\nINFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 406.312 MB.\nINFO: [HLS 200-10] Starting code transformations ...\n",
      "rangeOffset": 7525,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 13,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 60,
        "startColumn": 1,
        "endLineNumber": 60,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 406.578 MB.\nINFO: [HLS 200-10] Checking synthesizability ...\nINFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 407.848 MB.\nINFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_23_2_proc' (top.cpp:23) to a process function for dataflow in function 'dataflow_in_loop_VITIS_LOOP_21_1.1'.\nINFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_21_1.1' (top.cpp:23:36), detected/extracted 1 process function(s): \n\t 'dataflow_in_loop_VITIS_LOOP_21_1.1_Loop_VITIS_LOOP_23_2_proc3'.\nINFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 431.520 MB.\nWARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_21_1.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.\nINFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 452.082 MB.\n",
      "rangeOffset": 8504,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 14,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 69,
        "startColumn": 1,
        "endLineNumber": 69,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-10] Starting hardware synthesis ...\nINFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...\nWARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_21_1.1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' to 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO'.\nWARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_21_1.1_Loop_VITIS_LOOP_23_2_proc3' to 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3'.\nWARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_21_1.1' to 'dataflow_in_loop_VITIS_LOOP_21_1_1'.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [HLS 200-486] Changing DSP latency (root=add_ln34_2) to 3 in order to utilize available DSP registers.\nINFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.\nWARNING: [HLS 200-880] The II Violation in module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem3_addr_i_resp', top.cpp:34) on port 'mem3' (top.cpp:34) and bus request operation ('mem3_load_i_req', top.cpp:34) on port 'mem3' (top.cpp:34).\nResolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem3_addr_i_resp', top.cpp:34) on port 'mem3' (top.cpp:34) and bus request operation ('mem3_load_i_req', top.cpp:34) on port 'mem3' (top.cpp:34).\nResolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem3_addr_i_resp', top.cpp:34) on port 'mem3' (top.cpp:34) and bus request operation ('mem3_load_i_req', top.cpp:34) on port 'mem3' (top.cpp:34).\nResolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem3_addr_i_resp', top.cpp:34) on port 'mem3' (top.cpp:34) and bus request operation ('mem3_load_i_req', top.cpp:34) on port 'mem3' (top.cpp:34).\nResolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem3_addr_i_resp', top.cpp:34) on port 'mem3' (top.cpp:34) and bus request operation ('mem3_load_i_req', top.cpp:34) on port 'mem3' (top.cpp:34).\nResolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem3_addr_i_resp', top.cpp:34) on port 'mem3' (top.cpp:34) and bus request operation ('mem3_load_i_req', top.cpp:34) on port 'mem3' (top.cpp:34).\nResolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem3_addr_i_resp', top.cpp:34) on port 'mem3' (top.cpp:34) and bus request operation ('mem3_load_i_req', top.cpp:34) on port 'mem3' (top.cpp:34).\nResolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html\nINFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 29, loop 'VITIS_LOOP_28_3'\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 452.082 MB.\n",
      "rangeOffset": 9903,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 15,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 97,
        "startColumn": 1,
        "endLineNumber": 97,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 452.082 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 452.082 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 452.082 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_21_1_1' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 452.082 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 452.082 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\n",
      "rangeOffset": 15440,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 16,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:34 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 131,
        "startColumn": 1,
        "endLineNumber": 131,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 452.082 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 452.082 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'\nINFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).\nINFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 452.082 MB.\n",
      "rangeOffset": 18039,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 17,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 146,
        "startColumn": 1,
        "endLineNumber": 146,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 454.449 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_21_1_1' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWADDR' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWLEN' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWSIZE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWBURST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWLOCK' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWCACHE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWPROT' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWQOS' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWREGION' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WDATA' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WSTRB' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WLAST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_BREADY' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWADDR' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWLEN' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWSIZE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWBURST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWLOCK' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWCACHE' to 0.\n",
      "rangeOffset": 19582,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 18,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 181,
        "startColumn": 1,
        "endLineNumber": 181,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWPROT' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWQOS' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWREGION' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WDATA' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WSTRB' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WLAST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_BREADY' to 0.\nINFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_21_1_1'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 457.141 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nWARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem1' to 'm_axi'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem2' to 'm_axi'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem3' to 'm_axi'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 's_axilite & ap_ctrl_hs'.\nINFO: [RTGEN 206-100] Bundling port 'values_A', 'column_indices_A', 'row_ptr_A', 'values_B', 'row_indices_B', 'col_ptr_B', 'C' to AXI-Lite port control.\nINFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 459.293 MB.\n",
      "rangeOffset": 23429,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 19,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:35 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:36 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:36 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:36 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 212,
        "startColumn": 1,
        "endLineNumber": 212,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 463.098 MB.\n",
      "rangeOffset": 26916,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 20,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:36 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:36 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:36 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:36 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:38 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:38 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:38 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 213,
        "startColumn": 1,
        "endLineNumber": 213,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.\nINFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.45 seconds; current allocated memory: 471.398 MB.\nINFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.\nINFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.\n",
      "rangeOffset": 27098,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 21,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:38 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:38 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:38 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:38 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:38 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:38 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:38 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 217,
        "startColumn": 1,
        "endLineNumber": 217,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\nINFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz\nINFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:41; Allocated memory: 79.855 MB.\nINFO: [HLS 200-1510] Running: cosim_design \n",
      "rangeOffset": 27566,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 22,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:38 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:38 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:38 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:38 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:39 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/sparse_matrix_multiply_HLS_cosim.rpt"}
2025-03-20 23:36:39 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/sparse_matrix_multiply_HLS_cosim.rpt"}
2025-03-20 23:36:39 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:39 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:39 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 221,
        "startColumn": 1,
        "endLineNumber": 221,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-47] Using XSIM for RTL simulation.\nINFO: [COSIM 212-14] Instrumenting C test bench ...\n",
      "rangeOffset": 27853,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 23,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:39 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:39 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:39 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:36:39 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:11 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:11 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:11 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 223,
        "startColumn": 1,
        "endLineNumber": 223,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "   Build using \"/tools/software/xilinx/Vitis_HLS/latest/vcxx/libexec/clang++\"\n   Compiling apatb_sparse_matrix_multiply_HLS.cpp\n   Compiling host.cpp_pre.cpp.tb.cpp\n   Compiling top.cpp_pre.cpp.tb.cpp\n   Compiling apatb_sparse_matrix_multiply_HLS_ir.ll\n   Generating cosim.tv.exe\n",
      "rangeOffset": 27957,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 24,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:11 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:11 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:11 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:11 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:11 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:11 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:11 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 229,
        "startColumn": 1,
        "endLineNumber": 229,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-302] Starting C TB testing ... \nMSE: 0.00000002\nINFO: [COSIM 212-333] Generating C post check test bench ...\n",
      "rangeOffset": 28237,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 25,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:11 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:11 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:11 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:11 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:14 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:14 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 232,
        "startColumn": 1,
        "endLineNumber": 232,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-12] Generating RTL test bench ...\n",
      "rangeOffset": 28363,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 26,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:14 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:14 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:14 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:14 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:17 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:17 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:17 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 233,
        "startColumn": 1,
        "endLineNumber": 233,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***\nINFO: [COSIM 212-323] Starting verilog simulation. \nINFO: [COSIM 212-15] Starting XSIM ...\n",
      "rangeOffset": 28414,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 27,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:17 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:17 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:17 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:17 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:20 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:20 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:20 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 236,
        "startColumn": 1,
        "endLineNumber": 236,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Vivado Simulator v2024.1.2\nCopyright 1986-2022 Xilinx, Inc. All Rights Reserved.\nCopyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\nRunning: /tools/software/xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sparse_matrix_multiply_HLS_top glbl -Oenable_linking_all_libraries -prj sparse_matrix_multiply_HLS.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_18 -L floating_point_v7_0_23 --lib ieee_proposed=./ieee_proposed -s sparse_matrix_multiply_HLS \nMulti-threading is on. Using 110 slave threads.\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/glbl.v\" into library work\nINFO: [VRFC 10-311] analyzing module glbl\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.autotb.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module apatb_sparse_matrix_multiply_HLS_top\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_master_mem1.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module AESL_axi_master_mem1\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_master_mem2.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module AESL_axi_master_mem2\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_master_mem3.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module AESL_axi_master_mem3\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_slave_control.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module AESL_axi_slave_control\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem1_m_axi.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_load\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_store\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_read\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_write\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_burst_converter\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_throttle\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_reg_slice\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_fifo\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_srl\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_mem\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem2_m_axi.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_load\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_store\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_read\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_write\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_burst_converter\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_throttle\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_reg_slice\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_fifo\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_srl\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_mem\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem3_m_axi.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_load\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_store\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_read\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_write\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_burst_converter\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_throttle\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_reg_slice\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_fifo\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_srl\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_mem\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_control_s_axi.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_control_s_axi\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/dataflow_monitor.sv\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module dataflow_monitor\n",
      "rangeOffset": 28580,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 28,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:20 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:20 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:20 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:20 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:20 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:20 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:20 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 306,
        "startColumn": 1,
        "endLineNumber": 306,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Starting static elaboration\nPass Through NonSizing Optimizer\n",
      "rangeOffset": 36624,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 29,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:20 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:20 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:20 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:20 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:24 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:24 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:24 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 308,
        "startColumn": 1,
        "endLineNumber": 308,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Completed static elaboration\n",
      "rangeOffset": 36685,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 30,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:24 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:24 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:24 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:24 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 309,
        "startColumn": 1,
        "endLineNumber": 309,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Starting simulation data flow analysis\nCompleted simulation data flow analysis\nTime Resolution for simulation is 1ps\n",
      "rangeOffset": 36714,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 31,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 312,
        "startColumn": 1,
        "endLineNumber": 312,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Compiling package xil_defaultlib.$unit_dataflow_monitor_sv\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_contr...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\n",
      "rangeOffset": 36831,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 32,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 333,
        "startColumn": 1,
        "endLineNumber": 333,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mac_m...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mac_m...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_flow_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_dataf...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_dataf...\n",
      "rangeOffset": 38250,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 33,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 408,
        "startColumn": 1,
        "endLineNumber": 408,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_dataf...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS\nCompiling module xil_defaultlib.AESL_axi_master_mem1\nCompiling module xil_defaultlib.AESL_axi_master_mem2\nCompiling module xil_defaultlib.AESL_axi_master_mem3\nCompiling module xil_defaultlib.AESL_axi_slave_control\n",
      "rangeOffset": 43350,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 34,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:25 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:26 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:26 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:26 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 414,
        "startColumn": 1,
        "endLineNumber": 414,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Compiling module xil_defaultlib.df_process_intf_default\nCompiling module xil_defaultlib.nodf_module_intf_default\nCompiling module xil_defaultlib.df_loop_intf_default\nCompiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=34)\nCompiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=17)\nCompiling module xil_defaultlib.dataflow_monitor_1\nCompiling module xil_defaultlib.apatb_sparse_matrix_multiply_HLS...\nCompiling module work.glbl\n",
      "rangeOffset": 43691,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 35,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:26 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:26 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:26 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:26 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:31 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:31 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:31 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 422,
        "startColumn": 1,
        "endLineNumber": 422,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Built simulation snapshot sparse_matrix_multiply_HLS\n",
      "rangeOffset": 44123,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 36,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:31 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:31 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:31 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:31 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:35 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:35 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:36 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 423,
        "startColumn": 1,
        "endLineNumber": 423,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n****** xsim v2024.1.2 (64-bit)\n  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024\n  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024\n  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024\n  **** Start of session at: Thu Mar 20 23:37:33 2025\n    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n\nsource xsim.dir/sparse_matrix_multiply_HLS/xsim_script.tcl\n# xsim {sparse_matrix_multiply_HLS} -autoloadwcfg -tclbatch {sparse_matrix_multiply_HLS.tcl}\n",
      "rangeOffset": 44176,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 37,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:36 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:36 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:36 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:36 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:37 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:37 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:37 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 434,
        "startColumn": 1,
        "endLineNumber": 434,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Time resolution is 1 ps\nsource sparse_matrix_multiply_HLS.tcl\n## run all\n////////////////////////////////////////////////////////////////////////////////////\n// Inter-Transaction Progress: Completed Transaction / Total Transaction\n// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%\n//\n// RTL Simulation : \"Inter-Transaction Progress\" [\"Intra-Transaction Progress\"] @ \"Simulation Time\"\n////////////////////////////////////////////////////////////////////////////////////\n// RTL Simulation : 0 / 1 [n/a] @ \"125000\"\n",
      "rangeOffset": 44728,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 38,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:37 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:37 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:37 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:37 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:40 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:40 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:40 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 444,
        "startColumn": 1,
        "endLineNumber": 444,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "// RTL Simulation : 1 / 1 [n/a] @ \"1162665000\"\n////////////////////////////////////////////////////////////////////////////////////\n$finish called at time : 1162725 ns : File \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.autotb.v\" Line 755\n## quit\nINFO: [Common 17-206] Exiting xsim at Thu Mar 20 23:37:40 2025...\n",
      "rangeOffset": 45266,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 39,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:40 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:40 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:40 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:40 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:41 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:41 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:41 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 449,
        "startColumn": 1,
        "endLineNumber": 449,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-316] Starting C post checking ...\nMSE: 0.00000002\n",
      "rangeOffset": 45641,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 40,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:41 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:41 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:41 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:41 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:41 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:41 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:41 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 451,
        "startColumn": 1,
        "endLineNumber": 451,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***\nINFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.\nINFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:02; Allocated memory: 10.980 MB.\nINFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow syn \nINFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "rangeOffset": 45708,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 41,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:41 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:41 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:41 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:41 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:47 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/hover' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:37:47 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/hover' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:37:56 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/hover' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:37:56 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:56 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:56 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 456,
        "startColumn": 1,
        "endLineNumber": 456,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n****** Vivado v2024.1.2 (64-bit)\n  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024\n  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024\n  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024\n  **** Start of session at: Thu Mar 20 23:37:48 2025\n    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n\nsource run_ippack.tcl -notrace\nINFO: calling package_hls_ip ip_types=vitis sysgen json_file=/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/solution1_data.json outdir=/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip srcdir=/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1 sort_interfaces_ports=false\n",
      "rangeOffset": 46251,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 42,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:56 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:56 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:56 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:37:56 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:00 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:00 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:00 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 467,
        "startColumn": 1,
        "endLineNumber": 467,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: Copied 1 ipmisc file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/misc\nINFO: Copied 11 verilog file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/hdl/verilog\n",
      "rangeOffset": 47016,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 43,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:00 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:00 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:00 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:00 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:00 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:00 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:00 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 469,
        "startColumn": 1,
        "endLineNumber": 469,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: Copied 11 vhdl file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/hdl/vhdl\nINFO: Copied 10 swdriver file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/drivers\n",
      "rangeOffset": 47251,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 44,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:00 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:00 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:00 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:00 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:10 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:10 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:10 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 471,
        "startColumn": 1,
        "endLineNumber": 471,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "ipx::create_core: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1749.250 ; gain = 70.867 ; free physical = 142641 ; free virtual = 239294\nINFO: Import ports from HDL: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/hdl/vhdl/sparse_matrix_multiply_HLS.vhd (sparse_matrix_multiply_HLS)\nINFO: Add axi4lite interface s_axi_control\nINFO: Add clock interface ap_clk\nINFO: Add reset interface ap_rst_n\nINFO: Add interrupt interface interrupt\nINFO: [IP_Flow 19-234] Refreshing IP repositories\nINFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "rangeOffset": 47486,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 45,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:10 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:10 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:10 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:10 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 479,
        "startColumn": 1,
        "endLineNumber": 479,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.\nINFO: Add axi4full interface m_axi_mem1\nINFO: Add axi4full interface m_axi_mem2\nINFO: Add axi4full interface m_axi_mem3\nINFO: Calling post_process_vitis to specialize IP\nINFO: Calling post_process_sysgen to specialize IP\nGenerating sysgen info xml from json file\n",
      "rangeOffset": 48078,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 46,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 486,
        "startColumn": 1,
        "endLineNumber": 486,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: Created IP /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/component.xml\n",
      "rangeOffset": 48441,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 47,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 487,
        "startColumn": 1,
        "endLineNumber": 487,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: Created IP archive /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/xilinx_com_hls_sparse_matrix_multiply_HLS_1_0.zip\nINFO: [Common 17-206] Exiting Vivado at Thu Mar 20 23:38:11 2025...\n",
      "rangeOffset": 48547,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 48,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:11 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:21 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:21 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:21 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 489,
        "startColumn": 1,
        "endLineNumber": 489,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...\n",
      "rangeOffset": 48765,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 49,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:21 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:21 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:21 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:21 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:30 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:30 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:30 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 490,
        "startColumn": 1,
        "endLineNumber": 490,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n****** Vivado v2024.1.2 (64-bit)\n  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024\n  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024\n  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024\n  **** Start of session at: Thu Mar 20 23:38:24 2025\n    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n\nsource run_vivadosyn.tcl\n# source ./settings.tcl\n## set top_module sparse_matrix_multiply_HLS\n## set language verilog\n## set family zynquplus\n## set device xczu3eg\n## set package -sbva484\n## set speed -1-e\n## set clock ap_clk\n## set fsm_ext \"off\"\n## set add_io_buffers false \n# source -notrace ./extraction.tcl\n# set vivado_proj_name project\n# set vivado_proj_dir .\n# set target_device \"${device}${package}${speed}\"\n# set target_clk_period_ns \"10.000\"\n# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]\n# set ip_vlnv xilinx.com:hls:sparse_matrix_multiply_HLS:1.0\n# set ip_repo_path ../ip\n# set bd_design_name bd_0\n# set bd_inst_name hls_inst\n# set bd_props {}\n# set has_synth true\n# set synth_design_args {-directive sdx_optimization_effort_high}\n# set synth_dcp \"\"\n# set synth_props {}\n# set has_impl false\n# set impl_props {}\n# set report_options [dict create]\n# dict set report_options report_level 2\n# dict set report_options report_max_paths 10\n# dict set report_options stdout_hls_reports 1\n# dict set report_options stdout_vivado_reports 0\n# dict set report_options hls_project project_1\n# dict set report_options hls_solution solution1\n# dict set report_options has_synth $has_synth\n# dict set report_options has_impl $has_impl\n# dict set report_options vivado_reportbasename $top_module\n# dict set report_options vivado_reportdir ./report\n# dict set report_options hls_impl_dir ..\n# dict set report_options hls_reportdir ../report/$language\n# dict set report_options target_clk_period $target_clk_period_ns\n# dict set report_options target_device $target_device\n# dict set report_options language $language\n# dict set report_options clock_name $clock\n# dict set report_options error_if_impl_timing_fails false\n# dict set report_options topmodule \"sparse_matrix_multiply_HLS\"\n# dict set report_options funcmodules {sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3 sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1}\n# dict set report_options bindmodules {sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mem1_m_axi sparse_matrix_multiply_HLS_mem2_m_axi sparse_matrix_multiply_HLS_mem3_m_axi sparse_matrix_multiply_HLS_control_s_axi}\n# dict set report_options max_module_depth 8\n# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force\n",
      "rangeOffset": 48825,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 50,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:30 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:30 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:30 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:30 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:40 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:40 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:40 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 550,
        "startColumn": 1,
        "endLineNumber": 550,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.500 ; gain = 52.867 ; free physical = 142728 ; free virtual = 239358\n# set_property target_language $language [current_project]\n# if { ![file exists $ip_repo_path] } {\n#   error \"Cannot find packaged HLS IP\"\n# }\n# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]\n# update_ip_catalog\n",
      "rangeOffset": 51783,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 51,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:40 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:40 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:40 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:40 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:41 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:41 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:41 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 557,
        "startColumn": 1,
        "endLineNumber": 557,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IP_Flow 19-234] Refreshing IP repositories\nINFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip'.\n",
      "rangeOffset": 52182,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 52,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:41 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:41 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:41 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:41 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:41 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:41 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:41 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 559,
        "startColumn": 1,
        "endLineNumber": 559,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.\n# create_bd_design bd_0\n",
      "rangeOffset": 52360,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 53,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:41 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:41 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:41 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:41 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:42 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:42 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:42 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 561,
        "startColumn": 1,
        "endLineNumber": 561,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Wrote  : </nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> \n",
      "rangeOffset": 52484,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 54,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:42 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:42 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:42 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:42 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:43 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:43 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:43 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 562,
        "startColumn": 1,
        "endLineNumber": 562,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]\n# if { [llength $bd_props] } { \n#   set_property -dict $bd_props $cell_inst \n# }\n# make_bd_pins_external $cell_inst\n# make_bd_intf_pins_external $cell_inst\n# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]\n# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne \"\" } { \n#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports \n# }\n# foreach bd_port [get_bd_intf_ports] {\n#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port\n# }\n# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {\n#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port\n# }\n# set s_axi_addr_width_min 32\n# foreach bd_port [get_bd_intf_ports -filter {MODE == \"Slave\" && VLNV =~ \"xilinx.com:interface:aximm_rtl:*\"}] {\n#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]\n#   if { $bd_port_addr_width < $s_axi_addr_width_min } {\n#     puts \"INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min\"\n#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port\n#   }\n# }\nINFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32\n# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}\n# assign_bd_address\nINFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm\nSlave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.\nSlave segment '/m_axi_mem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem1' at <0x44A0_0000 [ 64K ]>.\nSlave segment '/m_axi_mem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem2' at <0x44A0_0000 [ 64K ]>.\nSlave segment '/m_axi_mem3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem3' at <0x44A0_0000 [ 64K ]>.\n",
      "rangeOffset": 52615,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 55,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:43 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:43 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:43 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:43 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:43 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:43 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:43 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 594,
        "startColumn": 1,
        "endLineNumber": 594,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Wrote  : </nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> \n",
      "rangeOffset": 54430,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 56,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:43 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:43 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:43 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:43 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:45 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:45 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:45 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 595,
        "startColumn": 1,
        "endLineNumber": 595,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Verilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v\n",
      "rangeOffset": 54561,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 57,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:45 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:45 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:45 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:45 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:45 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:45 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:45 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 596,
        "startColumn": 1,
        "endLineNumber": 596,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Verilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v\n",
      "rangeOffset": 54712,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 58,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:45 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:45 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:45 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:45 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:46 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:46 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:46 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 597,
        "startColumn": 1,
        "endLineNumber": 597,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Verilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v\n# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]\n# add_files -norecurse $toprtl\n# set top_inst_name [file root [file tail $toprtl]]\n# puts \"Using BD top: $top_inst_name\"\nUsing BD top: bd_0_wrapper\n# set xdc_files [glob -nocomplain ./*.xdc]\n# if { [llength $xdc_files] } {\n#     add_files -fileset constrs_1 -norecurse $xdc_files\n# }\n# launch_runs synth_1 -scripts_only\n",
      "rangeOffset": 54861,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 59,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:46 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:46 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:46 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:46 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:49 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:49 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:49 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 608,
        "startColumn": 1,
        "endLineNumber": 608,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.\n",
      "rangeOffset": 55411,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 60,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:49 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:49 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:49 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:49 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:49 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:49 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:50 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 609,
        "startColumn": 1,
        "endLineNumber": 609,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Verilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v\nVerilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v\nVerilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v\n",
      "rangeOffset": 55525,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 61,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:50 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:50 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:50 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:50 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:50 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:50 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:50 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 612,
        "startColumn": 1,
        "endLineNumber": 612,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .\nExporting to file /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh\nGenerated Hardware Definition File /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef\nINFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0\n",
      "rangeOffset": 55982,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 62,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:50 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:50 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:50 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:50 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:52 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:52 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:52 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 616,
        "startColumn": 1,
        "endLineNumber": 616,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.\n",
      "rangeOffset": 56453,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 63,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:52 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:52 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:52 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:52 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:54 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:54 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:54 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 617,
        "startColumn": 1,
        "endLineNumber": 617,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2111.867 ; gain = 72.035 ; free physical = 142628 ; free virtual = 239261\n# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {\n#   reset_run [get_runs $run]\n# }\n",
      "rangeOffset": 56634,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 64,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:54 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:54 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:54 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:54 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:54 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:54 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:54 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 621,
        "startColumn": 1,
        "endLineNumber": 621,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]\n# hls_vivado_reports_setup $report_options\nTIMESTAMP: HLS-REPORT: initialize report directories: 2025-03-20 23:38:54 EDT\n# if { $has_synth || $has_impl } {\n#   # synth properties setting\n#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]\n#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]\n#   if { ![llength $ip_inst] } {\n#       error \"Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*\"\n#   }\n#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]\n#   if { ![llength $synth_run] } {\n#       error \"Cannot find synth run for HLS IP: ${ip_inst}*\"\n#   }\n# \n#   if { [llength $synth_design_args] } {\n#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run\n#   }\n# \n#   if { [llength $synth_props] } {\n#     set_property -dict $synth_props $synth_run\n#   }\n# \n#   # launch run synth\n#   launch_runs synth_1\n#   wait_on_run synth_1\n#   # synth reports\n#   hls_vivado_reports_synth synth_1 $report_options\n#   if { $synth_dcp ne \"\" } {\n#     file mkdir [file dirname $synth_dcp]\n#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]\n#     if { [llength $run_dcp] != 1 } { error \"Cannot find single dcp file for run $synth_run\" }\n#     file copy -force $run_dcp $synth_dcp\n#   }\n# }\nINFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0\nWARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.\n[Thu Mar 20 23:38:54 2025] Launched bd_0_hls_inst_0_synth_1...\nRun output will be captured here: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log\n[Thu Mar 20 23:38:54 2025] Launched synth_1...\nRun output will be captured here: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/runme.log\n[Thu Mar 20 23:38:54 2025] Waiting for synth_1 to finish...\n",
      "rangeOffset": 56878,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 65,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:54 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:54 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:54 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:38:54 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:05 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:05 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:05 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 663,
        "startColumn": 1,
        "endLineNumber": 663,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n*** Running vivado\n    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl\n\n",
      "rangeOffset": 59057,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 66,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:05 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:05 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:05 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:05 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:15 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:15 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:15 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 667,
        "startColumn": 1,
        "endLineNumber": 667,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n****** Vivado v2024.1.2 (64-bit)\n  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024\n  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024\n  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024\n  **** Start of session at: Thu Mar 20 23:41:06 2025\n    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n\nsource bd_0_wrapper.tcl -notrace\n",
      "rangeOffset": 59202,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 67,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:15 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:15 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:15 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:15 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:25 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:25 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:25 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 677,
        "startColumn": 1,
        "endLineNumber": 677,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.660 ; gain = 65.867 ; free physical = 142041 ; free virtual = 238699\n",
      "rangeOffset": 59637,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 68,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:25 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:25 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:25 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:25 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:30 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:30 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:30 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 678,
        "startColumn": 1,
        "endLineNumber": 678,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IP_Flow 19-234] Refreshing IP repositories\nINFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip'.\nINFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.\nCommand: synth_design -top bd_0_wrapper -part xczu3eg-sbva484-1-e -mode out_of_context\nStarting synth_design\nAttempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'\nINFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'\nINFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e\n",
      "rangeOffset": 59795,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 69,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:30 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:30 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:30 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:30 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:35 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:35 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:35 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 686,
        "startColumn": 1,
        "endLineNumber": 686,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.\nINFO: [Synth 8-7078] Launching helper process for spawning children vivado processes\nINFO: [Synth 8-7075] Helper process launched with PID 1740601\n",
      "rangeOffset": 60395,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 70,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:35 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:35 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:35 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:35 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:40 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:40 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:40 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 689,
        "startColumn": 1,
        "endLineNumber": 689,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nStarting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2912.016 ; gain = 304.777 ; free physical = 140550 ; free virtual = 237202\n---------------------------------------------------------------------------------\n",
      "rangeOffset": 60635,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 71,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:40 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:40 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:40 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:40 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:45 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:45 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:45 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 692,
        "startColumn": 1,
        "endLineNumber": 692,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]\nINFO: [Synth 8-6157] synthesizing module 'bd_0' [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]\nINFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-1730166-ece-linlabsrv01.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]\nINFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-1730166-ece-linlabsrv01.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]\nINFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]\nINFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]\n---------------------------------------------------------------------------------\nFinished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2993.984 ; gain = 386.746 ; free physical = 140440 ; free virtual = 237094\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Handling Custom Attributes\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2993.984 ; gain = 386.746 ; free physical = 140440 ; free virtual = 237093\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2993.984 ; gain = 386.746 ; free physical = 140439 ; free virtual = 237093\n---------------------------------------------------------------------------------\nNetlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.984 ; gain = 0.000 ; free physical = 140441 ; free virtual = 237095\nINFO: [Project 1-570] Preparing netlist for logic optimization\n\nProcessing XDC Constraints\nInitializing timing engine\nParsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'\nFinished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'\nParsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]\n",
      "rangeOffset": 60969,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 72,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:45 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:45 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:45 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:45 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:50 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:50 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:50 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 718,
        "startColumn": 1,
        "endLineNumber": 718,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3060.984 ; gain = 0.000 ; free physical = 140414 ; free virtual = 237065\nFinished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]\nParsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]\nFinished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]\nCompleted Processing XDC Constraints\n\nNetlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.984 ; gain = 0.000 ; free physical = 140414 ; free virtual = 237065\nINFO: [Project 1-111] Unisim Transformation Summary:\nNo Unisim elements were transformed.\n\nConstraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3060.984 ; gain = 0.000 ; free physical = 140412 ; free virtual = 237064\n",
      "rangeOffset": 64315,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 73,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:50 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:50 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:50 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:50 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:41:59 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/hover' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:41:59 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/hover' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:42:00 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:00 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:00 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:00 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:00 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:00 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 729,
        "startColumn": 1,
        "endLineNumber": 729,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nFinished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3060.984 ; gain = 453.746 ; free physical = 140393 ; free virtual = 237046\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Loading Part and Timing Information\n---------------------------------------------------------------------------------\nLoading part: xczu3eg-sbva484-1-e\nINFO: [Synth 8-6742] Reading net delay rules and data\n---------------------------------------------------------------------------------\nFinished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3068.988 ; gain = 461.750 ; free physical = 140406 ; free virtual = 237059\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Applying 'set_property' XDC Constraints\n---------------------------------------------------------------------------------\nApplied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).\nApplied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).\n---------------------------------------------------------------------------------\nFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3068.988 ; gain = 461.750 ; free physical = 140409 ; free virtual = 237062\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3068.988 ; gain = 461.750 ; free physical = 140408 ; free virtual = 237062\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart RTL Component Statistics \n---------------------------------------------------------------------------------\nDetailed RTL Component Info : \n---------------------------------------------------------------------------------\nFinished RTL Component Statistics \n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Part Resource Summary\n---------------------------------------------------------------------------------\nPart Resources:\nDSPs: 360 (col length:72)\nBRAMs: 432 (col length: RAMB18 72 RAMB36 36)\n---------------------------------------------------------------------------------\nFinished Part Resource Summary\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Cross Boundary and Area Optimization\n---------------------------------------------------------------------------------\nWARNING: [Synth 8-7080] Parallel synthesis criteria is not met\n---------------------------------------------------------------------------------\nFinished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3068.988 ; gain = 461.750 ; free physical = 140402 ; free virtual = 237057\n---------------------------------------------------------------------------------\n",
      "rangeOffset": 65363,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 74,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:00 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:00 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:00 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:00 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:10 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:10 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:10 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 774,
        "startColumn": 1,
        "endLineNumber": 774,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nStart Applying XDC Timing Constraints\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 3530.621 ; gain = 923.383 ; free physical = 140030 ; free virtual = 236683\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Timing Optimization\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 3530.621 ; gain = 923.383 ; free physical = 140029 ; free virtual = 236681\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Technology Mapping\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 3540.637 ; gain = 933.398 ; free physical = 140021 ; free virtual = 236673\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart IO Insertion\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Flattening Before IO Insertion\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Flattening Before IO Insertion\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Final Netlist Cleanup\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Final Netlist Cleanup\n---------------------------------------------------------------------------------\n",
      "rangeOffset": 68998,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 75,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:10 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:10 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:10 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:10 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:15 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:15 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:15 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 807,
        "startColumn": 1,
        "endLineNumber": 807,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nFinished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 3554.512 ; gain = 947.273 ; free physical = 139939 ; free virtual = 236592\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Renaming Generated Instances\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 3554.512 ; gain = 947.273 ; free physical = 139939 ; free virtual = 236592\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Rebuilding User Hierarchy\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 3554.512 ; gain = 947.273 ; free physical = 139942 ; free virtual = 236595\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Renaming Generated Ports\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 3554.512 ; gain = 947.273 ; free physical = 139942 ; free virtual = 236595\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Handling Custom Attributes\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 3554.512 ; gain = 947.273 ; free physical = 139941 ; free virtual = 236594\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Renaming Generated Nets\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 3554.512 ; gain = 947.273 ; free physical = 139943 ; free virtual = 236596\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Writing Synthesis Report\n---------------------------------------------------------------------------------\n\nReport BlackBoxes: \n+------+----------------+----------+\n|      |BlackBox name   |Instances |\n+------+----------------+----------+\n|1     |bd_0_hls_inst_0 |         1|\n+------+----------------+----------+\n\nReport Cell Usage: \n+------+--------------+------+\n|      |Cell          |Count |\n+------+--------------+------+\n|1     |bd_0_hls_inst |     1|\n+------+--------------+------+\n---------------------------------------------------------------------------------\nFinished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 3554.512 ; gain = 947.273 ; free physical = 139943 ; free virtual = 236596\n---------------------------------------------------------------------------------\nSynthesis finished with 0 errors, 0 critical warnings and 1 warnings.\nSynthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 3554.512 ; gain = 880.273 ; free physical = 139909 ; free virtual = 236562\nSynthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3554.512 ; gain = 947.273 ; free physical = 139912 ; free virtual = 236565\nINFO: [Project 1-571] Translating synthesized netlist\nNetlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3554.512 ; gain = 0.000 ; free physical = 139878 ; free virtual = 236531\n",
      "rangeOffset": 71579,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 76,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:15 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:15 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:15 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:15 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:20 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:20 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:20 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 865,
        "startColumn": 1,
        "endLineNumber": 865,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Project 1-570] Preparing netlist for logic optimization\nINFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\nNetlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3554.512 ; gain = 0.000 ; free physical = 140108 ; free virtual = 236763\nINFO: [Project 1-111] Unisim Transformation Summary:\nNo Unisim elements were transformed.\n\nSynth Design complete | Checksum: 3c2dc078\nINFO: [Common 17-83] Releasing license: Synthesis\n22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.\nsynth_design completed successfully\nsynth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 3554.512 ; gain = 1800.398 ; free physical = 140111 ; free virtual = 236765\nINFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2839.716; main = 2481.452; forked = 399.697\nINFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5210.734; main = 3540.641; forked = 1670.094\nINFO: [Common 17-1381] The checkpoint '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.\nINFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb\nINFO: [Common 17-206] Exiting Vivado at Thu Mar 20 23:42:18 2025...\n",
      "rangeOffset": 76176,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 77,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:20 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:20 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:20 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:20 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:29 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:29 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:29 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 881,
        "startColumn": 1,
        "endLineNumber": 881,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "[Thu Mar 20 23:42:29 2025] synth_1 finished\nwait_on_runs: Time (s): cpu = 00:03:06 ; elapsed = 00:03:35 . Memory (MB): peak = 2118.008 ; gain = 0.000 ; free physical = 142341 ; free virtual = 238989\nTIMESTAMP: HLS-REPORT: synthesis open_run: 2025-03-20 23:42:29 EDT\nINFO: HLS-REPORT: Opening synthesis design database: open_run synth_1\nDesign is defaulting to impl run constrset: constrs_1\nDesign is defaulting to synth run part: xczu3eg-sbva484-1-e\n",
      "rangeOffset": 77544,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 78,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:29 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:29 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:29 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:29 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:29 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:29 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:29 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 887,
        "startColumn": 1,
        "endLineNumber": 887,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e\n",
      "rangeOffset": 77994,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 79,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:29 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:29 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:29 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:29 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:34 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:34 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:34 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 888,
        "startColumn": 1,
        "endLineNumber": 888,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Project 1-454] Reading design checkpoint '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'\n",
      "rangeOffset": 78049,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 80,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:34 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:34 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:34 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:34 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:35 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:35 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:35 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 889,
        "startColumn": 1,
        "endLineNumber": 889,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2961.012 ; gain = 0.000 ; free physical = 141482 ; free virtual = 238133\nINFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement\nINFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\nINFO: [Project 1-479] Netlist was created with Vivado 2024.1.2\nINFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "rangeOffset": 78275,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 81,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:35 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:35 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:35 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:35 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:37 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:37 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:37 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 894,
        "startColumn": 1,
        "endLineNumber": 894,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]\n",
      "rangeOffset": 78713,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 82,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:37 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:37 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:37 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:37 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:42 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:42 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:42 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 895,
        "startColumn": 1,
        "endLineNumber": 895,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2985.023 ; gain = 0.000 ; free physical = 141446 ; free virtual = 238097\nFinished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]\n",
      "rangeOffset": 78843,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 83,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:42 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:42 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:42 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:42 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:42 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:42 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:42 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 897,
        "startColumn": 1,
        "endLineNumber": 897,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "rangeOffset": 79137,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 84,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:42 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:42 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:42 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:42 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:51 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:51 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:51 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 898,
        "startColumn": 1,
        "endLineNumber": 898,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3202.539 ; gain = 0.000 ; free physical = 141309 ; free virtual = 237959\nINFO: [Project 1-111] Unisim Transformation Summary:\n  A total of 1 instances were transformed.\n  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance \n\nopen_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3202.539 ; gain = 1084.531 ; free physical = 141309 ; free virtual = 237960\nTIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-03-20 23:42:51 EDT\nINFO: HLS-REPORT: Running report: report_utilization -file ./report/sparse_matrix_multiply_HLS_utilization_synth.rpt\n",
      "rangeOffset": 79195,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 85,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:51 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:51 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:51 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:51 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:51 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:51 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:51 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 906,
        "startColumn": 1,
        "endLineNumber": 906,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 8 -file ./report/sparse_matrix_multiply_HLS_utilization_hierarchical_synth.rpt\n",
      "rangeOffset": 79951,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 86,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:51 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:51 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:51 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:51 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:52 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:52 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:52 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 907,
        "startColumn": 1,
        "endLineNumber": 907,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/sparse_matrix_multiply_HLS_timing_synth.rpt\n",
      "rangeOffset": 80117,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 87,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:52 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:52 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:52 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:52 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:55 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:55 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:55 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 908,
        "startColumn": 1,
        "endLineNumber": 908,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "rangeOffset": 80232,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 88,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:55 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:55 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:55 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:55 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:55 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:55 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:55 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 909,
        "startColumn": 1,
        "endLineNumber": 909,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.\nINFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "rangeOffset": 80290,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 89,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:55 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:55 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:55 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:42:55 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:13 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:13 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:13 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 911,
        "startColumn": 1,
        "endLineNumber": 911,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port \"ap_clk\" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew\nResolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design\n",
      "rangeOffset": 80480,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 90,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:13 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:13 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:13 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:13 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 913,
        "startColumn": 1,
        "endLineNumber": 913,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "report_timing_summary: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 4468.531 ; gain = 1265.992 ; free physical = 140301 ; free virtual = 236950\nINFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/sparse_matrix_multiply_HLS_timing_paths_synth.rpt\nINFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.\nINFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\nINFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.\n",
      "rangeOffset": 80777,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 91,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 918,
        "startColumn": 1,
        "endLineNumber": 918,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/sparse_matrix_multiply_HLS_design_analysis_synth.rpt\n",
      "rangeOffset": 81354,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 92,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 919,
        "startColumn": 1,
        "endLineNumber": 919,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Implflow 30-839]  \n",
      "rangeOffset": 81479,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 93,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 920,
        "startColumn": 1,
        "endLineNumber": 920,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/sparse_matrix_multiply_HLS_failfast_synth.rpt\n",
      "rangeOffset": 81505,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 94,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:14 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:15 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:15 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:15 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 921,
        "startColumn": 1,
        "endLineNumber": 921,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- design metrics completed in 1 seconds\n -I- DONT_TOUCH metric completed in 0 seconds\n -I- MARK_DEBUG metric completed in 0 seconds\n",
      "rangeOffset": 81670,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 95,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:15 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:15 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:15 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:15 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:16 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:16 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:16 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 924,
        "startColumn": 1,
        "endLineNumber": 924,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- utilization metrics completed in 1 seconds\n",
      "rangeOffset": 81805,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 96,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:16 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:16 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:16 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:16 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:16 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:16 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:17 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 925,
        "startColumn": 1,
        "endLineNumber": 925,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- control set metrics completed in 0 seconds\n",
      "rangeOffset": 81853,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 97,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:17 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:17 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:17 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:17 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:17 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:17 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:17 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 926,
        "startColumn": 1,
        "endLineNumber": 926,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- methodology check metrics completed in 1 seconds\n",
      "rangeOffset": 81901,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 98,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:17 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:17 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:17 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:17 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:18 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:18 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:18 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 927,
        "startColumn": 1,
        "endLineNumber": 927,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- average fanout metrics completed in 1 seconds (0 modules)\n",
      "rangeOffset": 81955,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 99,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:18 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:18 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:18 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:18 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:18 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:18 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 928,
        "startColumn": 1,
        "endLineNumber": 928,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- non-FD high fanout nets completed in 0 seconds\n",
      "rangeOffset": 82018,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 100,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 929,
        "startColumn": 1,
        "endLineNumber": 929,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- path budgeting metrics completed in 1 seconds\n#  +-----------------------------------------------------------------------------------------+\n#  | Design Summary                                                                          |\n#  | design_1                                                                                |\n#  | xczu3eg-sbva484-1-e                                                                     |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n#  | Criteria                                                  | Guideline | Actual | Status |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n#  | LUT                                                       | 70%       | 5.40%  | OK     |\n#  | FD                                                        | 50%       | 4.20%  | OK     |\n#  | LUTRAM+SRL                                                | 25%       | 1.40%  | OK     |\n#  | CARRY8                                                    | 25%       | 2.49%  | OK     |\n#  | MUXF7                                                     | 15%       | 0.10%  | OK     |\n#  | DSP                                                       | 80%       | 0.28%  | OK     |\n#  | RAMB/FIFO                                                 | 80%       | 0.93%  | OK     |\n#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.60%  | OK     |\n#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |\n#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |\n#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |\n#  | Control Sets                                              | 1323      | 163    | OK     |\n#  | Average Fanout for modules > 100k cells                   | 4         | 2.59   | OK     |\n#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |\n#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |\n#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |\n#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |\n#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |\n#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n#  | Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |\n#  | Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n -I- Generated file /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/report/sparse_matrix_multiply_HLS_failfast_synth.rpt\n -I- Number of criteria to review: 0\n -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging\n -I- report_failfast completed in 5 seconds\nTIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-03-20 23:43:19 EDT\nTIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-03-20 23:43:19 EDT\nTIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-03-20 23:43:19 EDT\nTIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-03-20 23:43:19 EDT\nTIMESTAMP: HLS-REPORT: synth process timing paths: 2025-03-20 23:43:19 EDT\nTIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-03-20 23:43:19 EDT\n",
      "rangeOffset": 82070,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 101,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 972,
        "startColumn": 1,
        "endLineNumber": 972,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-03-20 23:43:19 EDT\nHLS EXTRACTION: synth area_totals:  0 70560 141120 360 432 0 0\nHLS EXTRACTION: synth area_current: 0 3808 5925 1 4 0 402 0 0 0\nHLS EXTRACTION: synth resources_dict: AVAIL_LUT 70560 LUT 3808 AVAIL_FF 141120 FF 5925 AVAIL_DSP 360 DSP 1 AVAIL_BRAM 432 BRAM 4 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 402 AVAIL_CLB 0 CLB 0\nINFO: HLS-REPORT: generated /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/report/vivado_syn.xml\nINFO: HLS-REPORT: generated /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/report/verilog/sparse_matrix_multiply_HLS_export.rpt\n\n\nImplementation tool: Xilinx Vivado v.2024.1.2\nProject:             project_1\nSolution:            solution1\nDevice target:       xczu3eg-sbva484-1-e\nReport date:         Thu Mar 20 23:43:19 EDT 2025\n\n#=== Post-Synthesis Resource usage ===\nSLICE:            0\nLUT:           3808\nFF:            5925\nDSP:              1\nBRAM:             4\nURAM:             0\nLATCH:            0\nSRL:            402\nCLB:              0\n\n#=== Final timing ===\nCP required:                     10.000\nCP achieved post-synthesis:      2.138\nTiming met\n\nTIMESTAMP: HLS-REPORT: synthesis end: 2025-03-20 23:43:19 EDT\n# if { $has_impl } {\n#   # launch run impl\n#   if { [llength $impl_props] } {\n#     set_property -dict $impl_props [get_runs impl_1]\n#   }\n#   launch_runs impl_1\n#   wait_on_run impl_1\n#   # impl reports\n#   hls_vivado_reports_impl impl_1 $report_options\n# }\n# hls_vivado_reports_finalize $report_options\nTIMESTAMP: HLS-REPORT: all reports complete: 2025-03-20 23:43:19 EDT\nINFO: [Common 17-206] Exiting Vivado at Thu Mar 20 23:43:19 2025...\n",
      "rangeOffset": 86002,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 102,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:19 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:30 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:30 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:30 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:30 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:30 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:31 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 1016,
        "startColumn": 1,
        "endLineNumber": 1016,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-802] Generated output file project_1/solution1/impl/export.zip\nINFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:05:49; Allocated memory: 3.488 MB.\nINFO: [HLS 200-112] Total CPU user time: 406.28 seconds. Total CPU system time: 33.95 seconds. Total elapsed time: 460.32 seconds; peak allocated memory: 485.867 MB.\n",
      "rangeOffset": 87713,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 103,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:31 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:31 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:31 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:31 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:43:48 [debug] : Widget was activated, but did not accept focus after 2000ms: rigel-hls:report-widget:file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/sparse_matrix_multiply_HLS_cosim.rpt 
2025-03-20 23:43:51 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:43:52 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:43:54 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/sparse_matrix_multiply_HLS_cosim.rpt"}
2025-03-20 23:43:54 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/sparse_matrix_multiply_HLS_cosim.rpt"}
2025-03-20 23:43:54 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:43:56 [debug] : Widget was activated, but did not accept focus after 2000ms: rigel-hls:report-widget:file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/sparse_matrix_multiply_HLS_cosim.rpt 
2025-03-20 23:44:06 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 1,
        "endLineNumber": 22,
        "endColumn": 29
      },
      "rangeLength": 28,
      "text": "",
      "rangeOffset": 915,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 31,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:06 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:06 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:06 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:06 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:06 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:06 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:44:09 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 80,
        "endLineNumber": 28,
        "endColumn": 80
      },
      "rangeLength": 0,
      "text": "\n                ",
      "rangeOffset": 1281,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 32,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:09 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:09 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:09 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:09 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:09 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:10 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:44:10 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 29,
        "startColumn": 17,
        "endLineNumber": 29,
        "endColumn": 17
      },
      "rangeLength": 0,
      "text": "        #pragma HLS dataflow",
      "rangeOffset": 1298,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 33,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:10 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:10 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:10 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:10 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:10 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:10 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:44:13 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 29,
        "startColumn": 21,
        "endLineNumber": 29,
        "endColumn": 25
      },
      "rangeLength": 4,
      "text": "",
      "rangeOffset": 1302,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 34,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:13 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:13 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:13 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:13 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:13 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:13 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:44:13 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 29,
        "startColumn": 17,
        "endLineNumber": 29,
        "endColumn": 21
      },
      "rangeLength": 4,
      "text": "",
      "rangeOffset": 1298,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 35,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:13 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:13 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:13 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:13 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:13 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:13 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:44:13 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:44:15 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/hover' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:44:15 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/hover' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:44:18 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:18 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:18 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 1,
        "startColumn": 1,
        "endLineNumber": 1019,
        "endColumn": 1
      },
      "rangeLength": 88061,
      "text": "",
      "rangeOffset": 0,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 104,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:18 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:18 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:18 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:18 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:22 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:22 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:22 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:23 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:23 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:23 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 1,
        "startColumn": 1,
        "endLineNumber": 1,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-10] For user 'mmeng35' on host 'ece-linlabsrv01.ece.gatech.edu' (Linux_x86_64 version 4.18.0-553.44.1.el8_10.x86_64) on Thu Mar 20 23:44:22 EDT 2025\nINFO: [HLS 200-10] On os \"Red Hat Enterprise Linux release 8.10 (Ootpa)\"\nINFO: [HLS 200-10] In directory '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3'\nWARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl\nSourcing Tcl script 'script.tcl'\nINFO: [HLS 200-1510] Running: open_project project_1 \nINFO: [HLS 200-10] Opening project '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1'.\nINFO: [HLS 200-1510] Running: set_top sparse_matrix_multiply_HLS \nINFO: [HLS 200-1510] Running: add_files top.cpp \nINFO: [HLS 200-10] Adding design file 'top.cpp' to the project\nINFO: [HLS 200-1510] Running: add_files -tb host.cpp \nINFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project\nINFO: [HLS 200-1510] Running: add_files -tb A_matrix_csr_sparsity_0.10.bin \nINFO: [HLS 200-10] Adding test bench file 'A_matrix_csr_sparsity_0.10.bin' to the project\nINFO: [HLS 200-1510] Running: add_files -tb B_matrix_csc_sparsity_0.10.bin \nINFO: [HLS 200-10] Adding test bench file 'B_matrix_csc_sparsity_0.10.bin' to the project\nINFO: [HLS 200-1510] Running: add_files -tb C_matrix_result_sparsity_0.10.bin \nINFO: [HLS 200-10] Adding test bench file 'C_matrix_result_sparsity_0.10.bin' to the project\nINFO: [HLS 200-1510] Running: open_solution solution1 \nINFO: [HLS 200-10] Opening solution '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1'.\nINFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "rangeOffset": 0,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 105,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:23 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:23 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:23 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:23 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:25 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:25 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:25 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 1,
        "endLineNumber": 22,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'\nINFO: [HLS 200-1505] Using flow_target 'vivado'\nResolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html\nINFO: [HLS 200-1464] Running solution command: config_export -flow=syn\nINFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog\nINFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e \n",
      "rangeOffset": 1641,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 106,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:25 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:25 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:25 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:25 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:26 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:26 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:26 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 1,
        "endLineNumber": 28,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1510] Running: csynth_design \nINFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 391.445 MB.\nINFO: [HLS 200-10] Analyzing design file 'top.cpp' ... \n",
      "rangeOffset": 2129,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 107,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:26 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:26 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:26 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:26 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:51 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:51 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:51 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 31,
        "startColumn": 1,
        "endLineNumber": 31,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (top.cpp:28:35)\nResolution: For help on HLS 214-107 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-107.html\nWARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (top.cpp:35:28)\nResolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html\nWARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file top.cpp\nResolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html\n",
      "rangeOffset": 2424,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 108,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:51 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:51 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:51 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:51 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:55 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:55 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:56 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 37,
        "startColumn": 1,
        "endLineNumber": 37,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.9 seconds. CPU system time: 2.3 seconds. Elapsed time: 29.47 seconds; current allocated memory: 396.902 MB.\n",
      "rangeOffset": 3290,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 109,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:56 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:56 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:56 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:56 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:59 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:59 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:59 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 38,
        "startColumn": 1,
        "endLineNumber": 38,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "rangeOffset": 3485,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 110,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:59 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:59 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:59 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:44:59 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:45:04 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:45:04 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:45:04 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 39,
        "startColumn": 1,
        "endLineNumber": 39,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1995] There were 460 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 109 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 73 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 81 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 81 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 81 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 81 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 84 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 87 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 97 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 88 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 88 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 88 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 88 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 125 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 134 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\n",
      "rangeOffset": 3556,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 111,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:45:04 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:45:04 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:45:04 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:45:04 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:45:04 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:45:04 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:45:04 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 55,
        "startColumn": 1,
        "endLineNumber": 55,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 214-241] Aggregating maxi variable 'C' with compact=none mode in 16-bits\nINFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:23:43)\nINFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.73 seconds. Elapsed time: 8.37 seconds; current allocated memory: 406.328 MB.\nINFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 406.328 MB.\nINFO: [HLS 200-10] Starting code transformations ...\nINFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 406.578 MB.\nINFO: [HLS 200-10] Checking synthesizability ...\nINFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 407.820 MB.\nERROR: [HLS 200-996] In dataflow VITIS_LOOP_28_3  (top.cpp:28)  of function sparse_matrix_multiply_HLS, conditional execution on top.cpp:28:69 is not supported.\nERROR: [HLS 200-1715] Encountered problem during source synthesis\nERROR: [HLS 200-70] Pre-synthesis failed.\nINFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:38; Allocated memory: 18.473 MB.\ncommand 'ap_source' returned error code\n    while executing\n\"source script.tcl\"\n    (\"uplevel\" body line 1)\n    invoked from within\n\"uplevel \\#0 [list source $tclfile] \"\n\nINFO: [HLS 200-112] Total CPU user time: 35.29 seconds. Total CPU system time: 3.95 seconds. Total elapsed time: 44.2 seconds; peak allocated memory: 409.918 MB.\n",
      "rangeOffset": 7777,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 112,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:45:04 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:45:04 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:45:04 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:45:04 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:45:31 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 29,
        "startColumn": 1,
        "endLineNumber": 29,
        "endColumn": 37
      },
      "rangeLength": 36,
      "text": "",
      "rangeOffset": 1282,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 36,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:45:31 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:45:31 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:45:31 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:45:31 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:45:31 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:45:31 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:45:31 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 80,
        "endLineNumber": 29,
        "endColumn": 1
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1281,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 37,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:45:31 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:45:31 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:45:31 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:45:31 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:45:31 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:45:31 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:07 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 26,
        "startColumn": 14,
        "endLineNumber": 26,
        "endColumn": 15
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1117,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 38,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:07 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:07 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:07 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:07 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:07 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:07 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:07 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 26,
        "startColumn": 13,
        "endLineNumber": 26,
        "endColumn": 14
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1116,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 39,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:07 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:07 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:07 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:07 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:07 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:07 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:08 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 1,
        "endLineNumber": 22,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "`",
      "rangeOffset": 915,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 40,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:08 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:08 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:08 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:08 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:08 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:08 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 2,
        "endLineNumber": 22,
        "endColumn": 2
      },
      "rangeLength": 0,
      "text": "   ",
      "rangeOffset": 916,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 41,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:08 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:08 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:08 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:08 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:08 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:08 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:08 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:08 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:09 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 5,
        "endLineNumber": 22,
        "endColumn": 5
      },
      "rangeLength": 0,
      "text": "    ",
      "rangeOffset": 919,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 42,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:09 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:09 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:09 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:09 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:09 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:09 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:09 [debug] : [hosted-plugin: 1555742] Promise rejection not handled in one second: Error: Request cancelled because the document was modified , reason: Error: Request cancelled because the document was modified 
2025-03-20 23:46:09 [debug] : [hosted-plugin: 1555742] With stack trace: Error: Request cancelled because the document was modified
    at handleResponse (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/vscode-languageserver-protocol/node_modules/vscode-jsonrpc/lib/common/connection.js:477:48)
    at processMessageQueue (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/vscode-languageserver-protocol/node_modules/vscode-jsonrpc/lib/common/connection.js:292:17)
    at Immediate.<anonymous> (/tools/software/xilinx/Vitis/2024.1/ide/electron-app/lnx64/resources/app/node_modules/vscode-languageserver-protocol/node_modules/vscode-jsonrpc/lib/common/connection.js:276:13)
    at processImmediate (node:internal/timers:464:21) 
2025-03-20 23:46:09 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 8,
        "endLineNumber": 22,
        "endColumn": 9
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 922,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 43,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:09 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:09 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:09 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:09 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:09 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:09 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:10 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 7,
        "endLineNumber": 22,
        "endColumn": 8
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 921,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 44,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:10 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:10 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:10 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:10 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:10 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:10 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:10 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 6,
        "endLineNumber": 22,
        "endColumn": 7
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 920,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 45,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:10 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:10 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:10 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:10 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:10 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:10 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:10 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 5,
        "endLineNumber": 22,
        "endColumn": 6
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 919,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 46,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:10 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:10 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:10 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:10 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:10 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:10 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:11 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 4,
        "endLineNumber": 22,
        "endColumn": 5
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 918,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 47,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:11 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:11 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:11 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:11 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:11 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:11 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:11 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 3,
        "endLineNumber": 22,
        "endColumn": 4
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 917,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 48,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:11 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:11 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:11 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:11 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:11 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:11 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:11 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 2,
        "endLineNumber": 22,
        "endColumn": 3
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 916,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 49,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:11 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:11 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:11 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:11 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:11 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:11 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:12 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 1,
        "endLineNumber": 22,
        "endColumn": 2
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 915,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 50,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:12 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:12 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:12 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:12 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:12 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:12 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:12 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 1,
        "endLineNumber": 22,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "        ",
      "rangeOffset": 915,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 51,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:12 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:12 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:12 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:12 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:12 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:12 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:13 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 9,
        "endLineNumber": 22,
        "endColumn": 9
      },
      "rangeLength": 0,
      "text": "#",
      "rangeOffset": 923,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 52,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:13 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:13 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:13 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:13 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:13 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:13 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:14 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 10,
        "endLineNumber": 22,
        "endColumn": 10
      },
      "rangeLength": 0,
      "text": "p",
      "rangeOffset": 924,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 53,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:14 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 11,
        "endLineNumber": 22,
        "endColumn": 11
      },
      "rangeLength": 0,
      "text": "r",
      "rangeOffset": 925,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 54,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:14 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 12,
        "endLineNumber": 22,
        "endColumn": 12
      },
      "rangeLength": 0,
      "text": "a",
      "rangeOffset": 926,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 55,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:14 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 13,
        "endLineNumber": 22,
        "endColumn": 13
      },
      "rangeLength": 0,
      "text": "g",
      "rangeOffset": 927,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 56,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:14 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 14,
        "endLineNumber": 22,
        "endColumn": 14
      },
      "rangeLength": 0,
      "text": "m",
      "rangeOffset": 928,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 57,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:14 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 15,
        "endLineNumber": 22,
        "endColumn": 15
      },
      "rangeLength": 0,
      "text": "a",
      "rangeOffset": 929,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 58,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:14 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 16,
        "endLineNumber": 22,
        "endColumn": 16
      },
      "rangeLength": 0,
      "text": " ",
      "rangeOffset": 930,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 59,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:14 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:15 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 17,
        "endLineNumber": 22,
        "endColumn": 17
      },
      "rangeLength": 0,
      "text": "H",
      "rangeOffset": 931,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 60,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:15 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 18,
        "endLineNumber": 22,
        "endColumn": 18
      },
      "rangeLength": 0,
      "text": "L",
      "rangeOffset": 932,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 61,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:15 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 19,
        "endLineNumber": 22,
        "endColumn": 19
      },
      "rangeLength": 0,
      "text": "S",
      "rangeOffset": 933,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 62,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:15 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 20,
        "endLineNumber": 22,
        "endColumn": 20
      },
      "rangeLength": 0,
      "text": " ",
      "rangeOffset": 934,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 63,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:15 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:17 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 26,
        "startColumn": 23,
        "endLineNumber": 26,
        "endColumn": 24
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1146,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 64,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:17 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:17 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:17 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:17 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:17 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:18 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 26,
        "startColumn": 22,
        "endLineNumber": 26,
        "endColumn": 23
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1145,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 65,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:18 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 26,
        "startColumn": 22,
        "endLineNumber": 26,
        "endColumn": 22
      },
      "rangeLength": 0,
      "text": "L",
      "rangeOffset": 1145,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 66,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:18 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 26,
        "startColumn": 23,
        "endLineNumber": 26,
        "endColumn": 23
      },
      "rangeLength": 0,
      "text": "S",
      "rangeOffset": 1146,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 67,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:18 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:20 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 21,
        "endLineNumber": 22,
        "endColumn": 21
      },
      "rangeLength": 0,
      "text": " ",
      "rangeOffset": 935,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 68,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:20 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:20 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:20 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:20 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:20 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:20 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/hover' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:20 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/hover' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:20 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:20 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 22,
        "endLineNumber": 22,
        "endColumn": 22
      },
      "rangeLength": 0,
      "text": "d",
      "rangeOffset": 936,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 69,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:20 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:20 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:20 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:20 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:20 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:20 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:21 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 22,
        "endLineNumber": 22,
        "endColumn": 23
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 936,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 70,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:21 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 21,
        "endLineNumber": 22,
        "endColumn": 22
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 935,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 71,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:21 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 21,
        "endLineNumber": 22,
        "endColumn": 21
      },
      "rangeLength": 0,
      "text": "d",
      "rangeOffset": 935,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 72,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:21 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 22,
        "endLineNumber": 22,
        "endColumn": 22
      },
      "rangeLength": 0,
      "text": "a",
      "rangeOffset": 936,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 73,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:21 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 23,
        "endLineNumber": 22,
        "endColumn": 23
      },
      "rangeLength": 0,
      "text": "t",
      "rangeOffset": 937,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 74,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:21 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 24,
        "endLineNumber": 22,
        "endColumn": 24
      },
      "rangeLength": 0,
      "text": "a",
      "rangeOffset": 938,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 75,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:21 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:22 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 25,
        "endLineNumber": 22,
        "endColumn": 25
      },
      "rangeLength": 0,
      "text": "f",
      "rangeOffset": 939,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 76,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:22 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 26,
        "endLineNumber": 22,
        "endColumn": 26
      },
      "rangeLength": 0,
      "text": "l",
      "rangeOffset": 940,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 77,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:22 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 27,
        "endLineNumber": 22,
        "endColumn": 27
      },
      "rangeLength": 0,
      "text": "o",
      "rangeOffset": 941,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 78,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:22 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 28,
        "endLineNumber": 22,
        "endColumn": 28
      },
      "rangeLength": 0,
      "text": "w",
      "rangeOffset": 942,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 79,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:22 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:46:23 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:46:27 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:27 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:27 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 1,
        "startColumn": 1,
        "endLineNumber": 75,
        "endColumn": 1
      },
      "rangeLength": 9670,
      "text": "",
      "rangeOffset": 0,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 113,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:27 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:27 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:27 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:27 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:32 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:32 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:32 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 1,
        "startColumn": 1,
        "endLineNumber": 1,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-10] For user 'mmeng35' on host 'ece-linlabsrv01.ece.gatech.edu' (Linux_x86_64 version 4.18.0-553.44.1.el8_10.x86_64) on Thu Mar 20 23:46:31 EDT 2025\n",
      "rangeOffset": 0,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 114,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:32 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:32 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:32 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:32 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:32 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:32 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:32 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 2,
        "startColumn": 1,
        "endLineNumber": 2,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-10] On os \"Red Hat Enterprise Linux release 8.10 (Ootpa)\"\nINFO: [HLS 200-10] In directory '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3'\nWARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl\nSourcing Tcl script 'script.tcl'\nINFO: [HLS 200-1510] Running: open_project project_1 \nINFO: [HLS 200-10] Opening project '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1'.\nINFO: [HLS 200-1510] Running: set_top sparse_matrix_multiply_HLS \nINFO: [HLS 200-1510] Running: add_files top.cpp \nINFO: [HLS 200-10] Adding design file 'top.cpp' to the project\nINFO: [HLS 200-1510] Running: add_files -tb host.cpp \nINFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project\nINFO: [HLS 200-1510] Running: add_files -tb A_matrix_csr_sparsity_0.10.bin \nINFO: [HLS 200-10] Adding test bench file 'A_matrix_csr_sparsity_0.10.bin' to the project\nINFO: [HLS 200-1510] Running: add_files -tb B_matrix_csc_sparsity_0.10.bin \nINFO: [HLS 200-10] Adding test bench file 'B_matrix_csc_sparsity_0.10.bin' to the project\nINFO: [HLS 200-1510] Running: add_files -tb C_matrix_result_sparsity_0.10.bin \nINFO: [HLS 200-10] Adding test bench file 'C_matrix_result_sparsity_0.10.bin' to the project\nINFO: [HLS 200-1510] Running: open_solution solution1 \nINFO: [HLS 200-10] Opening solution '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1'.\nINFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "rangeOffset": 164,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 115,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:32 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:32 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:32 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:32 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:35 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:35 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:35 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 1,
        "endLineNumber": 22,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'\nINFO: [HLS 200-1505] Using flow_target 'vivado'\nResolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html\nINFO: [HLS 200-1464] Running solution command: config_export -flow=syn\nINFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog\nINFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e \n",
      "rangeOffset": 1641,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 116,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:35 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:35 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:35 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:35 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:35 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:35 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:35 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 1,
        "endLineNumber": 28,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1510] Running: csynth_design \nINFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 391.543 MB.\nINFO: [HLS 200-10] Analyzing design file 'top.cpp' ... \n",
      "rangeOffset": 2129,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 117,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:35 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:35 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:35 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:35 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:40 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:40 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:40 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 31,
        "startColumn": 1,
        "endLineNumber": 31,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "WARNING: [HLS 207-5590] unknown HLS pragma ignored (top.cpp:26:9)\n",
      "rangeOffset": 2424,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 118,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:40 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:40 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:40 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:46:40 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:00 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:00 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:00 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 32,
        "startColumn": 1,
        "endLineNumber": 32,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (top.cpp:22:9)\nResolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html\nWARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp\nResolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html\n",
      "rangeOffset": 2490,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 119,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:00 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:00 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:00 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:00 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:04 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:04 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:04 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 36,
        "startColumn": 1,
        "endLineNumber": 36,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.15 seconds. CPU system time: 2.19 seconds. Elapsed time: 28.64 seconds; current allocated memory: 396.973 MB.\n",
      "rangeOffset": 3102,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 120,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:04 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:04 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:04 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:04 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:07 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:07 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:07 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 37,
        "startColumn": 1,
        "endLineNumber": 37,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "rangeOffset": 3299,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 121,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:07 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:07 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:07 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:07 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:12 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:12 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:12 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 38,
        "startColumn": 1,
        "endLineNumber": 38,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1995] There were 456 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 106 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 78 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 78 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 85 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 88 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 95 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 126 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 130 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\n",
      "rangeOffset": 3370,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 122,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:12 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:12 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:12 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:12 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:12 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:12 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:12 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 54,
        "startColumn": 1,
        "endLineNumber": 54,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 214-241] Aggregating maxi variable 'C' with compact=none mode in 16-bits\nINFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_3> at top.cpp:28:19 \nINFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_23_2'. (top.cpp:23:19)\nINFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:28:36)\nINFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.48 seconds. CPU system time: 0.76 seconds. Elapsed time: 8.49 seconds; current allocated memory: 406.398 MB.\nINFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 406.398 MB.\nINFO: [HLS 200-10] Starting code transformations ...\n",
      "rangeOffset": 7591,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 123,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:12 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:12 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:12 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:12 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 61,
        "startColumn": 1,
        "endLineNumber": 61,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 406.664 MB.\nINFO: [HLS 200-10] Checking synthesizability ...\nINFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 407.938 MB.\nINFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_23_2_proc' (top.cpp:23) to a process function for dataflow in function 'dataflow_in_loop_VITIS_LOOP_21_1.1'.\nINFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_21_1.1' (top.cpp:23:36), detected/extracted 1 process function(s): \n\t 'dataflow_in_loop_VITIS_LOOP_21_1.1_Loop_VITIS_LOOP_23_2_proc3'.\nINFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 431.598 MB.\nWARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_21_1.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.\nINFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 452.156 MB.\n",
      "rangeOffset": 8573,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 124,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 70,
        "startColumn": 1,
        "endLineNumber": 70,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-10] Starting hardware synthesis ...\nINFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...\nWARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_21_1.1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' to 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO'.\nWARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_21_1.1_Loop_VITIS_LOOP_23_2_proc3' to 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3'.\nWARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_21_1.1' to 'dataflow_in_loop_VITIS_LOOP_21_1_1'.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [HLS 200-486] Changing DSP latency (root=add_ln34_2) to 3 in order to utilize available DSP registers.\nINFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.\nWARNING: [HLS 200-880] The II Violation in module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem3_addr_i_resp', top.cpp:34) on port 'mem3' (top.cpp:34) and bus request operation ('mem3_load_i_req', top.cpp:34) on port 'mem3' (top.cpp:34).\nResolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem3_addr_i_resp', top.cpp:34) on port 'mem3' (top.cpp:34) and bus request operation ('mem3_load_i_req', top.cpp:34) on port 'mem3' (top.cpp:34).\nResolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem3_addr_i_resp', top.cpp:34) on port 'mem3' (top.cpp:34) and bus request operation ('mem3_load_i_req', top.cpp:34) on port 'mem3' (top.cpp:34).\nResolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem3_addr_i_resp', top.cpp:34) on port 'mem3' (top.cpp:34) and bus request operation ('mem3_load_i_req', top.cpp:34) on port 'mem3' (top.cpp:34).\nResolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem3_addr_i_resp', top.cpp:34) on port 'mem3' (top.cpp:34) and bus request operation ('mem3_load_i_req', top.cpp:34) on port 'mem3' (top.cpp:34).\nResolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem3_addr_i_resp', top.cpp:34) on port 'mem3' (top.cpp:34) and bus request operation ('mem3_load_i_req', top.cpp:34) on port 'mem3' (top.cpp:34).\nResolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem3_addr_i_resp', top.cpp:34) on port 'mem3' (top.cpp:34) and bus request operation ('mem3_load_i_req', top.cpp:34) on port 'mem3' (top.cpp:34).\nResolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html\nINFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 29, loop 'VITIS_LOOP_28_3'\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 452.156 MB.\n",
      "rangeOffset": 9974,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 125,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 98,
        "startColumn": 1,
        "endLineNumber": 98,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 452.156 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 452.156 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 452.156 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_21_1_1' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-11] Finished scheduling.\n",
      "rangeOffset": 15511,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 126,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 121,
        "startColumn": 1,
        "endLineNumber": 121,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 452.156 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 452.156 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 452.156 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 452.156 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'\nINFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).\nINFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 452.156 MB.\n",
      "rangeOffset": 17229,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 127,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:13 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 147,
        "startColumn": 1,
        "endLineNumber": 147,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 454.566 MB.\n",
      "rangeOffset": 19652,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 128,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 152,
        "startColumn": 1,
        "endLineNumber": 152,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_21_1_1' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWADDR' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWLEN' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWSIZE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWBURST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWLOCK' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWCACHE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWPROT' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWQOS' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWREGION' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WDATA' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WSTRB' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WLAST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_BREADY' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWADDR' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWLEN' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWSIZE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWBURST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWLOCK' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWCACHE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWPROT' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWQOS' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWREGION' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WDATA' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WSTRB' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WLAST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_BREADY' to 0.\nINFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_21_1_1'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 457.223 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nWARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.\n",
      "rangeOffset": 20227,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 129,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 199,
        "startColumn": 1,
        "endLineNumber": 199,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem1' to 'm_axi'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem2' to 'm_axi'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem3' to 'm_axi'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 's_axilite & ap_ctrl_hs'.\nINFO: [RTGEN 206-100] Bundling port 'values_A', 'column_indices_A', 'row_ptr_A', 'values_B', 'row_indices_B', 'col_ptr_B', 'C' to AXI-Lite port control.\nINFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 459.379 MB.\n",
      "rangeOffset": 25336,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 130,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:14 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:15 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:15 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:15 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 213,
        "startColumn": 1,
        "endLineNumber": 213,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.48 seconds; current allocated memory: 463.145 MB.\n",
      "rangeOffset": 26987,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 131,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:15 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:15 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:15 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:15 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:17 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:17 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:17 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 214,
        "startColumn": 1,
        "endLineNumber": 214,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.\nINFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.5 seconds; current allocated memory: 471.477 MB.\nINFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.\nINFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.\nINFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\nINFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz\nINFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:41; Allocated memory: 79.934 MB.\nINFO: [HLS 200-1510] Running: cosim_design \n",
      "rangeOffset": 27169,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 132,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:17 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:17 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:17 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:17 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:18 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:18 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:18 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 222,
        "startColumn": 1,
        "endLineNumber": 222,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-47] Using XSIM for RTL simulation.\nINFO: [COSIM 212-14] Instrumenting C test bench ...\n",
      "rangeOffset": 27923,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 133,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:18 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:18 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:18 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:18 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:50 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:50 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:50 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 224,
        "startColumn": 1,
        "endLineNumber": 224,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "   Build using \"/tools/software/xilinx/Vitis_HLS/latest/vcxx/libexec/clang++\"\n   Compiling apatb_sparse_matrix_multiply_HLS.cpp\n   Compiling host.cpp_pre.cpp.tb.cpp\n   Compiling top.cpp_pre.cpp.tb.cpp\n   Compiling apatb_sparse_matrix_multiply_HLS_ir.ll\n   Generating cosim.tv.exe\nINFO: [COSIM 212-302] Starting C TB testing ... \nMSE: 0.00000002\nINFO: [COSIM 212-333] Generating C post check test bench ...\n",
      "rangeOffset": 28027,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 134,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:50 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:50 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:50 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:50 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:53 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:53 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:53 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 233,
        "startColumn": 1,
        "endLineNumber": 233,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-12] Generating RTL test bench ...\n",
      "rangeOffset": 28433,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 135,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:53 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:53 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:53 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:53 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:56 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:56 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:56 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 234,
        "startColumn": 1,
        "endLineNumber": 234,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***\nINFO: [COSIM 212-323] Starting verilog simulation. \nINFO: [COSIM 212-15] Starting XSIM ...\n",
      "rangeOffset": 28484,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 136,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:56 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:56 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:56 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:56 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:58 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:58 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:58 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:58 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:58 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:58 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 237,
        "startColumn": 1,
        "endLineNumber": 237,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Vivado Simulator v2024.1.2\nCopyright 1986-2022 Xilinx, Inc. All Rights Reserved.\nCopyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\nRunning: /tools/software/xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sparse_matrix_multiply_HLS_top glbl -Oenable_linking_all_libraries -prj sparse_matrix_multiply_HLS.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_18 -L floating_point_v7_0_23 --lib ieee_proposed=./ieee_proposed -s sparse_matrix_multiply_HLS \nMulti-threading is on. Using 110 slave threads.\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/glbl.v\" into library work\nINFO: [VRFC 10-311] analyzing module glbl\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.autotb.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module apatb_sparse_matrix_multiply_HLS_top\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_master_mem1.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module AESL_axi_master_mem1\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_master_mem2.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module AESL_axi_master_mem2\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_master_mem3.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module AESL_axi_master_mem3\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_slave_control.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module AESL_axi_slave_control\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem1_m_axi.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_load\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_store\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_read\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_write\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_burst_converter\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_throttle\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_reg_slice\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_fifo\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_srl\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_mem\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem2_m_axi.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_load\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_store\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_read\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_write\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_burst_converter\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_throttle\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_reg_slice\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_fifo\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_srl\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_mem\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem3_m_axi.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_load\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_store\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_read\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_write\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_burst_converter\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_throttle\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_reg_slice\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_fifo\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_srl\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_mem\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_control_s_axi.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_control_s_axi\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/dataflow_monitor.sv\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module dataflow_monitor\n",
      "rangeOffset": 28650,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 137,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:58 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:58 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:58 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:58 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:59 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:59 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:59 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 307,
        "startColumn": 1,
        "endLineNumber": 307,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Starting static elaboration\nPass Through NonSizing Optimizer\n",
      "rangeOffset": 36694,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 138,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:59 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:59 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:59 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:47:59 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 309,
        "startColumn": 1,
        "endLineNumber": 309,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Completed static elaboration\n",
      "rangeOffset": 36755,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 139,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 310,
        "startColumn": 1,
        "endLineNumber": 310,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Starting simulation data flow analysis\nCompleted simulation data flow analysis\n",
      "rangeOffset": 36784,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 140,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 312,
        "startColumn": 1,
        "endLineNumber": 312,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Time Resolution for simulation is 1ps\nCompiling package xil_defaultlib.$unit_dataflow_monitor_sv\n",
      "rangeOffset": 36863,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 141,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:03 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:04 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:04 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:04 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 314,
        "startColumn": 1,
        "endLineNumber": 314,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_contr...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mac_m...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mac_m...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_flow_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_dataf...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_dataf...\n",
      "rangeOffset": 36960,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 142,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:04 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:04 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:04 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:04 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:04 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:04 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:04 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 409,
        "startColumn": 1,
        "endLineNumber": 409,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_dataf...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS\nCompiling module xil_defaultlib.AESL_axi_master_mem1\nCompiling module xil_defaultlib.AESL_axi_master_mem2\nCompiling module xil_defaultlib.AESL_axi_master_mem3\nCompiling module xil_defaultlib.AESL_axi_slave_control\nCompiling module xil_defaultlib.df_process_intf_default\nCompiling module xil_defaultlib.nodf_module_intf_default\nCompiling module xil_defaultlib.df_loop_intf_default\nCompiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=34)\nCompiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=17)\nCompiling module xil_defaultlib.dataflow_monitor_1\nCompiling module xil_defaultlib.apatb_sparse_matrix_multiply_HLS...\nCompiling module work.glbl\n",
      "rangeOffset": 43420,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 143,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:04 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:04 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:04 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:04 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:09 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:09 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:09 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 423,
        "startColumn": 1,
        "endLineNumber": 423,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Built simulation snapshot sparse_matrix_multiply_HLS\n",
      "rangeOffset": 44193,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 144,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:09 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:09 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:09 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:09 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:14 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:15 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 424,
        "startColumn": 1,
        "endLineNumber": 424,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n****** xsim v2024.1.2 (64-bit)\n  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024\n  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024\n  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024\n  **** Start of session at: Thu Mar 20 23:48:12 2025\n    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n\nsource xsim.dir/sparse_matrix_multiply_HLS/xsim_script.tcl\n# xsim {sparse_matrix_multiply_HLS} -autoloadwcfg -tclbatch {sparse_matrix_multiply_HLS.tcl}\n",
      "rangeOffset": 44246,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 145,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:15 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:15 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:15 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:15 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:15 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:15 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:16 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 435,
        "startColumn": 1,
        "endLineNumber": 435,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Time resolution is 1 ps\nsource sparse_matrix_multiply_HLS.tcl\n## run all\n////////////////////////////////////////////////////////////////////////////////////\n// Inter-Transaction Progress: Completed Transaction / Total Transaction\n// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%\n//\n// RTL Simulation : \"Inter-Transaction Progress\" [\"Intra-Transaction Progress\"] @ \"Simulation Time\"\n////////////////////////////////////////////////////////////////////////////////////\n// RTL Simulation : 0 / 1 [n/a] @ \"125000\"\n",
      "rangeOffset": 44798,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 146,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:16 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:16 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:16 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:16 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:19 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:19 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:19 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 445,
        "startColumn": 1,
        "endLineNumber": 445,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "// RTL Simulation : 1 / 1 [n/a] @ \"1162665000\"\n////////////////////////////////////////////////////////////////////////////////////\n$finish called at time : 1162725 ns : File \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.autotb.v\" Line 755\n## quit\nINFO: [Common 17-206] Exiting xsim at Thu Mar 20 23:48:19 2025...\n",
      "rangeOffset": 45336,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 147,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:19 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:19 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:19 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:19 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:20 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:20 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:20 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 450,
        "startColumn": 1,
        "endLineNumber": 450,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-316] Starting C post checking ...\nMSE: 0.00000002\n",
      "rangeOffset": 45711,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 148,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:20 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:20 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:20 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:20 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:20 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:20 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:20 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 452,
        "startColumn": 1,
        "endLineNumber": 452,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***\nINFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.\nINFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:03; Allocated memory: 10.949 MB.\nINFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow syn \nINFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "rangeOffset": 45778,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 149,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:20 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:20 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:20 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:20 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:35 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:35 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:35 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 457,
        "startColumn": 1,
        "endLineNumber": 457,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n****** Vivado v2024.1.2 (64-bit)\n  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024\n  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024\n  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024\n  **** Start of session at: Thu Mar 20 23:48:26 2025\n    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n\nsource run_ippack.tcl -notrace\nINFO: calling package_hls_ip ip_types=vitis sysgen json_file=/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/solution1_data.json outdir=/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip srcdir=/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1 sort_interfaces_ports=false\n",
      "rangeOffset": 46321,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 150,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:35 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:35 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:35 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:35 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:38 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:38 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:38 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 468,
        "startColumn": 1,
        "endLineNumber": 468,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: Copied 1 ipmisc file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/misc\nINFO: Copied 11 verilog file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/hdl/verilog\nINFO: Copied 11 vhdl file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/hdl/vhdl\n",
      "rangeOffset": 47086,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 151,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:38 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:38 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:38 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:38 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:38 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:38 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:38 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 471,
        "startColumn": 1,
        "endLineNumber": 471,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: Copied 10 swdriver file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/drivers\n",
      "rangeOffset": 47437,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 152,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:38 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:38 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:38 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:38 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:48 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:48 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 472,
        "startColumn": 1,
        "endLineNumber": 472,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "ipx::create_core: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1749.215 ; gain = 69.867 ; free physical = 143003 ; free virtual = 239651\nINFO: Import ports from HDL: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/hdl/vhdl/sparse_matrix_multiply_HLS.vhd (sparse_matrix_multiply_HLS)\nINFO: Add axi4lite interface s_axi_control\nINFO: Add clock interface ap_clk\nINFO: Add reset interface ap_rst_n\nINFO: Add interrupt interface interrupt\n",
      "rangeOffset": 47556,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 153,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 478,
        "startColumn": 1,
        "endLineNumber": 478,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IP_Flow 19-234] Refreshing IP repositories\nINFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "rangeOffset": 48040,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 154,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 480,
        "startColumn": 1,
        "endLineNumber": 480,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.\nINFO: Add axi4full interface m_axi_mem1\nINFO: Add axi4full interface m_axi_mem2\nINFO: Add axi4full interface m_axi_mem3\nINFO: Calling post_process_vitis to specialize IP\nINFO: Calling post_process_sysgen to specialize IP\nGenerating sysgen info xml from json file\n",
      "rangeOffset": 48148,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 155,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 487,
        "startColumn": 1,
        "endLineNumber": 487,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: Created IP /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/component.xml\nINFO: Created IP archive /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/xilinx_com_hls_sparse_matrix_multiply_HLS_1_0.zip\nINFO: [Common 17-206] Exiting Vivado at Thu Mar 20 23:48:49 2025...\n",
      "rangeOffset": 48511,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 156,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:48:49 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:00 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:00 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:00 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 490,
        "startColumn": 1,
        "endLineNumber": 490,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...\n",
      "rangeOffset": 48835,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 157,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:00 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:00 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:00 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:00 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:08 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:08 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:08 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 491,
        "startColumn": 1,
        "endLineNumber": 491,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n****** Vivado v2024.1.2 (64-bit)\n  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024\n  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024\n  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024\n  **** Start of session at: Thu Mar 20 23:49:02 2025\n    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n\nsource run_vivadosyn.tcl\n# source ./settings.tcl\n## set top_module sparse_matrix_multiply_HLS\n## set language verilog\n## set family zynquplus\n## set device xczu3eg\n## set package -sbva484\n## set speed -1-e\n## set clock ap_clk\n## set fsm_ext \"off\"\n## set add_io_buffers false \n# source -notrace ./extraction.tcl\n# set vivado_proj_name project\n# set vivado_proj_dir .\n# set target_device \"${device}${package}${speed}\"\n# set target_clk_period_ns \"10.000\"\n# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]\n# set ip_vlnv xilinx.com:hls:sparse_matrix_multiply_HLS:1.0\n# set ip_repo_path ../ip\n# set bd_design_name bd_0\n# set bd_inst_name hls_inst\n# set bd_props {}\n# set has_synth true\n# set synth_design_args {-directive sdx_optimization_effort_high}\n# set synth_dcp \"\"\n# set synth_props {}\n# set has_impl false\n# set impl_props {}\n# set report_options [dict create]\n# dict set report_options report_level 2\n# dict set report_options report_max_paths 10\n# dict set report_options stdout_hls_reports 1\n# dict set report_options stdout_vivado_reports 0\n# dict set report_options hls_project project_1\n# dict set report_options hls_solution solution1\n# dict set report_options has_synth $has_synth\n# dict set report_options has_impl $has_impl\n# dict set report_options vivado_reportbasename $top_module\n# dict set report_options vivado_reportdir ./report\n# dict set report_options hls_impl_dir ..\n# dict set report_options hls_reportdir ../report/$language\n# dict set report_options target_clk_period $target_clk_period_ns\n# dict set report_options target_device $target_device\n# dict set report_options language $language\n# dict set report_options clock_name $clock\n# dict set report_options error_if_impl_timing_fails false\n# dict set report_options topmodule \"sparse_matrix_multiply_HLS\"\n# dict set report_options funcmodules {sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3_Pipeline_VITIS_LOO sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3 sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1}\n# dict set report_options bindmodules {sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mem1_m_axi sparse_matrix_multiply_HLS_mem2_m_axi sparse_matrix_multiply_HLS_mem3_m_axi sparse_matrix_multiply_HLS_control_s_axi}\n# dict set report_options max_module_depth 8\n# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force\n",
      "rangeOffset": 48895,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 158,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:08 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:08 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:08 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:08 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:18 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:18 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:18 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 551,
        "startColumn": 1,
        "endLineNumber": 551,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.566 ; gain = 50.867 ; free physical = 142447 ; free virtual = 239081\n# set_property target_language $language [current_project]\n# if { ![file exists $ip_repo_path] } {\n#   error \"Cannot find packaged HLS IP\"\n# }\n# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]\n# update_ip_catalog\n",
      "rangeOffset": 51853,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 159,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:18 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:18 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:18 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:18 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:19 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:19 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:19 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 558,
        "startColumn": 1,
        "endLineNumber": 558,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "rangeOffset": 52252,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 160,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:19 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:19 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:19 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:19 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:20 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:20 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:20 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 559,
        "startColumn": 1,
        "endLineNumber": 559,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip'.\nINFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.\n# create_bd_design bd_0\n",
      "rangeOffset": 52302,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 161,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:20 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:20 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:20 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:20 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:20 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:20 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:20 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 562,
        "startColumn": 1,
        "endLineNumber": 562,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Wrote  : </nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> \n",
      "rangeOffset": 52554,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 162,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:20 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:20 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:20 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:20 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:21 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:21 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:21 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 563,
        "startColumn": 1,
        "endLineNumber": 563,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]\n# if { [llength $bd_props] } { \n#   set_property -dict $bd_props $cell_inst \n# }\n# make_bd_pins_external $cell_inst\n# make_bd_intf_pins_external $cell_inst\n",
      "rangeOffset": 52685,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 163,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:21 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:21 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:21 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:21 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:21 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:21 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:21 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 569,
        "startColumn": 1,
        "endLineNumber": 569,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]\n# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne \"\" } { \n#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports \n# }\n# foreach bd_port [get_bd_intf_ports] {\n#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port\n# }\n# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {\n#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port\n# }\n# set s_axi_addr_width_min 32\n# foreach bd_port [get_bd_intf_ports -filter {MODE == \"Slave\" && VLNV =~ \"xilinx.com:interface:aximm_rtl:*\"}] {\n#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]\n#   if { $bd_port_addr_width < $s_axi_addr_width_min } {\n#     puts \"INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min\"\n#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port\n#   }\n# }\nINFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32\n# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}\n# assign_bd_address\nINFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm\nSlave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.\nSlave segment '/m_axi_mem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem1' at <0x44A0_0000 [ 64K ]>.\nSlave segment '/m_axi_mem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem2' at <0x44A0_0000 [ 64K ]>.\nSlave segment '/m_axi_mem3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem3' at <0x44A0_0000 [ 64K ]>.\nWrote  : </nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> \n",
      "rangeOffset": 52912,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 164,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:21 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:21 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:21 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:21 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:23 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:23 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:23 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 596,
        "startColumn": 1,
        "endLineNumber": 596,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Verilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v\nVerilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v\n",
      "rangeOffset": 54631,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 165,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:23 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:23 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:23 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:23 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:24 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:24 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:24 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 598,
        "startColumn": 1,
        "endLineNumber": 598,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Verilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v\n# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]\n# add_files -norecurse $toprtl\n# set top_inst_name [file root [file tail $toprtl]]\n# puts \"Using BD top: $top_inst_name\"\nUsing BD top: bd_0_wrapper\n# set xdc_files [glob -nocomplain ./*.xdc]\n# if { [llength $xdc_files] } {\n#     add_files -fileset constrs_1 -norecurse $xdc_files\n# }\n# launch_runs synth_1 -scripts_only\n",
      "rangeOffset": 54931,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 166,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:24 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:24 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:24 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:24 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:28 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:28 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:28 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:28 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:28 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:28 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 609,
        "startColumn": 1,
        "endLineNumber": 609,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.\nVerilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v\nVerilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v\nVerilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v\nINFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .\nExporting to file /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh\n",
      "rangeOffset": 55481,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 167,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:28 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:28 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:28 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:28 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:28 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:28 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:28 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 615,
        "startColumn": 1,
        "endLineNumber": 615,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Generated Hardware Definition File /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef\nINFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0\n",
      "rangeOffset": 56279,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 168,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:28 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:28 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:28 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:28 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:30 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:30 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:30 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:30 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:30 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:31 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 617,
        "startColumn": 1,
        "endLineNumber": 617,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.\n",
      "rangeOffset": 56523,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 169,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:31 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:31 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:31 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:31 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:32 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:32 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:32 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 618,
        "startColumn": 1,
        "endLineNumber": 618,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2111.207 ; gain = 72.035 ; free physical = 142210 ; free virtual = 238845\n# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {\n#   reset_run [get_runs $run]\n# }\n# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]\n# hls_vivado_reports_setup $report_options\nTIMESTAMP: HLS-REPORT: initialize report directories: 2025-03-20 23:49:32 EDT\n# if { $has_synth || $has_impl } {\n#   # synth properties setting\n#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]\n#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]\n#   if { ![llength $ip_inst] } {\n#       error \"Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*\"\n#   }\n#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]\n#   if { ![llength $synth_run] } {\n#       error \"Cannot find synth run for HLS IP: ${ip_inst}*\"\n#   }\n# \n#   if { [llength $synth_design_args] } {\n#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run\n#   }\n# \n#   if { [llength $synth_props] } {\n#     set_property -dict $synth_props $synth_run\n#   }\n# \n#   # launch run synth\n#   launch_runs synth_1\n#   wait_on_run synth_1\n#   # synth reports\n#   hls_vivado_reports_synth synth_1 $report_options\n#   if { $synth_dcp ne \"\" } {\n#     file mkdir [file dirname $synth_dcp]\n#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]\n#     if { [llength $run_dcp] != 1 } { error \"Cannot find single dcp file for run $synth_run\" }\n#     file copy -force $run_dcp $synth_dcp\n#   }\n# }\nINFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0\nWARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.\n[Thu Mar 20 23:49:32 2025] Launched bd_0_hls_inst_0_synth_1...\nRun output will be captured here: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log\n[Thu Mar 20 23:49:32 2025] Launched synth_1...\nRun output will be captured here: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/runme.log\n[Thu Mar 20 23:49:32 2025] Waiting for synth_1 to finish...\n",
      "rangeOffset": 56704,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 170,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:32 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:32 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:32 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:49:32 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:51:47 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:51:47 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:51:48 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 664,
        "startColumn": 1,
        "endLineNumber": 664,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n*** Running vivado\n    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl\n\n",
      "rangeOffset": 59127,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 171,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:51:48 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:51:48 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:51:48 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:51:48 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:51:53 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:51:53 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:51:53 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:51:53 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:51:53 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:51:53 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 668,
        "startColumn": 1,
        "endLineNumber": 668,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n****** Vivado v2024.1.2 (64-bit)\n  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024\n  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024\n  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024\n  **** Start of session at: Thu Mar 20 23:51:46 2025\n    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n\nsource bd_0_wrapper.tcl -notrace\n",
      "rangeOffset": 59272,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 172,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:51:53 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:51:53 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:51:53 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:51:53 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:03 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:03 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:03 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:03 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:03 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:03 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 678,
        "startColumn": 1,
        "endLineNumber": 678,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.566 ; gain = 53.867 ; free physical = 141061 ; free virtual = 237690\n",
      "rangeOffset": 59707,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 173,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:03 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:03 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:03 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:03 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:08 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:08 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:08 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 679,
        "startColumn": 1,
        "endLineNumber": 679,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IP_Flow 19-234] Refreshing IP repositories\nINFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip'.\nINFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.\nCommand: synth_design -top bd_0_wrapper -part xczu3eg-sbva484-1-e -mode out_of_context\nStarting synth_design\nAttempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'\nINFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'\nINFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e\n",
      "rangeOffset": 59865,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 174,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:08 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:08 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:08 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:08 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:13 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:13 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:13 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 687,
        "startColumn": 1,
        "endLineNumber": 687,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.\nINFO: [Synth 8-7078] Launching helper process for spawning children vivado processes\nINFO: [Synth 8-7075] Helper process launched with PID 1825001\n",
      "rangeOffset": 60465,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 175,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:13 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:13 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:13 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:13 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:18 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:18 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:18 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 690,
        "startColumn": 1,
        "endLineNumber": 690,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nStarting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2914.039 ; gain = 306.684 ; free physical = 139201 ; free virtual = 235833\n---------------------------------------------------------------------------------\nINFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]\nINFO: [Synth 8-6157] synthesizing module 'bd_0' [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]\nINFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-1824590-ece-linlabsrv01.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]\nINFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-1824590-ece-linlabsrv01.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]\nINFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]\nINFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]\n",
      "rangeOffset": 60705,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 176,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:18 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:18 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:18 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:18 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:23 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:23 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:23 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 699,
        "startColumn": 1,
        "endLineNumber": 699,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nFinished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2994.008 ; gain = 386.652 ; free physical = 139072 ; free virtual = 235704\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Handling Custom Attributes\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2994.008 ; gain = 386.652 ; free physical = 139070 ; free virtual = 235702\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2994.008 ; gain = 386.652 ; free physical = 139070 ; free virtual = 235701\n---------------------------------------------------------------------------------\nNetlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.008 ; gain = 0.000 ; free physical = 139068 ; free virtual = 235700\nINFO: [Project 1-570] Preparing netlist for logic optimization\n\nProcessing XDC Constraints\nInitializing timing engine\nParsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'\nFinished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'\nParsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]\n",
      "rangeOffset": 62298,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 177,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:23 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:23 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:23 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:23 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:28 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:28 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:28 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 719,
        "startColumn": 1,
        "endLineNumber": 719,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3061.008 ; gain = 0.000 ; free physical = 138628 ; free virtual = 235259\nFinished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]\nParsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]\nFinished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]\nCompleted Processing XDC Constraints\n\nNetlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.008 ; gain = 0.000 ; free physical = 138629 ; free virtual = 235260\nINFO: [Project 1-111] Unisim Transformation Summary:\nNo Unisim elements were transformed.\n\nConstraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3061.008 ; gain = 0.000 ; free physical = 138629 ; free virtual = 235261\n",
      "rangeOffset": 64388,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 178,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:28 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:28 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:28 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:28 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:33 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:33 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:33 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 730,
        "startColumn": 1,
        "endLineNumber": 730,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nFinished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3061.008 ; gain = 453.652 ; free physical = 138619 ; free virtual = 235251\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Loading Part and Timing Information\n---------------------------------------------------------------------------------\nLoading part: xczu3eg-sbva484-1-e\nINFO: [Synth 8-6742] Reading net delay rules and data\n---------------------------------------------------------------------------------\nFinished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3069.012 ; gain = 461.656 ; free physical = 138621 ; free virtual = 235253\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Applying 'set_property' XDC Constraints\n---------------------------------------------------------------------------------\nApplied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).\nApplied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).\n---------------------------------------------------------------------------------\nFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3069.012 ; gain = 461.656 ; free physical = 138621 ; free virtual = 235253\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3069.012 ; gain = 461.656 ; free physical = 138620 ; free virtual = 235252\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart RTL Component Statistics \n---------------------------------------------------------------------------------\nDetailed RTL Component Info : \n---------------------------------------------------------------------------------\nFinished RTL Component Statistics \n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Part Resource Summary\n---------------------------------------------------------------------------------\nPart Resources:\nDSPs: 360 (col length:72)\nBRAMs: 432 (col length: RAMB18 72 RAMB36 36)\n---------------------------------------------------------------------------------\nFinished Part Resource Summary\n---------------------------------------------------------------------------------\n",
      "rangeOffset": 65436,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 179,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:33 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:33 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:33 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:33 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:38 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:38 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:38 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 768,
        "startColumn": 1,
        "endLineNumber": 768,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nStart Cross Boundary and Area Optimization\n---------------------------------------------------------------------------------\nWARNING: [Synth 8-7080] Parallel synthesis criteria is not met\n---------------------------------------------------------------------------------\nFinished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3069.012 ; gain = 461.656 ; free physical = 138616 ; free virtual = 235248\n---------------------------------------------------------------------------------\n",
      "rangeOffset": 68446,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 180,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:38 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:38 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:38 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:38 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:48 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:48 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:48 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 775,
        "startColumn": 1,
        "endLineNumber": 775,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nStart Applying XDC Timing Constraints\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 3530.645 ; gain = 923.289 ; free physical = 137256 ; free virtual = 233886\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Timing Optimization\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 3531.645 ; gain = 924.289 ; free physical = 137256 ; free virtual = 233887\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Technology Mapping\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 3540.660 ; gain = 933.305 ; free physical = 137246 ; free virtual = 233877\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart IO Insertion\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Flattening Before IO Insertion\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Flattening Before IO Insertion\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Final Netlist Cleanup\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Final Netlist Cleanup\n---------------------------------------------------------------------------------\n",
      "rangeOffset": 69071,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 181,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:48 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:48 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:48 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:48 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:53 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:53 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:53 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 808,
        "startColumn": 1,
        "endLineNumber": 808,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nFinished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3555.535 ; gain = 948.180 ; free physical = 136658 ; free virtual = 233291\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Renaming Generated Instances\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3555.535 ; gain = 948.180 ; free physical = 136658 ; free virtual = 233290\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Rebuilding User Hierarchy\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3555.535 ; gain = 948.180 ; free physical = 136660 ; free virtual = 233292\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Renaming Generated Ports\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3555.535 ; gain = 948.180 ; free physical = 136659 ; free virtual = 233292\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Handling Custom Attributes\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3555.535 ; gain = 948.180 ; free physical = 136658 ; free virtual = 233290\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Renaming Generated Nets\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3555.535 ; gain = 948.180 ; free physical = 136657 ; free virtual = 233289\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Writing Synthesis Report\n---------------------------------------------------------------------------------\n\nReport BlackBoxes: \n+------+----------------+----------+\n|      |BlackBox name   |Instances |\n+------+----------------+----------+\n|1     |bd_0_hls_inst_0 |         1|\n+------+----------------+----------+\n\nReport Cell Usage: \n+------+--------------+------+\n|      |Cell          |Count |\n+------+--------------+------+\n|1     |bd_0_hls_inst |     1|\n+------+--------------+------+\n---------------------------------------------------------------------------------\nFinished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3555.535 ; gain = 948.180 ; free physical = 136659 ; free virtual = 233291\n---------------------------------------------------------------------------------\nSynthesis finished with 0 errors, 0 critical warnings and 1 warnings.\nSynthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 3555.535 ; gain = 881.180 ; free physical = 136635 ; free virtual = 233267\nSynthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3555.535 ; gain = 948.180 ; free physical = 136634 ; free virtual = 233267\nINFO: [Project 1-571] Translating synthesized netlist\nNetlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3555.535 ; gain = 0.000 ; free physical = 136628 ; free virtual = 233261\nINFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "rangeOffset": 71652,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 182,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:53 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:53 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:53 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:53 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:58 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:58 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:58 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 867,
        "startColumn": 1,
        "endLineNumber": 867,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\nNetlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3555.535 ; gain = 0.000 ; free physical = 136873 ; free virtual = 233506\nINFO: [Project 1-111] Unisim Transformation Summary:\nNo Unisim elements were transformed.\n\nSynth Design complete | Checksum: 3c2dc078\nINFO: [Common 17-83] Releasing license: Synthesis\n22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.\nsynth_design completed successfully\nsynth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 3555.535 ; gain = 1801.305 ; free physical = 136865 ; free virtual = 233498\nINFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2722.633; main = 2335.910; forked = 417.862\nINFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5215.309; main = 3481.836; forked = 1733.473\nINFO: [Common 17-1381] The checkpoint '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.\nINFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb\nINFO: [Common 17-206] Exiting Vivado at Thu Mar 20 23:52:53 2025...\n",
      "rangeOffset": 76315,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 183,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:58 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:58 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:58 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:52:58 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:04 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:04 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:05 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 882,
        "startColumn": 1,
        "endLineNumber": 882,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "[Thu Mar 20 23:53:04 2025] synth_1 finished\nwait_on_runs: Time (s): cpu = 00:03:09 ; elapsed = 00:03:32 . Memory (MB): peak = 2117.348 ; gain = 0.000 ; free physical = 138994 ; free virtual = 235626\nTIMESTAMP: HLS-REPORT: synthesis open_run: 2025-03-20 23:53:04 EDT\nINFO: HLS-REPORT: Opening synthesis design database: open_run synth_1\nDesign is defaulting to impl run constrset: constrs_1\nDesign is defaulting to synth run part: xczu3eg-sbva484-1-e\nINFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e\n",
      "rangeOffset": 77623,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 184,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:05 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:05 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:05 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:05 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:10 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:10 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:10 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 889,
        "startColumn": 1,
        "endLineNumber": 889,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Project 1-454] Reading design checkpoint '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'\n",
      "rangeOffset": 78128,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 185,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:10 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:10 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:10 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:10 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:10 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:10 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:10 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 890,
        "startColumn": 1,
        "endLineNumber": 890,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2960.383 ; gain = 0.000 ; free physical = 138139 ; free virtual = 234772\nINFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement\nINFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\nINFO: [Project 1-479] Netlist was created with Vivado 2024.1.2\nINFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "rangeOffset": 78354,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 186,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:10 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:10 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:10 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:10 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:13 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:13 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:13 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 895,
        "startColumn": 1,
        "endLineNumber": 895,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]\n",
      "rangeOffset": 78792,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 187,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:13 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:13 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:13 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:13 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:18 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:18 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:18 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 896,
        "startColumn": 1,
        "endLineNumber": 896,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2984.395 ; gain = 0.000 ; free physical = 138130 ; free virtual = 234765\nFinished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]\nINFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "rangeOffset": 78922,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 188,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:18 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:18 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:18 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:18 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 899,
        "startColumn": 1,
        "endLineNumber": 899,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3201.910 ; gain = 0.000 ; free physical = 137886 ; free virtual = 234521\nINFO: [Project 1-111] Unisim Transformation Summary:\n  A total of 1 instances were transformed.\n  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance \n\nopen_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3201.910 ; gain = 1084.562 ; free physical = 137886 ; free virtual = 234521\nTIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-03-20 23:53:27 EDT\nINFO: HLS-REPORT: Running report: report_utilization -file ./report/sparse_matrix_multiply_HLS_utilization_synth.rpt\n",
      "rangeOffset": 79274,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 189,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 907,
        "startColumn": 1,
        "endLineNumber": 907,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 8 -file ./report/sparse_matrix_multiply_HLS_utilization_hierarchical_synth.rpt\nINFO: HLS-REPORT: Running report: report_timing_summary -file ./report/sparse_matrix_multiply_HLS_timing_synth.rpt\n",
      "rangeOffset": 80030,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 190,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:27 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:31 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:31 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:31 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 909,
        "startColumn": 1,
        "endLineNumber": 909,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "rangeOffset": 80311,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 191,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:31 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:31 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:31 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:31 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:31 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:31 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:31 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 910,
        "startColumn": 1,
        "endLineNumber": 910,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.\nINFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "rangeOffset": 80369,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 192,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:31 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:31 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:31 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:31 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:49 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:49 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:49 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 912,
        "startColumn": 1,
        "endLineNumber": 912,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port \"ap_clk\" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew\nResolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design\n",
      "rangeOffset": 80559,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 193,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:49 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:49 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:49 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:49 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:50 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:50 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:50 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 914,
        "startColumn": 1,
        "endLineNumber": 914,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 4468.809 ; gain = 1266.898 ; free physical = 138271 ; free virtual = 234907\nINFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/sparse_matrix_multiply_HLS_timing_paths_synth.rpt\nINFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.\nINFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\nINFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.\n",
      "rangeOffset": 80856,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 194,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:50 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:50 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:50 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:50 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:50 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:50 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:50 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:50 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:50 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:50 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 919,
        "startColumn": 1,
        "endLineNumber": 919,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/sparse_matrix_multiply_HLS_design_analysis_synth.rpt\nINFO: [Implflow 30-839]  \n",
      "rangeOffset": 81433,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 195,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:50 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:50 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:50 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:50 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:51 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:51 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:51 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:51 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:51 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:51 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 921,
        "startColumn": 1,
        "endLineNumber": 921,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/sparse_matrix_multiply_HLS_failfast_synth.rpt\n -I- design metrics completed in 1 seconds\n",
      "rangeOffset": 81584,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 196,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:51 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:51 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:51 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:51 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:51 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:51 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:51 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 923,
        "startColumn": 1,
        "endLineNumber": 923,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- DONT_TOUCH metric completed in 0 seconds\n -I- MARK_DEBUG metric completed in 0 seconds\n",
      "rangeOffset": 81792,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 197,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:51 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:51 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:51 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:51 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:53 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:53 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:53 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 925,
        "startColumn": 1,
        "endLineNumber": 925,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- utilization metrics completed in 1 seconds\n",
      "rangeOffset": 81884,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 198,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:53 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:53 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:53 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:53 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:53 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:53 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:53 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 926,
        "startColumn": 1,
        "endLineNumber": 926,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- control set metrics completed in 1 seconds\n",
      "rangeOffset": 81932,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 199,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:53 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:53 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:53 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:53 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:54 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:54 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:54 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 927,
        "startColumn": 1,
        "endLineNumber": 927,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- methodology check metrics completed in 0 seconds\n",
      "rangeOffset": 81980,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 200,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:54 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:54 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:54 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:54 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 928,
        "startColumn": 1,
        "endLineNumber": 928,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- average fanout metrics completed in 1 seconds (0 modules)\n",
      "rangeOffset": 82034,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 201,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 929,
        "startColumn": 1,
        "endLineNumber": 929,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- non-FD high fanout nets completed in 1 seconds\n",
      "rangeOffset": 82097,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 202,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 930,
        "startColumn": 1,
        "endLineNumber": 930,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- path budgeting metrics completed in 0 seconds\n#  +-----------------------------------------------------------------------------------------+\n#  | Design Summary                                                                          |\n#  | design_1                                                                                |\n#  | xczu3eg-sbva484-1-e                                                                     |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n#  | Criteria                                                  | Guideline | Actual | Status |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n#  | LUT                                                       | 70%       | 5.40%  | OK     |\n#  | FD                                                        | 50%       | 4.20%  | OK     |\n#  | LUTRAM+SRL                                                | 25%       | 1.40%  | OK     |\n#  | CARRY8                                                    | 25%       | 2.49%  | OK     |\n#  | MUXF7                                                     | 15%       | 0.10%  | OK     |\n#  | DSP                                                       | 80%       | 0.28%  | OK     |\n#  | RAMB/FIFO                                                 | 80%       | 0.93%  | OK     |\n#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.60%  | OK     |\n#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |\n#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |\n#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |\n#  | Control Sets                                              | 1323      | 163    | OK     |\n#  | Average Fanout for modules > 100k cells                   | 4         | 2.59   | OK     |\n#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |\n#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |\n#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |\n#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |\n#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |\n#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n#  | Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |\n#  | Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n -I- Generated file /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/report/sparse_matrix_multiply_HLS_failfast_synth.rpt\n -I- Number of criteria to review: 0\n -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging\n -I- report_failfast completed in 5 seconds\nTIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-03-20 23:53:55 EDT\nTIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-03-20 23:53:55 EDT\nTIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-03-20 23:53:55 EDT\nTIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-03-20 23:53:55 EDT\n",
      "rangeOffset": 82149,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 203,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 971,
        "startColumn": 1,
        "endLineNumber": 971,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-03-20 23:53:55 EDT\nTIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-03-20 23:53:55 EDT\nTIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-03-20 23:53:55 EDT\nHLS EXTRACTION: synth area_totals:  0 70560 141120 360 432 0 0\nHLS EXTRACTION: synth area_current: 0 3808 5925 1 4 0 402 0 0 0\nHLS EXTRACTION: synth resources_dict: AVAIL_LUT 70560 LUT 3808 AVAIL_FF 141120 FF 5925 AVAIL_DSP 360 DSP 1 AVAIL_BRAM 432 BRAM 4 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 402 AVAIL_CLB 0 CLB 0\nINFO: HLS-REPORT: generated /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/report/vivado_syn.xml\nINFO: HLS-REPORT: generated /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/report/verilog/sparse_matrix_multiply_HLS_export.rpt\n\n\nImplementation tool: Xilinx Vivado v.2024.1.2\nProject:             project_1\nSolution:            solution1\nDevice target:       xczu3eg-sbva484-1-e\nReport date:         Thu Mar 20 23:53:55 EDT 2025\n\n#=== Post-Synthesis Resource usage ===\nSLICE:            0\nLUT:           3808\nFF:            5925\nDSP:              1\nBRAM:             4\nURAM:             0\nLATCH:            0\nSRL:            402\nCLB:              0\n\n#=== Final timing ===\nCP required:                     10.000\nCP achieved post-synthesis:      2.138\nTiming met\n\nTIMESTAMP: HLS-REPORT: synthesis end: 2025-03-20 23:53:55 EDT\n# if { $has_impl } {\n#   # launch run impl\n#   if { [llength $impl_props] } {\n#     set_property -dict $impl_props [get_runs impl_1]\n#   }\n#   launch_runs impl_1\n#   wait_on_run impl_1\n#   # impl reports\n#   hls_vivado_reports_impl impl_1 $report_options\n# }\n# hls_vivado_reports_finalize $report_options\nTIMESTAMP: HLS-REPORT: all reports complete: 2025-03-20 23:53:55 EDT\nINFO: [Common 17-206] Exiting Vivado at Thu Mar 20 23:53:55 2025...\n",
      "rangeOffset": 85931,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 204,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:53:55 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:54:07 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:54:07 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:54:07 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:54:07 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:54:07 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:54:07 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 1017,
        "startColumn": 1,
        "endLineNumber": 1017,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-802] Generated output file project_1/solution1/impl/export.zip\nINFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:05:46; Allocated memory: 3.535 MB.\nINFO: [HLS 200-112] Total CPU user time: 409.52 seconds. Total CPU system time: 32.94 seconds. Total elapsed time: 457.66 seconds; peak allocated memory: 485.961 MB.\n",
      "rangeOffset": 87792,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 205,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:54:07 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:54:07 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:54:07 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:54:07 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:54:19 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:54:20 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:54:22 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:54:22 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-20 23:54:23 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/hover' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:54:27 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 26,
        "startColumn": 28,
        "endLineNumber": 26,
        "endColumn": 28
      },
      "rangeLength": 0,
      "text": "e",
      "rangeOffset": 1159,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 80,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:27 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:27 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:27 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:27 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:27 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:27 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:54:28 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:31 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 29,
        "startColumn": 18,
        "endLineNumber": 29,
        "endColumn": 19
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1326,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 81,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:31 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:31 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:31 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:31 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:31 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:31 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:54:31 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 29,
        "startColumn": 17,
        "endLineNumber": 29,
        "endColumn": 18
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1325,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 82,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:31 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:31 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:31 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:31 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:31 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:31 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:54:34 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 29,
        "startColumn": 36,
        "endLineNumber": 29,
        "endColumn": 45
      },
      "rangeLength": 9,
      "text": "",
      "rangeOffset": 1344,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 83,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:34 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:34 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:34 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:34 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:34 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:34 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:54:34 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 29,
        "startColumn": 35,
        "endLineNumber": 29,
        "endColumn": 36
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1343,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 84,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:34 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:34 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:34 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:34 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:34 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:34 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:54:35 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:54:58 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:55:01 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:01 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:01 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 1,
        "startColumn": 1,
        "endLineNumber": 1020,
        "endColumn": 1
      },
      "rangeLength": 88140,
      "text": "",
      "rangeOffset": 0,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 206,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:01 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:01 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:01 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:01 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:05 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:05 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:05 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:05 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:05 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:05 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 1,
        "startColumn": 1,
        "endLineNumber": 1,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-10] For user 'mmeng35' on host 'ece-linlabsrv01.ece.gatech.edu' (Linux_x86_64 version 4.18.0-553.44.1.el8_10.x86_64) on Thu Mar 20 23:55:05 EDT 2025\nINFO: [HLS 200-10] On os \"Red Hat Enterprise Linux release 8.10 (Ootpa)\"\nINFO: [HLS 200-10] In directory '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3'\nWARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl\nSourcing Tcl script 'script.tcl'\nINFO: [HLS 200-1510] Running: open_project project_1 \nINFO: [HLS 200-10] Opening project '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1'.\n",
      "rangeOffset": 0,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 207,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:05 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:05 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:05 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:05 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:06 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:06 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:06 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:06 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:06 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:06 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 8,
        "startColumn": 1,
        "endLineNumber": 8,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1510] Running: set_top sparse_matrix_multiply_HLS \nINFO: [HLS 200-1510] Running: add_files top.cpp \nINFO: [HLS 200-10] Adding design file 'top.cpp' to the project\nINFO: [HLS 200-1510] Running: add_files -tb host.cpp \nINFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project\nINFO: [HLS 200-1510] Running: add_files -tb A_matrix_csr_sparsity_0.10.bin \nINFO: [HLS 200-10] Adding test bench file 'A_matrix_csr_sparsity_0.10.bin' to the project\nINFO: [HLS 200-1510] Running: add_files -tb B_matrix_csc_sparsity_0.10.bin \nINFO: [HLS 200-10] Adding test bench file 'B_matrix_csc_sparsity_0.10.bin' to the project\nINFO: [HLS 200-1510] Running: add_files -tb C_matrix_result_sparsity_0.10.bin \nINFO: [HLS 200-10] Adding test bench file 'C_matrix_result_sparsity_0.10.bin' to the project\nINFO: [HLS 200-1510] Running: open_solution solution1 \nINFO: [HLS 200-10] Opening solution '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1'.\nINFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "rangeOffset": 606,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 208,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:06 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:06 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:06 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:06 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 1,
        "endLineNumber": 22,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'\nINFO: [HLS 200-1505] Using flow_target 'vivado'\nResolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html\nINFO: [HLS 200-1464] Running solution command: config_export -flow=syn\nINFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog\n",
      "rangeOffset": 1641,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 209,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 27,
        "startColumn": 1,
        "endLineNumber": 27,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e \n",
      "rangeOffset": 2069,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 210,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 1,
        "endLineNumber": 28,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1510] Running: csynth_design \nINFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 391.543 MB.\n",
      "rangeOffset": 2129,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 211,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:09 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:10 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 30,
        "startColumn": 1,
        "endLineNumber": 30,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... \n",
      "rangeOffset": 2368,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 212,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:10 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:10 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:10 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:10 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:34 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:34 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:34 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 31,
        "startColumn": 1,
        "endLineNumber": 31,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (top.cpp:22:9)\nResolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html\nWARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp\nResolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html\n",
      "rangeOffset": 2424,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 213,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:34 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:34 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:34 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:34 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:35 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 31,
        "startColumn": 50,
        "endLineNumber": 32,
        "endColumn": 1
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1457,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 85,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:55:35 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:55:35 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:55:35 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:55:35 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:55:35 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-20 23:55:35 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:55:38 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:38 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:38 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 35,
        "startColumn": 1,
        "endLineNumber": 35,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.61 seconds. CPU system time: 2.05 seconds. Elapsed time: 28.98 seconds; current allocated memory: 396.945 MB.\n",
      "rangeOffset": 3036,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 214,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:38 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:38 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:38 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:38 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:42 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:42 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:42 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 36,
        "startColumn": 1,
        "endLineNumber": 36,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "rangeOffset": 3233,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 215,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:42 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:42 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:42 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:42 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 37,
        "startColumn": 1,
        "endLineNumber": 37,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1995] There were 456 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 106 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 78 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 78 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 85 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 88 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 95 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 126 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 129 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\n",
      "rangeOffset": 3304,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 216,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 53,
        "startColumn": 1,
        "endLineNumber": 53,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_3' is marked as complete unroll implied by the pipeline pragma (top.cpp:28:19)\nINFO: [HLS 214-241] Aggregating maxi variable 'C' with compact=none mode in 16-bits\nINFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:28:36)\nWARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_28_3' (top.cpp:28:19) in function 'dataflow_in_loop_VITIS_LOOP_21_1.1' as it has a variable trip count (top.cpp:28:19)\nINFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.78 seconds. Elapsed time: 8.53 seconds; current allocated memory: 406.363 MB.\nINFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 406.363 MB.\nINFO: [HLS 200-10] Starting code transformations ...\nINFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 406.629 MB.\nINFO: [HLS 200-10] Checking synthesizability ...\nINFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 407.898 MB.\nINFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_23_2_proc' (top.cpp:23) to a process function for dataflow in function 'dataflow_in_loop_VITIS_LOOP_21_1.1'.\nINFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_21_1.1' (top.cpp:23:36), detected/extracted 1 process function(s): \n\t 'dataflow_in_loop_VITIS_LOOP_21_1.1_Loop_VITIS_LOOP_23_2_proc3'.\nINFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 431.555 MB.\nWARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_21_1.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.\nINFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 442.520 MB.\n",
      "rangeOffset": 7525,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 217,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:47 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 69,
        "startColumn": 1,
        "endLineNumber": 69,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-10] Starting hardware synthesis ...\nINFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...\nWARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_21_1.1_Loop_VITIS_LOOP_23_2_proc3' to 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3'.\nWARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_21_1.1' to 'dataflow_in_loop_VITIS_LOOP_21_1_1'.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [HLS 200-486] Changing DSP latency (root=add_ln34_2) to 3 in order to utilize available DSP registers.\nWARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_23_2': contains subloop(s) that are not unrolled or flattened.\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 442.801 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 442.801 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_21_1_1' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 442.801 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 442.801 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 442.801 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 442.801 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).\nINFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 442.801 MB.\n",
      "rangeOffset": 9998,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 218,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 117,
        "startColumn": 1,
        "endLineNumber": 117,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_21_1_1' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWADDR' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWLEN' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWSIZE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWBURST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWLOCK' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWCACHE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWPROT' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWQOS' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWREGION' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WDATA' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WSTRB' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WLAST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_BREADY' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWADDR' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWLEN' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWSIZE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWBURST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWLOCK' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWCACHE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWPROT' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWQOS' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWREGION' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WDATA' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WSTRB' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WLAST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_BREADY' to 0.\nINFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_21_1_1'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 445.555 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nWARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem1' to 'm_axi'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem2' to 'm_axi'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem3' to 'm_axi'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 's_axilite & ap_ctrl_hs'.\nINFO: [RTGEN 206-100] Bundling port 'values_A', 'column_indices_A', 'row_ptr_A', 'values_B', 'row_indices_B', 'col_ptr_B', 'C' to AXI-Lite port control.\nINFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 447.719 MB.\n",
      "rangeOffset": 14151,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 219,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:48 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:49 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:49 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:49 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:49 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:49 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:49 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 178,
        "startColumn": 1,
        "endLineNumber": 178,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.51 seconds; current allocated memory: 451.629 MB.\n",
      "rangeOffset": 20910,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 220,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:49 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:49 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:49 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:49 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:51 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:51 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:51 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 179,
        "startColumn": 1,
        "endLineNumber": 179,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.\n",
      "rangeOffset": 21092,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 221,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:51 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:51 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:51 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:51 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:51 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:51 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:51 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 180,
        "startColumn": 1,
        "endLineNumber": 180,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.3 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.49 seconds; current allocated memory: 459.609 MB.\nINFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.\nINFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.\nINFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\nINFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz\nINFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:42; Allocated memory: 68.066 MB.\nINFO: [HLS 200-1510] Running: cosim_design \n",
      "rangeOffset": 21233,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 222,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:51 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:51 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:51 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:51 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:52 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/sparse_matrix_multiply_HLS_cosim.rpt"}
2025-03-20 23:55:52 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/sparse_matrix_multiply_HLS_cosim.rpt"}
2025-03-20 23:55:52 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:52 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:52 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 187,
        "startColumn": 1,
        "endLineNumber": 187,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-47] Using XSIM for RTL simulation.\nINFO: [COSIM 212-14] Instrumenting C test bench ...\n",
      "rangeOffset": 21846,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 223,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:52 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:52 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:52 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:55:52 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:16 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/hover' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:56:16 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/hover' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:56:22 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/codeAction' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-20 23:56:26 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:26 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:26 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 189,
        "startColumn": 1,
        "endLineNumber": 189,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "   Build using \"/tools/software/xilinx/Vitis_HLS/latest/vcxx/libexec/clang++\"\n   Compiling apatb_sparse_matrix_multiply_HLS.cpp\n   Compiling host.cpp_pre.cpp.tb.cpp\n   Compiling top.cpp_pre.cpp.tb.cpp\n   Compiling apatb_sparse_matrix_multiply_HLS_ir.ll\n   Generating cosim.tv.exe\nINFO: [COSIM 212-302] Starting C TB testing ... \nMSE: 0.00000002\nINFO: [COSIM 212-333] Generating C post check test bench ...\n",
      "rangeOffset": 21950,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 224,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:26 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:26 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:26 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:26 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:28 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:28 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:28 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 198,
        "startColumn": 1,
        "endLineNumber": 198,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-12] Generating RTL test bench ...\n",
      "rangeOffset": 22356,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 225,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:28 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:28 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:28 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:28 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:31 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:31 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:31 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 199,
        "startColumn": 1,
        "endLineNumber": 199,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***\nINFO: [COSIM 212-323] Starting verilog simulation. \nINFO: [COSIM 212-15] Starting XSIM ...\n",
      "rangeOffset": 22407,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 226,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:31 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:31 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:31 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:31 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:33 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:33 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:33 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 202,
        "startColumn": 1,
        "endLineNumber": 202,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Vivado Simulator v2024.1.2\nCopyright 1986-2022 Xilinx, Inc. All Rights Reserved.\nCopyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\nRunning: /tools/software/xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sparse_matrix_multiply_HLS_top glbl -Oenable_linking_all_libraries -prj sparse_matrix_multiply_HLS.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_18 -L floating_point_v7_0_23 --lib ieee_proposed=./ieee_proposed -s sparse_matrix_multiply_HLS \nMulti-threading is on. Using 110 slave threads.\n",
      "rangeOffset": 22573,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 227,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:33 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:33 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:33 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:33 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:34 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:34 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:34 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 207,
        "startColumn": 1,
        "endLineNumber": 207,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/glbl.v\" into library work\nINFO: [VRFC 10-311] analyzing module glbl\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.autotb.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module apatb_sparse_matrix_multiply_HLS_top\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_master_mem1.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module AESL_axi_master_mem1\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_master_mem2.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module AESL_axi_master_mem2\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_master_mem3.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module AESL_axi_master_mem3\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_slave_control.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module AESL_axi_slave_control\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem1_m_axi.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_load\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_store\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_read\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_write\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_burst_converter\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_throttle\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_reg_slice\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_fifo\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_srl\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_mem\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem2_m_axi.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_load\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_store\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_read\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_write\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_burst_converter\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_throttle\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_reg_slice\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_fifo\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_srl\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_mem\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem3_m_axi.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_load\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_store\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_read\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_write\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_burst_converter\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_throttle\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_reg_slice\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_fifo\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_srl\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_mem\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_control_s_axi.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_control_s_axi\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/dataflow_monitor.sv\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module dataflow_monitor\n",
      "rangeOffset": 23280,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 228,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:34 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:34 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:34 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:34 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:34 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:34 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:34 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 268,
        "startColumn": 1,
        "endLineNumber": 268,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Starting static elaboration\nPass Through NonSizing Optimizer\n",
      "rangeOffset": 29873,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 229,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:34 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:34 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:34 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:34 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:37 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:37 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 270,
        "startColumn": 1,
        "endLineNumber": 270,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Completed static elaboration\n",
      "rangeOffset": 29934,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 230,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 271,
        "startColumn": 1,
        "endLineNumber": 271,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Starting simulation data flow analysis\nCompleted simulation data flow analysis\nTime Resolution for simulation is 1ps\nCompiling package xil_defaultlib.$unit_dataflow_monitor_sv\n",
      "rangeOffset": 29963,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 231,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 275,
        "startColumn": 1,
        "endLineNumber": 275,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_contr...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\n",
      "rangeOffset": 30139,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 232,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:38 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:39 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 345,
        "startColumn": 1,
        "endLineNumber": 345,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mac_m...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mac_m...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_dataf...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_dataf...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS\nCompiling module xil_defaultlib.AESL_axi_master_mem1\n",
      "rangeOffset": 34899,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 233,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:39 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:39 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:39 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:39 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:39 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:39 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:39 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 371,
        "startColumn": 1,
        "endLineNumber": 371,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Compiling module xil_defaultlib.AESL_axi_master_mem2\nCompiling module xil_defaultlib.AESL_axi_master_mem3\nCompiling module xil_defaultlib.AESL_axi_slave_control\nCompiling module xil_defaultlib.df_process_intf_default\nCompiling module xil_defaultlib.nodf_module_intf_default\nCompiling module xil_defaultlib.df_loop_intf_default\nCompiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=62)\nCompiling module xil_defaultlib.dataflow_monitor_1\nCompiling module xil_defaultlib.apatb_sparse_matrix_multiply_HLS...\nCompiling module work.glbl\n",
      "rangeOffset": 36643,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 234,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:39 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:39 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:39 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:39 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:44 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:44 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:44 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 381,
        "startColumn": 1,
        "endLineNumber": 381,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Built simulation snapshot sparse_matrix_multiply_HLS\n",
      "rangeOffset": 37176,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 235,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:44 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:44 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:44 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:44 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:49 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:49 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:49 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 382,
        "startColumn": 1,
        "endLineNumber": 382,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n****** xsim v2024.1.2 (64-bit)\n  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024\n  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024\n  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024\n  **** Start of session at: Thu Mar 20 23:56:46 2025\n    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n\nsource xsim.dir/sparse_matrix_multiply_HLS/xsim_script.tcl\n# xsim {sparse_matrix_multiply_HLS} -autoloadwcfg -tclbatch {sparse_matrix_multiply_HLS.tcl}\n",
      "rangeOffset": 37229,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 236,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:49 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:49 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:49 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:49 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:50 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:50 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:50 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 393,
        "startColumn": 1,
        "endLineNumber": 393,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Time resolution is 1 ps\nsource sparse_matrix_multiply_HLS.tcl\n## run all\n////////////////////////////////////////////////////////////////////////////////////\n// Inter-Transaction Progress: Completed Transaction / Total Transaction\n// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%\n//\n// RTL Simulation : \"Inter-Transaction Progress\" [\"Intra-Transaction Progress\"] @ \"Simulation Time\"\n////////////////////////////////////////////////////////////////////////////////////\n// RTL Simulation : 0 / 1 [n/a] @ \"125000\"\n",
      "rangeOffset": 37781,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 237,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:50 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:50 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:50 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:50 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:54 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:54 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:54 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 403,
        "startColumn": 1,
        "endLineNumber": 403,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "// RTL Simulation : 1 / 1 [n/a] @ \"1485825000\"\n////////////////////////////////////////////////////////////////////////////////////\n$finish called at time : 1485885 ns : File \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.autotb.v\" Line 755\n## quit\nINFO: [Common 17-206] Exiting xsim at Thu Mar 20 23:56:54 2025...\n",
      "rangeOffset": 38319,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 238,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:54 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:54 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:54 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:54 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 408,
        "startColumn": 1,
        "endLineNumber": 408,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-316] Starting C post checking ...\n",
      "rangeOffset": 38694,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 239,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 409,
        "startColumn": 1,
        "endLineNumber": 409,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "MSE: 0.00000002\n",
      "rangeOffset": 38745,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 240,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 410,
        "startColumn": 1,
        "endLineNumber": 410,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***\nINFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.\nINFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:03; Allocated memory: 10.961 MB.\nINFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow syn \nINFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "rangeOffset": 38761,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 241,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:56:55 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:09 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:09 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:09 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 415,
        "startColumn": 1,
        "endLineNumber": 415,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n****** Vivado v2024.1.2 (64-bit)\n  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024\n  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024\n  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024\n  **** Start of session at: Thu Mar 20 23:57:01 2025\n    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n\nsource run_ippack.tcl -notrace\nINFO: calling package_hls_ip ip_types=vitis sysgen json_file=/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/solution1_data.json outdir=/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip srcdir=/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1 sort_interfaces_ports=false\n",
      "rangeOffset": 39304,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 242,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:09 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:09 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:09 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:09 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:12 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:12 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:12 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:12 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:12 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:12 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 426,
        "startColumn": 1,
        "endLineNumber": 426,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: Copied 1 ipmisc file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/misc\nINFO: Copied 11 verilog file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/hdl/verilog\nINFO: Copied 11 vhdl file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/hdl/vhdl\nINFO: Copied 10 swdriver file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/drivers\n",
      "rangeOffset": 40069,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 243,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:12 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:12 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:12 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:12 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:22 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:22 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:22 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 430,
        "startColumn": 1,
        "endLineNumber": 430,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "ipx::create_core: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1749.121 ; gain = 57.867 ; free physical = 142602 ; free virtual = 239250\nINFO: Import ports from HDL: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/hdl/vhdl/sparse_matrix_multiply_HLS.vhd (sparse_matrix_multiply_HLS)\nINFO: Add axi4lite interface s_axi_control\nINFO: Add clock interface ap_clk\nINFO: Add reset interface ap_rst_n\nINFO: Add interrupt interface interrupt\nINFO: [IP_Flow 19-234] Refreshing IP repositories\nINFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "rangeOffset": 40539,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 244,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:22 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:22 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:22 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:22 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 438,
        "startColumn": 1,
        "endLineNumber": 438,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.\nINFO: Add axi4full interface m_axi_mem1\nINFO: Add axi4full interface m_axi_mem2\nINFO: Add axi4full interface m_axi_mem3\n",
      "rangeOffset": 41131,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 245,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 442,
        "startColumn": 1,
        "endLineNumber": 442,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: Calling post_process_vitis to specialize IP\nINFO: Calling post_process_sysgen to specialize IP\nGenerating sysgen info xml from json file\nINFO: Created IP /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/component.xml\n",
      "rangeOffset": 41351,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 246,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 446,
        "startColumn": 1,
        "endLineNumber": 446,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: Created IP archive /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/xilinx_com_hls_sparse_matrix_multiply_HLS_1_0.zip\nINFO: [Common 17-206] Exiting Vivado at Thu Mar 20 23:57:23 2025...\n",
      "rangeOffset": 41600,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 247,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:23 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:34 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:34 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:34 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:34 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:34 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:34 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 448,
        "startColumn": 1,
        "endLineNumber": 448,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...\n",
      "rangeOffset": 41818,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 248,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:34 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:34 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:34 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:34 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:42 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:42 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:42 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 449,
        "startColumn": 1,
        "endLineNumber": 449,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n****** Vivado v2024.1.2 (64-bit)\n  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024\n  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024\n  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024\n  **** Start of session at: Thu Mar 20 23:57:36 2025\n    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n\nsource run_vivadosyn.tcl\n# source ./settings.tcl\n## set top_module sparse_matrix_multiply_HLS\n## set language verilog\n## set family zynquplus\n## set device xczu3eg\n## set package -sbva484\n## set speed -1-e\n## set clock ap_clk\n## set fsm_ext \"off\"\n## set add_io_buffers false \n# source -notrace ./extraction.tcl\n# set vivado_proj_name project\n# set vivado_proj_dir .\n# set target_device \"${device}${package}${speed}\"\n# set target_clk_period_ns \"10.000\"\n# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]\n# set ip_vlnv xilinx.com:hls:sparse_matrix_multiply_HLS:1.0\n# set ip_repo_path ../ip\n# set bd_design_name bd_0\n# set bd_inst_name hls_inst\n# set bd_props {}\n# set has_synth true\n# set synth_design_args {-directive sdx_optimization_effort_high}\n# set synth_dcp \"\"\n# set synth_props {}\n# set has_impl false\n# set impl_props {}\n# set report_options [dict create]\n# dict set report_options report_level 2\n# dict set report_options report_max_paths 10\n# dict set report_options stdout_hls_reports 1\n# dict set report_options stdout_vivado_reports 0\n# dict set report_options hls_project project_1\n# dict set report_options hls_solution solution1\n# dict set report_options has_synth $has_synth\n# dict set report_options has_impl $has_impl\n# dict set report_options vivado_reportbasename $top_module\n# dict set report_options vivado_reportdir ./report\n# dict set report_options hls_impl_dir ..\n# dict set report_options hls_reportdir ../report/$language\n# dict set report_options target_clk_period $target_clk_period_ns\n# dict set report_options target_device $target_device\n# dict set report_options language $language\n# dict set report_options clock_name $clock\n# dict set report_options error_if_impl_timing_fails false\n# dict set report_options topmodule \"sparse_matrix_multiply_HLS\"\n# dict set report_options funcmodules {sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3 sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1}\n# dict set report_options bindmodules {sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1 sparse_matrix_multiply_HLS_mem1_m_axi sparse_matrix_multiply_HLS_mem2_m_axi sparse_matrix_multiply_HLS_mem3_m_axi sparse_matrix_multiply_HLS_control_s_axi}\n# dict set report_options max_module_depth 7\n# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force\n",
      "rangeOffset": 41878,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 249,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:42 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:42 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:42 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:42 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:52 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:52 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:52 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 509,
        "startColumn": 1,
        "endLineNumber": 509,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.500 ; gain = 49.867 ; free physical = 142247 ; free virtual = 238858\n# set_property target_language $language [current_project]\n# if { ![file exists $ip_repo_path] } {\n#   error \"Cannot find packaged HLS IP\"\n# }\n# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]\n# update_ip_catalog\n",
      "rangeOffset": 44662,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 250,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:52 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:52 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:52 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:52 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:53 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:53 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:54 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 516,
        "startColumn": 1,
        "endLineNumber": 516,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IP_Flow 19-234] Refreshing IP repositories\nINFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip'.\n",
      "rangeOffset": 45061,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 251,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:54 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:54 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:54 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:54 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:54 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:54 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:54 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 518,
        "startColumn": 1,
        "endLineNumber": 518,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.\n# create_bd_design bd_0\n",
      "rangeOffset": 45239,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 252,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:54 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:54 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:54 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:54 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:54 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:54 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 520,
        "startColumn": 1,
        "endLineNumber": 520,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Wrote  : </nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> \n",
      "rangeOffset": 45363,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 253,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 521,
        "startColumn": 1,
        "endLineNumber": 521,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]\n# if { [llength $bd_props] } { \n#   set_property -dict $bd_props $cell_inst \n# }\n# make_bd_pins_external $cell_inst\n# make_bd_intf_pins_external $cell_inst\n",
      "rangeOffset": 45494,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 254,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 527,
        "startColumn": 1,
        "endLineNumber": 527,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]\n# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne \"\" } { \n#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports \n# }\n# foreach bd_port [get_bd_intf_ports] {\n#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port\n# }\n# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {\n#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port\n# }\n# set s_axi_addr_width_min 32\n# foreach bd_port [get_bd_intf_ports -filter {MODE == \"Slave\" && VLNV =~ \"xilinx.com:interface:aximm_rtl:*\"}] {\n#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]\n#   if { $bd_port_addr_width < $s_axi_addr_width_min } {\n#     puts \"INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min\"\n#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port\n#   }\n# }\nINFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32\n# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}\n# assign_bd_address\nINFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm\nSlave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.\nSlave segment '/m_axi_mem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem1' at <0x44A0_0000 [ 64K ]>.\nSlave segment '/m_axi_mem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem2' at <0x44A0_0000 [ 64K ]>.\nSlave segment '/m_axi_mem3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem3' at <0x44A0_0000 [ 64K ]>.\nWrote  : </nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> \n",
      "rangeOffset": 45721,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 255,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:55 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:57 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:57 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:58 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 554,
        "startColumn": 1,
        "endLineNumber": 554,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Verilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v\n",
      "rangeOffset": 47440,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 256,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:58 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:58 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:58 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:58 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:58 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:58 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:58 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 555,
        "startColumn": 1,
        "endLineNumber": 555,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Verilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v\nVerilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v\n# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]\n# add_files -norecurse $toprtl\n# set top_inst_name [file root [file tail $toprtl]]\n# puts \"Using BD top: $top_inst_name\"\nUsing BD top: bd_0_wrapper\n# set xdc_files [glob -nocomplain ./*.xdc]\n# if { [llength $xdc_files] } {\n#     add_files -fileset constrs_1 -norecurse $xdc_files\n# }\n# launch_runs synth_1 -scripts_only\n",
      "rangeOffset": 47591,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 257,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:58 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:58 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:58 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:57:58 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 567,
        "startColumn": 1,
        "endLineNumber": 567,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.\nVerilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v\n",
      "rangeOffset": 48290,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 258,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 569,
        "startColumn": 1,
        "endLineNumber": 569,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Verilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v\nVerilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v\n",
      "rangeOffset": 48555,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 259,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 571,
        "startColumn": 1,
        "endLineNumber": 571,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .\nExporting to file /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh\nGenerated Hardware Definition File /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef\nINFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0\n",
      "rangeOffset": 48861,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 260,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:02 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:04 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:04 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:04 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 575,
        "startColumn": 1,
        "endLineNumber": 575,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.\n",
      "rangeOffset": 49332,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 261,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:04 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:04 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:04 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:04 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:06 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:06 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:06 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 576,
        "startColumn": 1,
        "endLineNumber": 576,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2111.867 ; gain = 72.035 ; free physical = 142055 ; free virtual = 238684\n# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {\n#   reset_run [get_runs $run]\n# }\n",
      "rangeOffset": 49513,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 262,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:06 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:06 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:06 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:06 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:07 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:07 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:07 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 580,
        "startColumn": 1,
        "endLineNumber": 580,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]\n# hls_vivado_reports_setup $report_options\nTIMESTAMP: HLS-REPORT: initialize report directories: 2025-03-20 23:58:06 EDT\n# if { $has_synth || $has_impl } {\n#   # synth properties setting\n#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]\n#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]\n#   if { ![llength $ip_inst] } {\n#       error \"Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*\"\n#   }\n#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]\n#   if { ![llength $synth_run] } {\n#       error \"Cannot find synth run for HLS IP: ${ip_inst}*\"\n#   }\n# \n#   if { [llength $synth_design_args] } {\n#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run\n#   }\n# \n#   if { [llength $synth_props] } {\n#     set_property -dict $synth_props $synth_run\n#   }\n# \n#   # launch run synth\n#   launch_runs synth_1\n#   wait_on_run synth_1\n#   # synth reports\n#   hls_vivado_reports_synth synth_1 $report_options\n#   if { $synth_dcp ne \"\" } {\n#     file mkdir [file dirname $synth_dcp]\n#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]\n#     if { [llength $run_dcp] != 1 } { error \"Cannot find single dcp file for run $synth_run\" }\n#     file copy -force $run_dcp $synth_dcp\n#   }\n# }\nINFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0\nWARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.\n[Thu Mar 20 23:58:06 2025] Launched bd_0_hls_inst_0_synth_1...\nRun output will be captured here: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log\n[Thu Mar 20 23:58:06 2025] Launched synth_1...\nRun output will be captured here: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/runme.log\n[Thu Mar 20 23:58:06 2025] Waiting for synth_1 to finish...\n",
      "rangeOffset": 49757,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 263,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:07 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:07 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:07 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-20 23:58:07 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:22 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:22 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:22 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 622,
        "startColumn": 1,
        "endLineNumber": 622,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n*** Running vivado\n    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl\n\n",
      "rangeOffset": 51936,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 264,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:22 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:22 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:22 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:22 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:32 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:32 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:32 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 626,
        "startColumn": 1,
        "endLineNumber": 626,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n****** Vivado v2024.1.2 (64-bit)\n  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024\n  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024\n  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024\n  **** Start of session at: Fri Mar 21 00:00:22 2025\n    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n\nsource bd_0_wrapper.tcl -notrace\n",
      "rangeOffset": 52081,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 265,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:32 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:32 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:32 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:32 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:42 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:42 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:42 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 636,
        "startColumn": 1,
        "endLineNumber": 636,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1707.535 ; gain = 55.867 ; free physical = 138302 ; free virtual = 234938\nINFO: [IP_Flow 19-234] Refreshing IP repositories\nINFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip'.\nINFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.\nCommand: synth_design -top bd_0_wrapper -part xczu3eg-sbva484-1-e -mode out_of_context\nStarting synth_design\nAttempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'\nINFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'\nINFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e\n",
      "rangeOffset": 52516,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 266,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:42 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:42 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:42 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:42 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:47 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:47 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:47 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 645,
        "startColumn": 1,
        "endLineNumber": 645,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.\nINFO: [Synth 8-7078] Launching helper process for spawning children vivado processes\nINFO: [Synth 8-7075] Helper process launched with PID 1900500\n",
      "rangeOffset": 53274,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 267,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:47 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:47 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:47 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:47 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:52 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:52 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:52 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 648,
        "startColumn": 1,
        "endLineNumber": 648,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nStarting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2911.852 ; gain = 304.777 ; free physical = 136742 ; free virtual = 233382\n---------------------------------------------------------------------------------\n",
      "rangeOffset": 53514,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 268,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:52 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:52 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:52 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:52 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:57 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:57 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:57 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 651,
        "startColumn": 1,
        "endLineNumber": 651,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]\nINFO: [Synth 8-6157] synthesizing module 'bd_0' [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]\nINFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-1900189-ece-linlabsrv01.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]\nINFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-1900189-ece-linlabsrv01.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]\nINFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]\nINFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]\n---------------------------------------------------------------------------------\nFinished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2993.820 ; gain = 386.746 ; free physical = 136644 ; free virtual = 233284\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Handling Custom Attributes\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2993.820 ; gain = 386.746 ; free physical = 136648 ; free virtual = 233288\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2993.820 ; gain = 386.746 ; free physical = 136648 ; free virtual = 233288\n---------------------------------------------------------------------------------\nNetlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.820 ; gain = 0.000 ; free physical = 136633 ; free virtual = 233284\nINFO: [Project 1-570] Preparing netlist for logic optimization\n\nProcessing XDC Constraints\nInitializing timing engine\nParsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'\nFinished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'\nParsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]\n",
      "rangeOffset": 53848,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 269,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:57 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:57 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:57 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:00:57 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:02 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:02 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:02 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 677,
        "startColumn": 1,
        "endLineNumber": 677,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3060.820 ; gain = 0.000 ; free physical = 136660 ; free virtual = 233301\nFinished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]\nParsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]\nFinished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]\nCompleted Processing XDC Constraints\n\nNetlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.820 ; gain = 0.000 ; free physical = 136661 ; free virtual = 233302\nINFO: [Project 1-111] Unisim Transformation Summary:\nNo Unisim elements were transformed.\n\nConstraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3060.820 ; gain = 0.000 ; free physical = 136661 ; free virtual = 233302\n",
      "rangeOffset": 57197,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 270,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:02 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:02 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:02 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:02 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:12 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:12 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:12 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 688,
        "startColumn": 1,
        "endLineNumber": 688,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nFinished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3060.820 ; gain = 453.746 ; free physical = 136924 ; free virtual = 233565\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Loading Part and Timing Information\n---------------------------------------------------------------------------------\nLoading part: xczu3eg-sbva484-1-e\nINFO: [Synth 8-6742] Reading net delay rules and data\n---------------------------------------------------------------------------------\nFinished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3068.824 ; gain = 461.750 ; free physical = 136924 ; free virtual = 233565\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Applying 'set_property' XDC Constraints\n---------------------------------------------------------------------------------\nApplied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).\nApplied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).\n---------------------------------------------------------------------------------\nFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3068.824 ; gain = 461.750 ; free physical = 136924 ; free virtual = 233565\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3068.824 ; gain = 461.750 ; free physical = 136919 ; free virtual = 233562\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart RTL Component Statistics \n---------------------------------------------------------------------------------\nDetailed RTL Component Info : \n---------------------------------------------------------------------------------\nFinished RTL Component Statistics \n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Part Resource Summary\n---------------------------------------------------------------------------------\nPart Resources:\nDSPs: 360 (col length:72)\nBRAMs: 432 (col length: RAMB18 72 RAMB36 36)\n---------------------------------------------------------------------------------\nFinished Part Resource Summary\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Cross Boundary and Area Optimization\n---------------------------------------------------------------------------------\nWARNING: [Synth 8-7080] Parallel synthesis criteria is not met\n---------------------------------------------------------------------------------\nFinished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3068.824 ; gain = 461.750 ; free physical = 136920 ; free virtual = 233563\n---------------------------------------------------------------------------------\n",
      "rangeOffset": 58245,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 271,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:12 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:12 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:12 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:12 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:22 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:22 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:22 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 733,
        "startColumn": 1,
        "endLineNumber": 733,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nStart Applying XDC Timing Constraints\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 3531.457 ; gain = 924.383 ; free physical = 136526 ; free virtual = 233163\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Timing Optimization\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 3531.457 ; gain = 924.383 ; free physical = 136528 ; free virtual = 233165\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Technology Mapping\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 3541.473 ; gain = 934.398 ; free physical = 136516 ; free virtual = 233154\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart IO Insertion\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Flattening Before IO Insertion\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Flattening Before IO Insertion\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Final Netlist Cleanup\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Final Netlist Cleanup\n---------------------------------------------------------------------------------\n",
      "rangeOffset": 61880,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 272,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:22 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:22 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:22 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:22 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:27 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:27 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:27 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 766,
        "startColumn": 1,
        "endLineNumber": 766,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nFinished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3555.348 ; gain = 948.273 ; free physical = 136502 ; free virtual = 233140\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Renaming Generated Instances\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3555.348 ; gain = 948.273 ; free physical = 136501 ; free virtual = 233139\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Rebuilding User Hierarchy\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3555.348 ; gain = 948.273 ; free physical = 136499 ; free virtual = 233137\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Renaming Generated Ports\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3555.348 ; gain = 948.273 ; free physical = 136502 ; free virtual = 233141\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Handling Custom Attributes\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3555.348 ; gain = 948.273 ; free physical = 136502 ; free virtual = 233141\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Renaming Generated Nets\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3555.348 ; gain = 948.273 ; free physical = 136502 ; free virtual = 233141\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Writing Synthesis Report\n---------------------------------------------------------------------------------\n\nReport BlackBoxes: \n+------+----------------+----------+\n|      |BlackBox name   |Instances |\n+------+----------------+----------+\n|1     |bd_0_hls_inst_0 |         1|\n+------+----------------+----------+\n\nReport Cell Usage: \n+------+--------------+------+\n|      |Cell          |Count |\n+------+--------------+------+\n|1     |bd_0_hls_inst |     1|\n+------+--------------+------+\n---------------------------------------------------------------------------------\nFinished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3555.348 ; gain = 948.273 ; free physical = 136502 ; free virtual = 233141\n---------------------------------------------------------------------------------\nSynthesis finished with 0 errors, 0 critical warnings and 1 warnings.\nSynthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 3555.348 ; gain = 881.273 ; free physical = 136505 ; free virtual = 233144\nSynthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3555.348 ; gain = 948.273 ; free physical = 136504 ; free virtual = 233143\nINFO: [Project 1-571] Translating synthesized netlist\nNetlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3555.348 ; gain = 0.000 ; free physical = 136505 ; free virtual = 233144\nINFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "rangeOffset": 64461,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 273,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:27 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:27 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:27 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:27 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:32 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:32 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:32 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 825,
        "startColumn": 1,
        "endLineNumber": 825,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\nNetlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3555.348 ; gain = 0.000 ; free physical = 136844 ; free virtual = 233484\nINFO: [Project 1-111] Unisim Transformation Summary:\nNo Unisim elements were transformed.\n\nSynth Design complete | Checksum: 3c2dc078\nINFO: [Common 17-83] Releasing license: Synthesis\n22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.\nsynth_design completed successfully\nsynth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 3555.348 ; gain = 1801.391 ; free physical = 136846 ; free virtual = 233486\nINFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2716.441; main = 2327.773; forked = 400.179\nINFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5215.121; main = 3481.648; forked = 1733.473\nINFO: [Common 17-1381] The checkpoint '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.\nINFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb\nINFO: [Common 17-206] Exiting Vivado at Fri Mar 21 00:01:28 2025...\n",
      "rangeOffset": 69124,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 274,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:32 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:32 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:32 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:32 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:39 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:39 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:40 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 840,
        "startColumn": 1,
        "endLineNumber": 840,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "[Fri Mar 21 00:01:39 2025] synth_1 finished\nwait_on_runs: Time (s): cpu = 00:03:10 ; elapsed = 00:03:33 . Memory (MB): peak = 2118.008 ; gain = 0.000 ; free physical = 138692 ; free virtual = 235329\nTIMESTAMP: HLS-REPORT: synthesis open_run: 2025-03-21 00:01:39 EDT\nINFO: HLS-REPORT: Opening synthesis design database: open_run synth_1\nDesign is defaulting to impl run constrset: constrs_1\nDesign is defaulting to synth run part: xczu3eg-sbva484-1-e\nINFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e\n",
      "rangeOffset": 70429,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 275,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:40 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:40 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:40 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:40 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:45 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:45 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:45 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:45 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:45 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:45 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 847,
        "startColumn": 1,
        "endLineNumber": 847,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Project 1-454] Reading design checkpoint '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'\nNetlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2960.043 ; gain = 0.000 ; free physical = 137866 ; free virtual = 234504\nINFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement\n",
      "rangeOffset": 70934,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 276,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:45 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:45 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:45 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:45 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:46 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:46 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:46 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:46 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:46 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:46 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 850,
        "startColumn": 1,
        "endLineNumber": 850,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\nINFO: [Project 1-479] Netlist was created with Vivado 2024.1.2\nINFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "rangeOffset": 71401,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 277,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:46 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:46 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:46 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:46 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:48 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:48 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:48 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 853,
        "startColumn": 1,
        "endLineNumber": 853,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]\n",
      "rangeOffset": 71598,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 278,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:48 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:48 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:48 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:48 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:53 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:53 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:53 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 854,
        "startColumn": 1,
        "endLineNumber": 854,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2984.055 ; gain = 0.000 ; free physical = 138192 ; free virtual = 234827\nFinished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]\nINFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "rangeOffset": 71728,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 279,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:53 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:53 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:53 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:01:53 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:02 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:02 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 857,
        "startColumn": 1,
        "endLineNumber": 857,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3202.570 ; gain = 0.000 ; free physical = 137909 ; free virtual = 234559\nINFO: [Project 1-111] Unisim Transformation Summary:\n  A total of 1 instances were transformed.\n  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance \n\nopen_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3202.570 ; gain = 1084.562 ; free physical = 137910 ; free virtual = 234560\nTIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-03-21 00:02:02 EDT\nINFO: HLS-REPORT: Running report: report_utilization -file ./report/sparse_matrix_multiply_HLS_utilization_synth.rpt\n",
      "rangeOffset": 72080,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 280,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 865,
        "startColumn": 1,
        "endLineNumber": 865,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/sparse_matrix_multiply_HLS_utilization_hierarchical_synth.rpt\n",
      "rangeOffset": 72836,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 281,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 866,
        "startColumn": 1,
        "endLineNumber": 866,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/sparse_matrix_multiply_HLS_timing_synth.rpt\n",
      "rangeOffset": 73002,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 282,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:03 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:06 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:06 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:06 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 867,
        "startColumn": 1,
        "endLineNumber": 867,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "rangeOffset": 73117,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 283,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:06 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:06 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:06 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:06 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:07 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:07 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:07 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 868,
        "startColumn": 1,
        "endLineNumber": 868,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.\nINFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "rangeOffset": 73175,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 284,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:07 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:07 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:07 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:07 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:25 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:25 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:25 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 870,
        "startColumn": 1,
        "endLineNumber": 870,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port \"ap_clk\" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew\nResolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design\n",
      "rangeOffset": 73365,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 285,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:25 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:25 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:25 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:25 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 872,
        "startColumn": 1,
        "endLineNumber": 872,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 4468.500 ; gain = 1265.930 ; free physical = 138950 ; free virtual = 235601\nINFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/sparse_matrix_multiply_HLS_timing_paths_synth.rpt\nINFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.\nINFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\nINFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.\n",
      "rangeOffset": 73662,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 286,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 877,
        "startColumn": 1,
        "endLineNumber": 877,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/sparse_matrix_multiply_HLS_design_analysis_synth.rpt\n",
      "rangeOffset": 74239,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 287,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 878,
        "startColumn": 1,
        "endLineNumber": 878,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Implflow 30-839]  \n",
      "rangeOffset": 74364,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 288,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:26 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:27 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:27 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:27 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 879,
        "startColumn": 1,
        "endLineNumber": 879,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/sparse_matrix_multiply_HLS_failfast_synth.rpt\n",
      "rangeOffset": 74390,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 289,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:27 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:27 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:27 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:27 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:27 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:27 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:27 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 880,
        "startColumn": 1,
        "endLineNumber": 880,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- design metrics completed in 1 seconds\n -I- DONT_TOUCH metric completed in 0 seconds\n -I- MARK_DEBUG metric completed in 0 seconds\n",
      "rangeOffset": 74555,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 290,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:27 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:27 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:27 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:27 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 883,
        "startColumn": 1,
        "endLineNumber": 883,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- utilization metrics completed in 2 seconds\n",
      "rangeOffset": 74690,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 291,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 884,
        "startColumn": 1,
        "endLineNumber": 884,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- control set metrics completed in 0 seconds\n",
      "rangeOffset": 74738,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 292,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:29 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:30 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:30 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:30 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:30 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:30 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:30 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 885,
        "startColumn": 1,
        "endLineNumber": 885,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- methodology check metrics completed in 0 seconds\n",
      "rangeOffset": 74786,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 293,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:30 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:30 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:30 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:30 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 886,
        "startColumn": 1,
        "endLineNumber": 886,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- average fanout metrics completed in 1 seconds (0 modules)\n",
      "rangeOffset": 74840,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 294,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 887,
        "startColumn": 1,
        "endLineNumber": 887,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- non-FD high fanout nets completed in 1 seconds\n -I- path budgeting metrics completed in 0 seconds\n#  +-----------------------------------------------------------------------------------------+\n#  | Design Summary                                                                          |\n#  | design_1                                                                                |\n#  | xczu3eg-sbva484-1-e                                                                     |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n#  | Criteria                                                  | Guideline | Actual | Status |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n#  | LUT                                                       | 70%       | 5.40%  | OK     |\n#  | FD                                                        | 50%       | 4.20%  | OK     |\n#  | LUTRAM+SRL                                                | 25%       | 1.40%  | OK     |\n#  | CARRY8                                                    | 25%       | 2.49%  | OK     |\n#  | MUXF7                                                     | 15%       | 0.10%  | OK     |\n#  | DSP                                                       | 80%       | 0.28%  | OK     |\n#  | RAMB/FIFO                                                 | 80%       | 0.93%  | OK     |\n#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.60%  | OK     |\n#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |\n#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |\n#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |\n#  | Control Sets                                              | 1323      | 163    | OK     |\n#  | Average Fanout for modules > 100k cells                   | 4         | 2.59   | OK     |\n#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |\n#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |\n#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |\n#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |\n#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |\n#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n#  | Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |\n#  | Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n -I- Generated file /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/report/sparse_matrix_multiply_HLS_failfast_synth.rpt\n -I- Number of criteria to review: 0\n -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging\n -I- report_failfast completed in 5 seconds\nTIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-03-21 00:02:31 EDT\nTIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-03-21 00:02:31 EDT\nTIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-03-21 00:02:31 EDT\nTIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-03-21 00:02:31 EDT\nTIMESTAMP: HLS-REPORT: synth process timing paths: 2025-03-21 00:02:31 EDT\nTIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-03-21 00:02:31 EDT\nTIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-03-21 00:02:31 EDT\nHLS EXTRACTION: synth area_totals:  0 70560 141120 360 432 0 0\nHLS EXTRACTION: synth area_current: 0 3808 5925 1 4 0 402 0 0 0\nHLS EXTRACTION: synth resources_dict: AVAIL_LUT 70560 LUT 3808 AVAIL_FF 141120 FF 5925 AVAIL_DSP 360 DSP 1 AVAIL_BRAM 432 BRAM 4 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 402 AVAIL_CLB 0 CLB 0\nINFO: HLS-REPORT: generated /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/report/vivado_syn.xml\nINFO: HLS-REPORT: generated /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/report/verilog/sparse_matrix_multiply_HLS_export.rpt\n\n\nImplementation tool: Xilinx Vivado v.2024.1.2\nProject:             project_1\nSolution:            solution1\nDevice target:       xczu3eg-sbva484-1-e\nReport date:         Fri Mar 21 00:02:31 EDT 2025\n\n#=== Post-Synthesis Resource usage ===\nSLICE:            0\nLUT:           3808\nFF:            5925\nDSP:              1\nBRAM:             4\nURAM:             0\nLATCH:            0\nSRL:            402\nCLB:              0\n\n#=== Final timing ===\nCP required:                     10.000\nCP achieved post-synthesis:      2.138\nTiming met\n\nTIMESTAMP: HLS-REPORT: synthesis end: 2025-03-21 00:02:31 EDT\n# if { $has_impl } {\n#   # launch run impl\n#   if { [llength $impl_props] } {\n#     set_property -dict $impl_props [get_runs impl_1]\n#   }\n#   launch_runs impl_1\n#   wait_on_run impl_1\n#   # impl reports\n#   hls_vivado_reports_impl impl_1 $report_options\n# }\n# hls_vivado_reports_finalize $report_options\nTIMESTAMP: HLS-REPORT: all reports complete: 2025-03-21 00:02:31 EDT\nINFO: [Common 17-206] Exiting Vivado at Fri Mar 21 00:02:31 2025...\n",
      "rangeOffset": 74903,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 295,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:31 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:43 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:43 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:43 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 975,
        "startColumn": 1,
        "endLineNumber": 975,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-802] Generated output file project_1/solution1/impl/export.zip\nINFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:05:47; Allocated memory: 3.480 MB.\nINFO: [HLS 200-112] Total CPU user time: 411.95 seconds. Total CPU system time: 33.14 seconds. Total elapsed time: 460.18 seconds; peak allocated memory: 474.051 MB.\n",
      "rangeOffset": 80598,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 296,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:43 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:43 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:43 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:02:43 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:03:08 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-21 00:03:08 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-21 00:03:10 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-21 00:03:11 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-21 00:03:23 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 26,
        "startColumn": 1,
        "endLineNumber": 26,
        "endColumn": 33
      },
      "rangeLength": 32,
      "text": "",
      "rangeOffset": 1132,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 86,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:23 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:23 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:23 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:23 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:23 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:23 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-21 00:03:25 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 23,
        "startColumn": 76,
        "endLineNumber": 23,
        "endColumn": 76
      },
      "rangeLength": 0,
      "text": "\n            ",
      "rangeOffset": 1019,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 87,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:25 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:25 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:25 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:25 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:25 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:25 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-21 00:03:26 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 24,
        "startColumn": 9,
        "endLineNumber": 24,
        "endColumn": 13
      },
      "rangeLength": 4,
      "text": "",
      "rangeOffset": 1028,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 88,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:26 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:26 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:26 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:26 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:26 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:26 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-21 00:03:26 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 24,
        "startColumn": 5,
        "endLineNumber": 24,
        "endColumn": 9
      },
      "rangeLength": 4,
      "text": "",
      "rangeOffset": 1024,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 89,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:26 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:26 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:26 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:26 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:26 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:26 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-21 00:03:27 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 24,
        "startColumn": 1,
        "endLineNumber": 24,
        "endColumn": 5
      },
      "rangeLength": 4,
      "text": "",
      "rangeOffset": 1020,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 90,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:27 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:27 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:27 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:27 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:27 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:27 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-21 00:03:28 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 24,
        "startColumn": 1,
        "endLineNumber": 24,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "            #pragma HLS pipeline",
      "rangeOffset": 1020,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 91,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:28 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:28 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:28 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:28 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:28 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:03:28 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-21 00:04:54 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 26,
        "startColumn": 46,
        "endLineNumber": 27,
        "endColumn": 1
      },
      "rangeLength": 1,
      "text": "",
      "rangeOffset": 1164,
      "forceMoveMarkers": false
    }
  ],
  "eol": "\n",
  "versionId": 92,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:04:54 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:04:54 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:04:54 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:04:54 [debug] : MonacoEditorModel.markAsDirty - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:04:54 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:04:54 [debug] : [hosted-plugin: 1555742] Response handler 'textDocument/documentSymbol' failed with message: Cannot read properties of undefined (reading 'remove') 
2025-03-21 00:04:59 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/top.cpp"}
2025-03-21 00:05:02 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:02 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:02 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 1,
        "startColumn": 1,
        "endLineNumber": 978,
        "endColumn": 1
      },
      "rangeLength": 80946,
      "text": "",
      "rangeOffset": 0,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 297,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:02 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:02 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:02 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:02 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:07 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:07 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:07 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 1,
        "startColumn": 1,
        "endLineNumber": 1,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-10] For user 'mmeng35' on host 'ece-linlabsrv01.ece.gatech.edu' (Linux_x86_64 version 4.18.0-553.44.1.el8_10.x86_64) on Fri Mar 21 00:05:06 EDT 2025\nINFO: [HLS 200-10] On os \"Red Hat Enterprise Linux release 8.10 (Ootpa)\"\nINFO: [HLS 200-10] In directory '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3'\nWARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl\n",
      "rangeOffset": 0,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 298,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:07 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:07 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:07 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:07 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:07 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:07 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:07 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 5,
        "startColumn": 1,
        "endLineNumber": 5,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Sourcing Tcl script 'script.tcl'\nINFO: [HLS 200-1510] Running: open_project project_1 \nINFO: [HLS 200-10] Opening project '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1'.\nINFO: [HLS 200-1510] Running: set_top sparse_matrix_multiply_HLS \nINFO: [HLS 200-1510] Running: add_files top.cpp \nINFO: [HLS 200-10] Adding design file 'top.cpp' to the project\nINFO: [HLS 200-1510] Running: add_files -tb host.cpp \nINFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project\nINFO: [HLS 200-1510] Running: add_files -tb A_matrix_csr_sparsity_0.10.bin \nINFO: [HLS 200-10] Adding test bench file 'A_matrix_csr_sparsity_0.10.bin' to the project\nINFO: [HLS 200-1510] Running: add_files -tb B_matrix_csc_sparsity_0.10.bin \nINFO: [HLS 200-10] Adding test bench file 'B_matrix_csc_sparsity_0.10.bin' to the project\nINFO: [HLS 200-1510] Running: add_files -tb C_matrix_result_sparsity_0.10.bin \nINFO: [HLS 200-10] Adding test bench file 'C_matrix_result_sparsity_0.10.bin' to the project\nINFO: [HLS 200-1510] Running: open_solution solution1 \nINFO: [HLS 200-10] Opening solution '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1'.\nINFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "rangeOffset": 424,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 299,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:07 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:07 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:07 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:07 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 22,
        "startColumn": 1,
        "endLineNumber": 22,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'\nINFO: [HLS 200-1505] Using flow_target 'vivado'\nResolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html\nINFO: [HLS 200-1464] Running solution command: config_export -flow=syn\nINFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog\nINFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e \n",
      "rangeOffset": 1641,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 300,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 28,
        "startColumn": 1,
        "endLineNumber": 28,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1510] Running: csynth_design \nINFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 391.543 MB.\nINFO: [HLS 200-10] Analyzing design file 'top.cpp' ... \n",
      "rangeOffset": 2129,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 301,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:10 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:35 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:35 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:35 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:35 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:35 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:35 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 31,
        "startColumn": 1,
        "endLineNumber": 31,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (top.cpp:22:9)\nResolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html\nWARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp\nResolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html\n",
      "rangeOffset": 2424,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 302,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:35 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:35 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:35 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:35 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:39 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:39 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:39 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:39 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:39 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:39 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 35,
        "startColumn": 1,
        "endLineNumber": 35,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.08 seconds. CPU system time: 2.18 seconds. Elapsed time: 28.5 seconds; current allocated memory: 396.941 MB.\n",
      "rangeOffset": 3036,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 303,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:39 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:39 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:39 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:39 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:42 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:42 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:42 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 36,
        "startColumn": 1,
        "endLineNumber": 36,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "rangeOffset": 3232,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 304,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:42 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:42 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:42 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:42 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 37,
        "startColumn": 1,
        "endLineNumber": 37,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1995] There were 456 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 106 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 78 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 78 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 85 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 88 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 95 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 126 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\nINFO: [HLS 200-1995] There were 129 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt\n",
      "rangeOffset": 3303,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 305,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 53,
        "startColumn": 1,
        "endLineNumber": 53,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_3' is marked as complete unroll implied by the pipeline pragma (top.cpp:28:30)\nINFO: [HLS 214-241] Aggregating maxi variable 'C' with compact=none mode in 16-bits\nINFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:28:47)\nWARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_28_3' (top.cpp:28:30) in function 'dataflow_in_loop_VITIS_LOOP_21_1.1' as it has a variable trip count (top.cpp:28:30)\nINFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.68 seconds. Elapsed time: 8.3 seconds; current allocated memory: 406.367 MB.\nINFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 406.367 MB.\nINFO: [HLS 200-10] Starting code transformations ...\n",
      "rangeOffset": 7524,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 306,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 60,
        "startColumn": 1,
        "endLineNumber": 60,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 406.617 MB.\nINFO: [HLS 200-10] Checking synthesizability ...\nINFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 407.898 MB.\nINFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_23_2_proc' (top.cpp:23) to a process function for dataflow in function 'dataflow_in_loop_VITIS_LOOP_21_1.1'.\nINFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_21_1.1' (top.cpp:23:36), detected/extracted 1 process function(s): \n\t 'dataflow_in_loop_VITIS_LOOP_21_1.1_Loop_VITIS_LOOP_23_2_proc3'.\nINFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 431.570 MB.\nWARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_21_1.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.\n",
      "rangeOffset": 8594,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 307,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:47 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 68,
        "startColumn": 1,
        "endLineNumber": 68,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 442.520 MB.\nINFO: [HLS 200-10] Starting hardware synthesis ...\nINFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...\nWARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_21_1.1_Loop_VITIS_LOOP_23_2_proc3' to 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3'.\nWARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_21_1.1' to 'dataflow_in_loop_VITIS_LOOP_21_1_1'.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [HLS 200-486] Changing DSP latency (root=add_ln33_2) to 3 in order to utilize available DSP registers.\nWARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_23_2': contains subloop(s) that are not unrolled or flattened.\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 442.801 MB.\n",
      "rangeOffset": 9816,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 308,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 81,
        "startColumn": 1,
        "endLineNumber": 81,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 442.801 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_21_1_1' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 442.801 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 442.801 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 442.801 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 442.801 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3' \nINFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "rangeOffset": 11196,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 309,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 114,
        "startColumn": 1,
        "endLineNumber": 114,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).\nINFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 442.801 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_21_1_1' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWADDR' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWLEN' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWSIZE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWBURST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWLOCK' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWCACHE' to 0.\n",
      "rangeOffset": 13754,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 310,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 128,
        "startColumn": 1,
        "endLineNumber": 128,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWPROT' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWQOS' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWREGION' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_AWUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WDATA' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WSTRB' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WLAST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_WUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem1_BREADY' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWADDR' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWLEN' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWSIZE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWBURST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWLOCK' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWCACHE' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWPROT' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWQOS' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWREGION' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_AWUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WVALID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WDATA' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WSTRB' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WLAST' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WID' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_WUSER' to 0.\nWARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_21_1_1/m_axi_mem2_BREADY' to 0.\nINFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_21_1_1'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 445.566 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nWARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem1' to 'm_axi'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem2' to 'm_axi'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem3' to 'm_axi'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 's_axilite & ap_ctrl_hs'.\nINFO: [RTGEN 206-100] Bundling port 'values_A', 'column_indices_A', 'row_ptr_A', 'values_B', 'row_indices_B', 'col_ptr_B', 'C' to AXI-Lite port control.\n",
      "rangeOffset": 15291,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 311,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:48 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:49 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:49 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:49 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 176,
        "startColumn": 1,
        "endLineNumber": 176,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 447.730 MB.\n",
      "rangeOffset": 20641,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 312,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:49 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:49 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:49 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:49 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:49 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:49 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:49 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 178,
        "startColumn": 1,
        "endLineNumber": 178,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 451.641 MB.\n",
      "rangeOffset": 20900,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 313,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:49 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:49 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:49 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:49 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:51 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:51 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:52 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/sparse_matrix_multiply_HLS_cosim.rpt"}
2025-03-21 00:05:52 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/sparse_matrix_multiply_HLS_cosim.rpt"}
2025-03-21 00:05:52 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 179,
        "startColumn": 1,
        "endLineNumber": 179,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.\nINFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.4 seconds; current allocated memory: 459.652 MB.\nINFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.\nINFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.\nINFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\nINFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz\nINFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:41; Allocated memory: 68.109 MB.\nINFO: [HLS 200-1510] Running: cosim_design \n",
      "rangeOffset": 21082,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 314,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:52 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:52 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:52 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:52 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:52 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:52 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:53 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:53 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:53 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:53 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 187,
        "startColumn": 1,
        "endLineNumber": 187,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-47] Using XSIM for RTL simulation.\nINFO: [COSIM 212-14] Instrumenting C test bench ...\n",
      "rangeOffset": 21836,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 315,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:53 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:53 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:53 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:05:53 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:24 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:24 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:24 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 189,
        "startColumn": 1,
        "endLineNumber": 189,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "   Build using \"/tools/software/xilinx/Vitis_HLS/latest/vcxx/libexec/clang++\"\n   Compiling apatb_sparse_matrix_multiply_HLS.cpp\n   Compiling host.cpp_pre.cpp.tb.cpp\n   Compiling top.cpp_pre.cpp.tb.cpp\n   Compiling apatb_sparse_matrix_multiply_HLS_ir.ll\n   Generating cosim.tv.exe\nINFO: [COSIM 212-302] Starting C TB testing ... \nMSE: 0.00000002\nINFO: [COSIM 212-333] Generating C post check test bench ...\n",
      "rangeOffset": 21940,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 316,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:24 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:24 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:24 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:24 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:27 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:27 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:27 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 198,
        "startColumn": 1,
        "endLineNumber": 198,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-12] Generating RTL test bench ...\n",
      "rangeOffset": 22346,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 317,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:27 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:27 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:27 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:27 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:30 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:30 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:30 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 199,
        "startColumn": 1,
        "endLineNumber": 199,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***\nINFO: [COSIM 212-323] Starting verilog simulation. \nINFO: [COSIM 212-15] Starting XSIM ...\n",
      "rangeOffset": 22397,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 318,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:30 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:30 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:30 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:30 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 202,
        "startColumn": 1,
        "endLineNumber": 202,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Vivado Simulator v2024.1.2\nCopyright 1986-2022 Xilinx, Inc. All Rights Reserved.\nCopyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\nRunning: /tools/software/xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sparse_matrix_multiply_HLS_top glbl -Oenable_linking_all_libraries -prj sparse_matrix_multiply_HLS.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_18 -L floating_point_v7_0_23 --lib ieee_proposed=./ieee_proposed -s sparse_matrix_multiply_HLS \nMulti-threading is on. Using 110 slave threads.\n",
      "rangeOffset": 22563,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 319,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 207,
        "startColumn": 1,
        "endLineNumber": 207,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/glbl.v\" into library work\nINFO: [VRFC 10-311] analyzing module glbl\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.autotb.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module apatb_sparse_matrix_multiply_HLS_top\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_master_mem1.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module AESL_axi_master_mem1\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_master_mem2.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module AESL_axi_master_mem2\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_master_mem3.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module AESL_axi_master_mem3\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_slave_control.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module AESL_axi_slave_control\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem1_m_axi.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_load\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_store\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_read\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_write\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_burst_converter\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_throttle\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_reg_slice\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_fifo\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_srl\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_mem\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem2_m_axi.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_load\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_store\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_read\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_write\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_burst_converter\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_throttle\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_reg_slice\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_fifo\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_srl\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_mem\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem3_m_axi.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_load\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_store\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_read\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_write\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_burst_converter\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_throttle\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_reg_slice\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_fifo\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_srl\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_mem\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_control_s_axi.v\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_control_s_axi\nINFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/dataflow_monitor.sv\" into library xil_defaultlib\nINFO: [VRFC 10-311] analyzing module dataflow_monitor\n",
      "rangeOffset": 23270,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 320,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 268,
        "startColumn": 1,
        "endLineNumber": 268,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Starting static elaboration\nPass Through NonSizing Optimizer\n",
      "rangeOffset": 29863,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 321,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:32 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 270,
        "startColumn": 1,
        "endLineNumber": 270,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Completed static elaboration\n",
      "rangeOffset": 29924,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 322,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 271,
        "startColumn": 1,
        "endLineNumber": 271,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Starting simulation data flow analysis\nCompleted simulation data flow analysis\n",
      "rangeOffset": 29953,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 323,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 273,
        "startColumn": 1,
        "endLineNumber": 273,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Time Resolution for simulation is 1ps\nCompiling package xil_defaultlib.$unit_dataflow_monitor_sv\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_contr...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\n",
      "rangeOffset": 30032,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 324,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:36 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 297,
        "startColumn": 1,
        "endLineNumber": 297,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mac_m...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_mac_m...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_dataf...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS_dataf...\nCompiling module xil_defaultlib.sparse_matrix_multiply_HLS\n",
      "rangeOffset": 31625,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 325,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 370,
        "startColumn": 1,
        "endLineNumber": 370,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Compiling module xil_defaultlib.AESL_axi_master_mem1\nCompiling module xil_defaultlib.AESL_axi_master_mem2\nCompiling module xil_defaultlib.AESL_axi_master_mem3\nCompiling module xil_defaultlib.AESL_axi_slave_control\n",
      "rangeOffset": 36580,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 326,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 374,
        "startColumn": 1,
        "endLineNumber": 374,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Compiling module xil_defaultlib.df_process_intf_default\nCompiling module xil_defaultlib.nodf_module_intf_default\nCompiling module xil_defaultlib.df_loop_intf_default\nCompiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=62)\nCompiling module xil_defaultlib.dataflow_monitor_1\nCompiling module xil_defaultlib.apatb_sparse_matrix_multiply_HLS...\nCompiling module work.glbl\n",
      "rangeOffset": 36794,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 327,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:37 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:42 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:42 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:42 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 381,
        "startColumn": 1,
        "endLineNumber": 381,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Built simulation snapshot sparse_matrix_multiply_HLS\n",
      "rangeOffset": 37166,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 328,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:42 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:42 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:42 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:42 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:47 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:47 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:47 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 382,
        "startColumn": 1,
        "endLineNumber": 382,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n****** xsim v2024.1.2 (64-bit)\n  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024\n  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024\n  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024\n  **** Start of session at: Fri Mar 21 00:06:44 2025\n    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n\nsource xsim.dir/sparse_matrix_multiply_HLS/xsim_script.tcl\n# xsim {sparse_matrix_multiply_HLS} -autoloadwcfg -tclbatch {sparse_matrix_multiply_HLS.tcl}\n",
      "rangeOffset": 37219,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 329,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:47 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:47 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:47 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:47 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:48 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:48 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:48 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 393,
        "startColumn": 1,
        "endLineNumber": 393,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Time resolution is 1 ps\nsource sparse_matrix_multiply_HLS.tcl\n## run all\n////////////////////////////////////////////////////////////////////////////////////\n// Inter-Transaction Progress: Completed Transaction / Total Transaction\n// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%\n//\n// RTL Simulation : \"Inter-Transaction Progress\" [\"Intra-Transaction Progress\"] @ \"Simulation Time\"\n////////////////////////////////////////////////////////////////////////////////////\n// RTL Simulation : 0 / 1 [n/a] @ \"125000\"\n",
      "rangeOffset": 37771,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 330,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:48 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:48 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:48 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:48 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:52 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:52 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:52 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:52 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:52 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:52 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 403,
        "startColumn": 1,
        "endLineNumber": 403,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "// RTL Simulation : 1 / 1 [n/a] @ \"1485825000\"\n////////////////////////////////////////////////////////////////////////////////////\n$finish called at time : 1485885 ns : File \"/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.autotb.v\" Line 755\n## quit\nINFO: [Common 17-206] Exiting xsim at Fri Mar 21 00:06:52 2025...\n",
      "rangeOffset": 38309,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 331,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:52 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:52 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:52 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:52 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 408,
        "startColumn": 1,
        "endLineNumber": 408,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [COSIM 212-316] Starting C post checking ...\nMSE: 0.00000002\nINFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***\nINFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.\nINFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:01; Allocated memory: 10.910 MB.\nINFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow syn \n",
      "rangeOffset": 38684,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 332,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 414,
        "startColumn": 1,
        "endLineNumber": 414,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "rangeOffset": 39245,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 333,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:06:53 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:07 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:07 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:08 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 415,
        "startColumn": 1,
        "endLineNumber": 415,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n****** Vivado v2024.1.2 (64-bit)\n  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024\n  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024\n  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024\n  **** Start of session at: Fri Mar 21 00:06:59 2025\n    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n\nsource run_ippack.tcl -notrace\nINFO: calling package_hls_ip ip_types=vitis sysgen json_file=/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/solution1_data.json outdir=/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip srcdir=/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1 sort_interfaces_ports=false\n",
      "rangeOffset": 39294,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 334,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:08 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:08 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:08 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:08 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:10 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:10 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:11 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 426,
        "startColumn": 1,
        "endLineNumber": 426,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: Copied 1 ipmisc file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/misc\nINFO: Copied 11 verilog file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/hdl/verilog\nINFO: Copied 11 vhdl file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/hdl/vhdl\nINFO: Copied 10 swdriver file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/drivers\n",
      "rangeOffset": 40059,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 335,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:11 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:11 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:11 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:11 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 430,
        "startColumn": 1,
        "endLineNumber": 430,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "ipx::create_core: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1749.215 ; gain = 68.867 ; free physical = 140777 ; free virtual = 237434\nINFO: Import ports from HDL: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/hdl/vhdl/sparse_matrix_multiply_HLS.vhd (sparse_matrix_multiply_HLS)\nINFO: Add axi4lite interface s_axi_control\nINFO: Add clock interface ap_clk\nINFO: Add reset interface ap_rst_n\nINFO: Add interrupt interface interrupt\nINFO: [IP_Flow 19-234] Refreshing IP repositories\nINFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "rangeOffset": 40529,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 336,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 438,
        "startColumn": 1,
        "endLineNumber": 438,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.\nINFO: Add axi4full interface m_axi_mem1\nINFO: Add axi4full interface m_axi_mem2\nINFO: Add axi4full interface m_axi_mem3\nINFO: Calling post_process_vitis to specialize IP\nINFO: Calling post_process_sysgen to specialize IP\nGenerating sysgen info xml from json file\nINFO: Created IP /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/component.xml\nINFO: Created IP archive /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/xilinx_com_hls_sparse_matrix_multiply_HLS_1_0.zip\nINFO: [Common 17-206] Exiting Vivado at Fri Mar 21 00:07:21 2025...\n",
      "rangeOffset": 41121,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 337,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:21 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:31 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:31 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:31 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 448,
        "startColumn": 1,
        "endLineNumber": 448,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...\n",
      "rangeOffset": 41808,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 338,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:31 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:31 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:31 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:31 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:40 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:40 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:40 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 449,
        "startColumn": 1,
        "endLineNumber": 449,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n****** Vivado v2024.1.2 (64-bit)\n  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024\n  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024\n  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024\n  **** Start of session at: Fri Mar 21 00:07:34 2025\n    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n\nsource run_vivadosyn.tcl\n# source ./settings.tcl\n## set top_module sparse_matrix_multiply_HLS\n## set language verilog\n## set family zynquplus\n## set device xczu3eg\n## set package -sbva484\n## set speed -1-e\n## set clock ap_clk\n## set fsm_ext \"off\"\n## set add_io_buffers false \n# source -notrace ./extraction.tcl\n# set vivado_proj_name project\n# set vivado_proj_dir .\n# set target_device \"${device}${package}${speed}\"\n# set target_clk_period_ns \"10.000\"\n# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]\n# set ip_vlnv xilinx.com:hls:sparse_matrix_multiply_HLS:1.0\n# set ip_repo_path ../ip\n# set bd_design_name bd_0\n# set bd_inst_name hls_inst\n# set bd_props {}\n# set has_synth true\n# set synth_design_args {-directive sdx_optimization_effort_high}\n# set synth_dcp \"\"\n# set synth_props {}\n# set has_impl false\n# set impl_props {}\n# set report_options [dict create]\n# dict set report_options report_level 2\n# dict set report_options report_max_paths 10\n# dict set report_options stdout_hls_reports 1\n# dict set report_options stdout_vivado_reports 0\n# dict set report_options hls_project project_1\n# dict set report_options hls_solution solution1\n# dict set report_options has_synth $has_synth\n# dict set report_options has_impl $has_impl\n# dict set report_options vivado_reportbasename $top_module\n# dict set report_options vivado_reportdir ./report\n# dict set report_options hls_impl_dir ..\n# dict set report_options hls_reportdir ../report/$language\n# dict set report_options target_clk_period $target_clk_period_ns\n# dict set report_options target_device $target_device\n# dict set report_options language $language\n# dict set report_options clock_name $clock\n# dict set report_options error_if_impl_timing_fails false\n# dict set report_options topmodule \"sparse_matrix_multiply_HLS\"\n# dict set report_options funcmodules {sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1_Loop_VITIS_LOOP_23_2_proc3 sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_21_1_1}\n# dict set report_options bindmodules {sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1 sparse_matrix_multiply_HLS_mem1_m_axi sparse_matrix_multiply_HLS_mem2_m_axi sparse_matrix_multiply_HLS_mem3_m_axi sparse_matrix_multiply_HLS_control_s_axi}\n# dict set report_options max_module_depth 7\n# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force\n",
      "rangeOffset": 41868,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 339,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:40 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:40 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:40 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:40 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:49 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:49 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:49 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 509,
        "startColumn": 1,
        "endLineNumber": 509,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1707.594 ; gain = 52.867 ; free physical = 140790 ; free virtual = 237429\n# set_property target_language $language [current_project]\n# if { ![file exists $ip_repo_path] } {\n#   error \"Cannot find packaged HLS IP\"\n# }\n# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]\n# update_ip_catalog\n",
      "rangeOffset": 44652,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 340,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:49 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:49 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:49 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:49 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:51 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:51 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:51 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 516,
        "startColumn": 1,
        "endLineNumber": 516,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IP_Flow 19-234] Refreshing IP repositories\nINFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip'.\n",
      "rangeOffset": 45051,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 341,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:51 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:51 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:51 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:51 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:51 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:51 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:51 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 518,
        "startColumn": 1,
        "endLineNumber": 518,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.\n# create_bd_design bd_0\n",
      "rangeOffset": 45229,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 342,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:51 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:51 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:51 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:51 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 520,
        "startColumn": 1,
        "endLineNumber": 520,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Wrote  : </nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> \n",
      "rangeOffset": 45353,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 343,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 521,
        "startColumn": 1,
        "endLineNumber": 521,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]\n# if { [llength $bd_props] } { \n#   set_property -dict $bd_props $cell_inst \n# }\n# make_bd_pins_external $cell_inst\n# make_bd_intf_pins_external $cell_inst\n# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]\n# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne \"\" } { \n#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports \n# }\n# foreach bd_port [get_bd_intf_ports] {\n#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port\n# }\n# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {\n#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port\n# }\n# set s_axi_addr_width_min 32\n# foreach bd_port [get_bd_intf_ports -filter {MODE == \"Slave\" && VLNV =~ \"xilinx.com:interface:aximm_rtl:*\"}] {\n#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]\n#   if { $bd_port_addr_width < $s_axi_addr_width_min } {\n#     puts \"INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min\"\n#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port\n#   }\n# }\nINFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32\n# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}\n# assign_bd_address\nINFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm\nSlave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.\nSlave segment '/m_axi_mem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem1' at <0x44A0_0000 [ 64K ]>.\nSlave segment '/m_axi_mem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem2' at <0x44A0_0000 [ 64K ]>.\nSlave segment '/m_axi_mem3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem3' at <0x44A0_0000 [ 64K ]>.\n",
      "rangeOffset": 45484,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 344,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 553,
        "startColumn": 1,
        "endLineNumber": 553,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Wrote  : </nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> \n",
      "rangeOffset": 47299,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 345,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:52 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 554,
        "startColumn": 1,
        "endLineNumber": 554,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Verilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v\n",
      "rangeOffset": 47430,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 346,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 555,
        "startColumn": 1,
        "endLineNumber": 555,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Verilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v\nVerilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v\n",
      "rangeOffset": 47581,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 347,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 557,
        "startColumn": 1,
        "endLineNumber": 557,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]\n# add_files -norecurse $toprtl\n# set top_inst_name [file root [file tail $toprtl]]\n# puts \"Using BD top: $top_inst_name\"\nUsing BD top: bd_0_wrapper\n# set xdc_files [glob -nocomplain ./*.xdc]\n# if { [llength $xdc_files] } {\n#     add_files -fileset constrs_1 -norecurse $xdc_files\n# }\n# launch_runs synth_1 -scripts_only\n",
      "rangeOffset": 47887,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 348,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:55 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 567,
        "startColumn": 1,
        "endLineNumber": 567,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.\nVerilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v\n",
      "rangeOffset": 48280,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 349,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 569,
        "startColumn": 1,
        "endLineNumber": 569,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Verilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v\nVerilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v\n",
      "rangeOffset": 48545,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 350,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 571,
        "startColumn": 1,
        "endLineNumber": 571,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .\nExporting to file /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh\nGenerated Hardware Definition File /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef\nINFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0\n",
      "rangeOffset": 48851,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 351,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:07:59 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:01 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:01 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:01 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 575,
        "startColumn": 1,
        "endLineNumber": 575,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.\n",
      "rangeOffset": 49322,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 352,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:01 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:01 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:01 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:01 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:03 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:03 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:03 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 576,
        "startColumn": 1,
        "endLineNumber": 576,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2111.203 ; gain = 72.035 ; free physical = 140020 ; free virtual = 236663\n# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {\n#   reset_run [get_runs $run]\n# }\n# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]\n# hls_vivado_reports_setup $report_options\nTIMESTAMP: HLS-REPORT: initialize report directories: 2025-03-21 00:08:03 EDT\n# if { $has_synth || $has_impl } {\n#   # synth properties setting\n#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]\n#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]\n#   if { ![llength $ip_inst] } {\n#       error \"Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*\"\n#   }\n#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]\n#   if { ![llength $synth_run] } {\n#       error \"Cannot find synth run for HLS IP: ${ip_inst}*\"\n#   }\n# \n#   if { [llength $synth_design_args] } {\n#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run\n#   }\n# \n#   if { [llength $synth_props] } {\n#     set_property -dict $synth_props $synth_run\n#   }\n# \n#   # launch run synth\n#   launch_runs synth_1\n#   wait_on_run synth_1\n#   # synth reports\n#   hls_vivado_reports_synth synth_1 $report_options\n#   if { $synth_dcp ne \"\" } {\n#     file mkdir [file dirname $synth_dcp]\n#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]\n#     if { [llength $run_dcp] != 1 } { error \"Cannot find single dcp file for run $synth_run\" }\n#     file copy -force $run_dcp $synth_dcp\n#   }\n# }\nINFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0\nWARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.\n",
      "rangeOffset": 49503,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 353,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:03 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:03 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:03 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:03 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:04 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:04 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:04 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 617,
        "startColumn": 1,
        "endLineNumber": 617,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "[Fri Mar 21 00:08:03 2025] Launched bd_0_hls_inst_0_synth_1...\nRun output will be captured here: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log\n[Fri Mar 21 00:08:03 2025] Launched synth_1...\nRun output will be captured here: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/runme.log\n[Fri Mar 21 00:08:03 2025] Waiting for synth_1 to finish...\n",
      "rangeOffset": 51450,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 354,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:04 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:04 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:04 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:08:04 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:14 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:14 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:14 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 622,
        "startColumn": 1,
        "endLineNumber": 622,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n*** Running vivado\n    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl\n\n",
      "rangeOffset": 51926,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 355,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:14 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:14 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:14 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:14 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:24 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:24 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:24 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 626,
        "startColumn": 1,
        "endLineNumber": 626,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "\n****** Vivado v2024.1.2 (64-bit)\n  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024\n  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024\n  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024\n  **** Start of session at: Fri Mar 21 00:10:14 2025\n    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n\nsource bd_0_wrapper.tcl -notrace\n",
      "rangeOffset": 52071,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 356,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:24 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:24 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:24 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:24 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:34 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:34 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:34 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 636,
        "startColumn": 1,
        "endLineNumber": 636,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.719 ; gain = 65.867 ; free physical = 139161 ; free virtual = 235806\nINFO: [IP_Flow 19-234] Refreshing IP repositories\nINFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip'.\n",
      "rangeOffset": 52506,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 357,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:34 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:34 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:34 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:34 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:38 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:38 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:39 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 639,
        "startColumn": 1,
        "endLineNumber": 639,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.\nCommand: synth_design -top bd_0_wrapper -part xczu3eg-sbva484-1-e -mode out_of_context\nStarting synth_design\nAttempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'\nINFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'\nINFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e\n",
      "rangeOffset": 52842,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 358,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:39 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:39 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:39 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:39 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:43 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:43 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:44 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 645,
        "startColumn": 1,
        "endLineNumber": 645,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.\nINFO: [Synth 8-7078] Launching helper process for spawning children vivado processes\nINFO: [Synth 8-7075] Helper process launched with PID 1927616\n",
      "rangeOffset": 53264,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 359,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:44 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:44 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:44 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:44 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:49 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:49 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:49 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:49 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:49 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:49 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 648,
        "startColumn": 1,
        "endLineNumber": 648,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nStarting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2912.035 ; gain = 304.777 ; free physical = 137754 ; free virtual = 234408\n---------------------------------------------------------------------------------\nINFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]\nINFO: [Synth 8-6157] synthesizing module 'bd_0' [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]\nINFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-1927152-ece-linlabsrv01.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]\nINFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-1927152-ece-linlabsrv01.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]\nINFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]\nINFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]\n",
      "rangeOffset": 53504,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 360,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:49 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:49 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:49 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:49 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:54 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:54 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:54 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 657,
        "startColumn": 1,
        "endLineNumber": 657,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nFinished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2994.004 ; gain = 386.746 ; free physical = 137659 ; free virtual = 234314\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Handling Custom Attributes\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2994.004 ; gain = 386.746 ; free physical = 137657 ; free virtual = 234312\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2994.004 ; gain = 386.746 ; free physical = 137656 ; free virtual = 234312\n---------------------------------------------------------------------------------\nNetlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2994.004 ; gain = 0.000 ; free physical = 137659 ; free virtual = 234314\nINFO: [Project 1-570] Preparing netlist for logic optimization\n\nProcessing XDC Constraints\nInitializing timing engine\nParsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'\nFinished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'\nParsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]\n",
      "rangeOffset": 55097,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 361,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:54 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:54 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:54 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:54 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:59 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:59 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:59 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 677,
        "startColumn": 1,
        "endLineNumber": 677,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3061.004 ; gain = 0.000 ; free physical = 137698 ; free virtual = 234355\nFinished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]\nParsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]\nFinished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]\nCompleted Processing XDC Constraints\n\nNetlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.004 ; gain = 0.000 ; free physical = 137696 ; free virtual = 234353\nINFO: [Project 1-111] Unisim Transformation Summary:\nNo Unisim elements were transformed.\n\nConstraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3061.004 ; gain = 0.000 ; free physical = 137699 ; free virtual = 234356\n",
      "rangeOffset": 57190,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 362,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:59 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:59 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:59 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:10:59 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:04 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:04 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:04 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 688,
        "startColumn": 1,
        "endLineNumber": 688,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nFinished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3061.004 ; gain = 453.746 ; free physical = 137495 ; free virtual = 234152\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Loading Part and Timing Information\n---------------------------------------------------------------------------------\nLoading part: xczu3eg-sbva484-1-e\nINFO: [Synth 8-6742] Reading net delay rules and data\n---------------------------------------------------------------------------------\nFinished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3069.008 ; gain = 461.750 ; free physical = 137497 ; free virtual = 234155\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Applying 'set_property' XDC Constraints\n---------------------------------------------------------------------------------\nApplied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).\nApplied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).\n---------------------------------------------------------------------------------\nFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3069.008 ; gain = 461.750 ; free physical = 137497 ; free virtual = 234155\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3069.008 ; gain = 461.750 ; free physical = 137496 ; free virtual = 234154\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart RTL Component Statistics \n---------------------------------------------------------------------------------\nDetailed RTL Component Info : \n---------------------------------------------------------------------------------\nFinished RTL Component Statistics \n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Part Resource Summary\n---------------------------------------------------------------------------------\nPart Resources:\nDSPs: 360 (col length:72)\nBRAMs: 432 (col length: RAMB18 72 RAMB36 36)\n---------------------------------------------------------------------------------\nFinished Part Resource Summary\n---------------------------------------------------------------------------------\n",
      "rangeOffset": 58238,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 363,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:04 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:04 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:04 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:04 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:09 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:09 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:09 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 726,
        "startColumn": 1,
        "endLineNumber": 726,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nStart Cross Boundary and Area Optimization\n---------------------------------------------------------------------------------\nWARNING: [Synth 8-7080] Parallel synthesis criteria is not met\n---------------------------------------------------------------------------------\nFinished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3069.008 ; gain = 461.750 ; free physical = 137696 ; free virtual = 234353\n---------------------------------------------------------------------------------\n",
      "rangeOffset": 61248,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 364,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:09 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:09 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:09 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:09 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:19 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:19 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:19 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:19 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:19 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:19 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 733,
        "startColumn": 1,
        "endLineNumber": 733,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nStart Applying XDC Timing Constraints\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 3530.219 ; gain = 922.961 ; free physical = 136822 ; free virtual = 233475\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Timing Optimization\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 3531.219 ; gain = 923.961 ; free physical = 136819 ; free virtual = 233472\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Technology Mapping\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 3540.234 ; gain = 932.977 ; free physical = 136813 ; free virtual = 233466\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart IO Insertion\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Flattening Before IO Insertion\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Flattening Before IO Insertion\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Final Netlist Cleanup\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Final Netlist Cleanup\n---------------------------------------------------------------------------------\n",
      "rangeOffset": 61873,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 365,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:19 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:19 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:19 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:19 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:24 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:24 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:24 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 766,
        "startColumn": 1,
        "endLineNumber": 766,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "---------------------------------------------------------------------------------\nFinished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3555.109 ; gain = 947.852 ; free physical = 136799 ; free virtual = 233454\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Renaming Generated Instances\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3555.109 ; gain = 947.852 ; free physical = 136800 ; free virtual = 233455\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Rebuilding User Hierarchy\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3555.109 ; gain = 947.852 ; free physical = 136799 ; free virtual = 233454\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Renaming Generated Ports\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3555.109 ; gain = 947.852 ; free physical = 136798 ; free virtual = 233453\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Handling Custom Attributes\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3555.109 ; gain = 947.852 ; free physical = 136797 ; free virtual = 233452\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Renaming Generated Nets\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nFinished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3555.109 ; gain = 947.852 ; free physical = 136796 ; free virtual = 233451\n---------------------------------------------------------------------------------\n---------------------------------------------------------------------------------\nStart Writing Synthesis Report\n---------------------------------------------------------------------------------\n\nReport BlackBoxes: \n+------+----------------+----------+\n|      |BlackBox name   |Instances |\n+------+----------------+----------+\n|1     |bd_0_hls_inst_0 |         1|\n+------+----------------+----------+\n\nReport Cell Usage: \n+------+--------------+------+\n|      |Cell          |Count |\n+------+--------------+------+\n|1     |bd_0_hls_inst |     1|\n+------+--------------+------+\n---------------------------------------------------------------------------------\nFinished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3555.109 ; gain = 947.852 ; free physical = 136800 ; free virtual = 233455\n---------------------------------------------------------------------------------\nSynthesis finished with 0 errors, 0 critical warnings and 1 warnings.\nSynthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3555.109 ; gain = 880.852 ; free physical = 136800 ; free virtual = 233455\nSynthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3555.109 ; gain = 947.852 ; free physical = 136800 ; free virtual = 233455\nINFO: [Project 1-571] Translating synthesized netlist\nNetlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3555.109 ; gain = 0.000 ; free physical = 136800 ; free virtual = 233455\nINFO: [Project 1-570] Preparing netlist for logic optimization\nINFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\nNetlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3555.109 ; gain = 0.000 ; free physical = 137152 ; free virtual = 233807\nINFO: [Project 1-111] Unisim Transformation Summary:\nNo Unisim elements were transformed.\n\nSynth Design complete | Checksum: 3c2dc078\nINFO: [Common 17-83] Releasing license: Synthesis\n22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.\nsynth_design completed successfully\nsynth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 3555.109 ; gain = 1800.969 ; free physical = 137151 ; free virtual = 233807\nINFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2548.944; main = 2352.635; forked = 422.309\nINFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5040.957; main = 3481.410; forked = 1733.477\nINFO: [Common 17-1381] The checkpoint '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.\nINFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb\nINFO: [Common 17-206] Exiting Vivado at Fri Mar 21 00:11:24 2025...\n",
      "rangeOffset": 64454,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 366,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:24 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:24 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:24 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:24 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:35 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:35 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:35 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 840,
        "startColumn": 1,
        "endLineNumber": 840,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "[Fri Mar 21 00:11:35 2025] synth_1 finished\nwait_on_runs: Time (s): cpu = 00:03:06 ; elapsed = 00:03:31 . Memory (MB): peak = 2117.344 ; gain = 0.000 ; free physical = 139333 ; free virtual = 235987\nTIMESTAMP: HLS-REPORT: synthesis open_run: 2025-03-21 00:11:35 EDT\nINFO: HLS-REPORT: Opening synthesis design database: open_run synth_1\nDesign is defaulting to impl run constrset: constrs_1\nDesign is defaulting to synth run part: xczu3eg-sbva484-1-e\nINFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e\n",
      "rangeOffset": 70422,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 367,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:35 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:35 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:35 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:35 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:40 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:40 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:40 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 847,
        "startColumn": 1,
        "endLineNumber": 847,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Project 1-454] Reading design checkpoint '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'\nNetlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2960.379 ; gain = 0.000 ; free physical = 138467 ; free virtual = 235123\nINFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement\n",
      "rangeOffset": 70927,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 368,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:40 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:40 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:40 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:40 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:40 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:40 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:41 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 850,
        "startColumn": 1,
        "endLineNumber": 850,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\nINFO: [Project 1-479] Netlist was created with Vivado 2024.1.2\n",
      "rangeOffset": 71394,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 369,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:41 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:41 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:41 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:41 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:41 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:41 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:41 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 852,
        "startColumn": 1,
        "endLineNumber": 852,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "rangeOffset": 71528,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 370,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:41 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:41 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:41 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:41 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:43 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:43 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:43 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 853,
        "startColumn": 1,
        "endLineNumber": 853,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]\n",
      "rangeOffset": 71591,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 371,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:43 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:43 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:43 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:43 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:48 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:48 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:48 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 854,
        "startColumn": 1,
        "endLineNumber": 854,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2984.391 ; gain = 0.000 ; free physical = 138878 ; free virtual = 235534\nFinished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]\nINFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "rangeOffset": 71721,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 372,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:48 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:48 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:48 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:48 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:57 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:57 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:57 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 857,
        "startColumn": 1,
        "endLineNumber": 857,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3201.906 ; gain = 0.000 ; free physical = 138340 ; free virtual = 234974\nINFO: [Project 1-111] Unisim Transformation Summary:\n  A total of 1 instances were transformed.\n  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance \n\nopen_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3201.906 ; gain = 1084.562 ; free physical = 138340 ; free virtual = 234973\nTIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-03-21 00:11:57 EDT\nINFO: HLS-REPORT: Running report: report_utilization -file ./report/sparse_matrix_multiply_HLS_utilization_synth.rpt\nINFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/sparse_matrix_multiply_HLS_utilization_hierarchical_synth.rpt\n",
      "rangeOffset": 72073,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 373,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:57 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:57 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:57 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:57 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:58 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:58 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:58 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 866,
        "startColumn": 1,
        "endLineNumber": 866,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/sparse_matrix_multiply_HLS_timing_synth.rpt\n",
      "rangeOffset": 72995,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 374,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:58 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:58 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:58 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:11:58 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:01 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:01 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:01 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 867,
        "startColumn": 1,
        "endLineNumber": 867,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "rangeOffset": 73110,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 375,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:01 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:01 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:01 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:01 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:01 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:01 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:01 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 868,
        "startColumn": 1,
        "endLineNumber": 868,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.\nINFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "rangeOffset": 73168,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 376,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:01 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:01 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:01 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:01 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:19 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:19 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:19 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 870,
        "startColumn": 1,
        "endLineNumber": 870,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port \"ap_clk\" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew\nResolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design\n",
      "rangeOffset": 73358,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 377,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 872,
        "startColumn": 1,
        "endLineNumber": 872,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 4468.805 ; gain = 1266.898 ; free physical = 136889 ; free virtual = 233526\nINFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/sparse_matrix_multiply_HLS_timing_paths_synth.rpt\nINFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.\nINFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\nINFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.\nINFO: HLS-REPORT: Running report: report_design_analysis -file ./report/sparse_matrix_multiply_HLS_design_analysis_synth.rpt\n",
      "rangeOffset": 73655,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 378,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:20 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 878,
        "startColumn": 1,
        "endLineNumber": 878,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [Implflow 30-839]  \nINFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/sparse_matrix_multiply_HLS_failfast_synth.rpt\n",
      "rangeOffset": 74357,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 379,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 880,
        "startColumn": 1,
        "endLineNumber": 880,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- design metrics completed in 0 seconds\n",
      "rangeOffset": 74548,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 380,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:21 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:22 [debug] : MonacoEditorModel.doSync - exit - cancelled while looking for a resource {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:22 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:22 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 881,
        "startColumn": 1,
        "endLineNumber": 881,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- DONT_TOUCH metric completed in 0 seconds\n -I- MARK_DEBUG metric completed in 0 seconds\n",
      "rangeOffset": 74591,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 381,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:22 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:22 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:22 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:22 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:23 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:23 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:23 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 883,
        "startColumn": 1,
        "endLineNumber": 883,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- utilization metrics completed in 2 seconds\n",
      "rangeOffset": 74683,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 382,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:23 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:23 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:23 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:23 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:23 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:23 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:23 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 884,
        "startColumn": 1,
        "endLineNumber": 884,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- control set metrics completed in 0 seconds\n",
      "rangeOffset": 74731,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 383,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:23 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:23 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:23 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:23 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:24 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:24 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:24 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 885,
        "startColumn": 1,
        "endLineNumber": 885,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- methodology check metrics completed in 0 seconds\n",
      "rangeOffset": 74779,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 384,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:24 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:24 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:24 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:24 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:24 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:24 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 886,
        "startColumn": 1,
        "endLineNumber": 886,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- average fanout metrics completed in 1 seconds (0 modules)\n",
      "rangeOffset": 74833,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 385,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 887,
        "startColumn": 1,
        "endLineNumber": 887,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- non-FD high fanout nets completed in 1 seconds\n",
      "rangeOffset": 74896,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 386,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 888,
        "startColumn": 1,
        "endLineNumber": 888,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": " -I- path budgeting metrics completed in 0 seconds\n#  +-----------------------------------------------------------------------------------------+\n#  | Design Summary                                                                          |\n#  | design_1                                                                                |\n#  | xczu3eg-sbva484-1-e                                                                     |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n#  | Criteria                                                  | Guideline | Actual | Status |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n#  | LUT                                                       | 70%       | 5.40%  | OK     |\n#  | FD                                                        | 50%       | 4.20%  | OK     |\n#  | LUTRAM+SRL                                                | 25%       | 1.40%  | OK     |\n#  | CARRY8                                                    | 25%       | 2.49%  | OK     |\n#  | MUXF7                                                     | 15%       | 0.10%  | OK     |\n#  | DSP                                                       | 80%       | 0.28%  | OK     |\n#  | RAMB/FIFO                                                 | 80%       | 0.93%  | OK     |\n#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.60%  | OK     |\n#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |\n#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |\n#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |\n#  | Control Sets                                              | 1323      | 163    | OK     |\n#  | Average Fanout for modules > 100k cells                   | 4         | 2.59   | OK     |\n#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |\n#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |\n#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |\n#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |\n#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |\n#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n#  | Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |\n#  | Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |\n#  +-----------------------------------------------------------+-----------+--------+--------+\n -I- Generated file /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/report/sparse_matrix_multiply_HLS_failfast_synth.rpt\n -I- Number of criteria to review: 0\n -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging\n -I- report_failfast completed in 4 seconds\nTIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-03-21 00:12:25 EDT\nTIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-03-21 00:12:25 EDT\nTIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-03-21 00:12:25 EDT\nTIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-03-21 00:12:25 EDT\nTIMESTAMP: HLS-REPORT: synth process timing paths: 2025-03-21 00:12:25 EDT\nTIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-03-21 00:12:25 EDT\nTIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-03-21 00:12:25 EDT\nHLS EXTRACTION: synth area_totals:  0 70560 141120 360 432 0 0\nHLS EXTRACTION: synth area_current: 0 3808 5925 1 4 0 402 0 0 0\nHLS EXTRACTION: synth resources_dict: AVAIL_LUT 70560 LUT 3808 AVAIL_FF 141120 FF 5925 AVAIL_DSP 360 DSP 1 AVAIL_BRAM 432 BRAM 4 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 402 AVAIL_CLB 0 CLB 0\nINFO: HLS-REPORT: generated /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/report/vivado_syn.xml\nINFO: HLS-REPORT: generated /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/report/verilog/sparse_matrix_multiply_HLS_export.rpt\n\n\nImplementation tool: Xilinx Vivado v.2024.1.2\nProject:             project_1\nSolution:            solution1\nDevice target:       xczu3eg-sbva484-1-e\nReport date:         Fri Mar 21 00:12:25 EDT 2025\n\n#=== Post-Synthesis Resource usage ===\nSLICE:            0\nLUT:           3808\nFF:            5925\nDSP:              1\nBRAM:             4\nURAM:             0\nLATCH:            0\nSRL:            402\nCLB:              0\n\n#=== Final timing ===\nCP required:                     10.000\nCP achieved post-synthesis:      2.138\nTiming met\n\nTIMESTAMP: HLS-REPORT: synthesis end: 2025-03-21 00:12:25 EDT\n# if { $has_impl } {\n#   # launch run impl\n#   if { [llength $impl_props] } {\n#     set_property -dict $impl_props [get_runs impl_1]\n#   }\n#   launch_runs impl_1\n#   wait_on_run impl_1\n#   # impl reports\n#   hls_vivado_reports_impl impl_1 $report_options\n# }\n# hls_vivado_reports_finalize $report_options\nTIMESTAMP: HLS-REPORT: all reports complete: 2025-03-21 00:12:25 EDT\nINFO: [Common 17-206] Exiting Vivado at Fri Mar 21 00:12:25 2025...\n",
      "rangeOffset": 74948,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 387,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:25 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:36 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:36 [debug] : MonacoEditorModel.doSync - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:37 [debug] : MonacoEditorModel.fireDidChangeContent - enter - {
  "changes": [
    {
      "range": {
        "startLineNumber": 975,
        "startColumn": 1,
        "endLineNumber": 975,
        "endColumn": 1
      },
      "rangeLength": 0,
      "text": "INFO: [HLS 200-802] Generated output file project_1/solution1/impl/export.zip\nINFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:05:43; Allocated memory: 3.496 MB.\nINFO: [HLS 200-112] Total CPU user time: 402.54 seconds. Total CPU system time: 31.19 seconds. Total elapsed time: 452.65 seconds; peak allocated memory: 474.059 MB.\n",
      "rangeOffset": 80591,
      "forceMoveMarkers": true
    }
  ],
  "eol": "\n",
  "versionId": 388,
  "isUndoing": false,
  "isRedoing": false,
  "isFlush": false
} {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:37 [debug] : MonacoEditorModel.markAsDirty - enter {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:37 [debug] : MonacoEditorModel.markAsDirty - exit - ignoring dirty changes enabled {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:37 [debug] : MonacoEditorModel.fireDidChangeContent - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:12:37 [debug] : MonacoEditorModel.doSync - exit {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/vitis_hls.log"}
2025-03-21 00:15:36 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-21 00:15:36 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-21 00:15:38 [debug] : MonacoEditorModel.cancelSync {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/sparse_matrix_multiply_HLS_cosim.rpt"}
2025-03-21 00:15:38 [debug] : MonacoEditorModel.cancelSave {"0":"file:///nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/report/sparse_matrix_multiply_HLS_cosim.rpt"}
2025-03-21 00:15:38 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-21 00:15:38 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-21 00:26:46 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-21 00:26:46 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-21 00:26:48 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
2025-03-21 00:26:48 [debug] : [hosted-plugin: 1555742] TextEditor is disposed! 
