# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab06.srcs/sources_1/new/bcd7seg.v" \
"../../../../lab06.srcs/sources_1/new/divider.v" \
"../../../../lab06.srcs/sources_1/new/lab06.v" \
"../../../../lab06.srcs/sources_1/new/selectLed.v" \
"../../../../lab06.srcs/sim_1/new/lab06_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
