INFO-FLOW: Workspace /home/coder/sparse/model_sparse/model_test_prj/solution1 opened at Sat Feb 01 19:48:42 UTC 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 0.35 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     config_compile done; 0.16 sec.
Execute     set_part xcvu13p-flga2577-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
Execute       create_platform xcvu13p-flga2577-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'
Command       create_platform done; 3.79 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 4.07 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Command     create_clock done; 0.12 sec.
Execute     set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.13 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 7.14 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.25 seconds. CPU system time: 1.08 seconds. Elapsed time: 7.14 seconds; current allocated memory: 4.156 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.453 GB.
Execute         set_directive_top model_test -name=model_test 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Command         ap_source done; 2.09 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Command         ap_source done; 0.12 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/model_test.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/model_test.cpp as C++
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang firmware/model_test.cpp -foptimization-record-file=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.cpp.clang.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 3.8 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/clang.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 207-5532] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (firmware/nnet_utils/nnet_conv2d.h:47:26)
WARNING: [HLS 207-5532] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (firmware/nnet_utils/nnet_conv2d.h:63:26)
WARNING: [HLS 207-5559] unexpected pragma argument 'compute_output_buffer_1d', expects function/operation (firmware/nnet_utils/nnet_conv2d_stream.h:79:34)
WARNING: [HLS 207-5559] unexpected pragma argument 'compute_output_buffer_2d', expects function/operation (firmware/nnet_utils/nnet_conv2d_stream.h:80:34)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp std=c++0x -target fpga  -directive=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.53 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp std=c++0x -target fpga  -directive=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.78 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command           ap_source done; 0.3 sec.
Command         clang_tidy done; 2.1 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/model_test.cpp:182:52)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 firmware/model_test.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file firmware/model_test.cpp
Command         send_msg_by_id done; 0.13 sec.
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.clang.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.45 seconds. CPU system time: 1.15 seconds. Elapsed time: 17.53 seconds; current allocated memory: 1.455 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.g.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.27 sec.
Execute         run_link_or_opt -opt -out /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.67 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 2.53 sec.
Execute         run_link_or_opt -opt -out /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=model_test -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=model_test -reflow-float-conversion -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.67 sec.
Execute         run_link_or_opt -out /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         run_link_or_opt -opt -out /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=model_test 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=model_test -mllvm -hls-db-dir -mllvm /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e 2> /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,121 Compile/Link /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,121 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 69,750 Unroll/Inline /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 69,750 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
Command         send_msg_by_id done; 0.19 sec.
Execute         send_msg_by_id INFO @200-1995@%s%s%s 29,757 Performance/Pipeline /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 29,757 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 29,741 Optimizations /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 29,741 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'MultAddLoop1' (firmware/model_test.cpp:105:5) in function 'sparse_compute' completely with a factor of 10 (firmware/model_test.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'MultAddLoop2' (firmware/model_test.cpp:112:9) in function 'sparse_compute' completely with a factor of 10 (firmware/model_test.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'SparseFillLoop1' (firmware/model_test.cpp:68:5) in function 'sparse_input' completely with a factor of 10 (firmware/model_test.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'SparseFillLoop2' (firmware/model_test.cpp:73:9) in function 'sparse_input' completely with a factor of 100 (firmware/model_test.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'ActiveBitLoop' (firmware/model_test.cpp:56:5) in function 'sparse_input' completely with a factor of 100 (firmware/model_test.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'hash_arr': Complete partitioning on dimension 1. (firmware/model_test.cpp:176:14)
INFO: [HLS 214-248] Applying array_partition to 'feat_arr': Complete partitioning on dimension 1. (firmware/model_test.cpp:177:13)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/model_test.cpp:153:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/model_test.cpp:153:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 36.07 seconds. CPU system time: 0.97 seconds. Elapsed time: 42.09 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.455 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top model_test -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.0.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 2.04 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.1 seconds; current allocated memory: 1.495 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.1.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.8 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.499 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.g.1.bc to /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.1.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'model_test' (firmware/model_test.cpp:176:1), detected/extracted 2 process function(s): 
	 'sparse_input'
	 'sparse_compute'.
Command           transform done; 4.2 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/model_test.cpp:109:43) to (firmware/model_test.cpp:146:1) in function 'sparse_compute'... converting 1451 basic blocks.
Command           transform done; 1.72 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.93 seconds; current allocated memory: 1.557 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.2.bc -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 1.02 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.587 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 10.04 sec.
Command       elaborate done; 69.93 sec.
Execute       ap_eval exec zip -j /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'model_test' ...
Execute         ap_set_top_model model_test 
Execute         get_model_list model_test -filter all-wo-channel -topdown 
Execute         preproc_iomode -model model_test 
Execute         preproc_iomode -model sparse_compute 
Execute         preproc_iomode -model sparse_input 
Execute         get_model_list model_test -filter all-wo-channel 
INFO-FLOW: Model list for configure: sparse_input sparse_compute model_test
INFO-FLOW: Configuring Module : sparse_input ...
Execute         set_default_model sparse_input 
Execute         apply_spec_resource_limit sparse_input 
INFO-FLOW: Configuring Module : sparse_compute ...
Execute         set_default_model sparse_compute 
Execute         apply_spec_resource_limit sparse_compute 
INFO-FLOW: Configuring Module : model_test ...
Execute         set_default_model model_test 
Execute         apply_spec_resource_limit model_test 
INFO-FLOW: Model list for preprocess: sparse_input sparse_compute model_test
INFO-FLOW: Preprocessing Module: sparse_input ...
Execute         set_default_model sparse_input 
Execute         cdfg_preprocess -model sparse_input 
Execute         rtl_gen_preprocess sparse_input 
INFO-FLOW: Preprocessing Module: sparse_compute ...
Execute         set_default_model sparse_compute 
Execute         cdfg_preprocess -model sparse_compute 
Execute         rtl_gen_preprocess sparse_compute 
INFO-FLOW: Preprocessing Module: model_test ...
Execute         set_default_model model_test 
Execute         cdfg_preprocess -model model_test 
Execute         rtl_gen_preprocess model_test 
INFO-FLOW: Model list for synthesis: sparse_input sparse_compute model_test
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_input 
Execute         schedule -model sparse_input 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 89.92 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 89.35 seconds. CPU system time: 0.72 seconds. Elapsed time: 91.32 seconds; current allocated memory: 2.133 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.38 sec.
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.sched.adb -f 
Command         db_write done; 0.35 sec.
INFO-FLOW: Finish scheduling sparse_input.
Execute         set_default_model sparse_input 
Execute         bind -model sparse_input 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.61 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.34 seconds; current allocated memory: 2.133 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.bind.adb -f 
Command         db_write done; 0.44 sec.
INFO-FLOW: Finish binding sparse_input.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_compute 
Execute         schedule -model sparse_compute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 15.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 16.33 seconds; current allocated memory: 2.133 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling sparse_compute.
Execute         set_default_model sparse_compute 
Execute         bind -model sparse_compute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.92 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.23 seconds; current allocated memory: 2.133 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.bind.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish binding sparse_compute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model model_test 
Execute         schedule -model model_test 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.133 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.verbose.sched.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.sched.adb -f 
INFO-FLOW: Finish scheduling model_test.
Execute         set_default_model model_test 
Execute         bind -model model_test 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.42 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.133 GB.
Execute         syn_report -verbosereport -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.verbose.bind.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.bind.adb -f 
INFO-FLOW: Finish binding model_test.
Execute         get_model_list model_test -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sparse_input 
Execute         rtl_gen_preprocess sparse_compute 
Execute         rtl_gen_preprocess model_test 
INFO-FLOW: Model list for RTL generation: sparse_input sparse_compute model_test
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_input -top_prefix model_test_ -sub_prefix model_test_ -mg_file /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input'.
Command         create_rtl_model done; 1.77 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.25 seconds; current allocated memory: 2.133 GB.
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_input -style xilinx -f -lang vhdl -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/vhdl/model_test_sparse_input 
Execute         gen_rtl sparse_input -style xilinx -f -lang vlog -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_sparse_input 
Execute         syn_report -csynth -model sparse_input -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/sparse_input_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 5.33 sec.
Execute         syn_report -rtlxml -model sparse_input -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/sparse_input_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.22 sec.
Execute         syn_report -verbosereport -model sparse_input -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 4.23 sec.
Execute         db_write -model sparse_input -f -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.adb 
Command         db_write done; 3.96 sec.
Execute         db_write -model sparse_input -bindview -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.71 sec.
Execute         gen_tb_info sparse_input -p /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_compute -top_prefix model_test_ -sub_prefix model_test_ -mg_file /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_compute'.
Command         create_rtl_model done; 1.77 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.76 seconds. CPU system time: 0.3 seconds. Elapsed time: 18.76 seconds; current allocated memory: 2.133 GB.
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_compute -style xilinx -f -lang vhdl -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/vhdl/model_test_sparse_compute 
Execute         gen_rtl sparse_compute -style xilinx -f -lang vlog -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test_sparse_compute 
Execute         syn_report -csynth -model sparse_compute -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/sparse_compute_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 2.29 sec.
Execute         syn_report -rtlxml -model sparse_compute -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/sparse_compute_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model sparse_compute -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 2.46 sec.
Execute         db_write -model sparse_compute -f -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.adb 
Command         db_write done; 2.56 sec.
Execute         db_write -model sparse_compute -bindview -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.65 sec.
Execute         gen_tb_info sparse_compute -p /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model model_test -top_prefix  -sub_prefix model_test_ -mg_file /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'model_test/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'model_test' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_test'.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_1_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_2_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_3_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_4_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_5_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_6_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_7_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_8_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_9_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_10_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_11_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_12_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_13_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_14_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_15_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_16_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_17_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_18_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hash_arr_19_U(model_test_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_1_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_2_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_3_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_4_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_5_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_6_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_7_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_8_U(model_test_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feat_arr_9_U(model_test_fifo_w12_d2_S)' using Shift Registers.
Command         create_rtl_model done; 10.68 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.57 seconds. CPU system time: 0.16 seconds. Elapsed time: 20.34 seconds; current allocated memory: 2.133 GB.
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute         gen_rtl model_test -istop -style xilinx -f -lang vhdl -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/vhdl/model_test 
Command         gen_rtl done; 0.37 sec.
Execute         gen_rtl model_test -istop -style xilinx -f -lang vlog -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/verilog/model_test 
Command         gen_rtl done; 0.18 sec.
Execute         syn_report -csynth -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/model_test_csynth.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.2 sec.
Execute         syn_report -rtlxml -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/model_test_csynth.xml 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 0.19 sec.
Execute         syn_report -verbosereport -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.verbose.rpt 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Command         syn_report done; 6.02 sec.
Execute         db_write -model model_test -f -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.adb 
Command         db_write done; 0.19 sec.
Execute         db_write -model model_test -bindview -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info model_test -p /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test 
Execute         export_constraint_db -f -tool general -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.constraint.tcl 
Execute         syn_report -designview -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.design.xml 
Command         syn_report done; 6.38 sec.
Execute         syn_report -csynthDesign -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth.rpt -MHOut /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcvu13p-flga2577-2-e 
Execute             ap_family_info -name xcvu13p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu13p-flga2577-2-e -data family 
Execute         syn_report -wcfg -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model model_test -o /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.protoinst 
Execute         sc_get_clocks model_test 
Execute         sc_get_portdomain model_test 
INFO-FLOW: Model list for RTL component generation: sparse_input sparse_compute model_test
INFO-FLOW: Handling components in module [sparse_input] ... 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.compgen.tcl 
INFO-FLOW: Handling components in module [sparse_compute] ... 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.compgen.tcl 
INFO-FLOW: Handling components in module [model_test] ... 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.compgen.tcl 
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w4_d2_S.
INFO-FLOW: Append model model_test_fifo_w4_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Found component model_test_fifo_w12_d2_S.
INFO-FLOW: Append model model_test_fifo_w12_d2_S
INFO-FLOW: Append model sparse_input
INFO-FLOW: Append model sparse_compute
INFO-FLOW: Append model model_test
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w4_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S model_test_fifo_w12_d2_S sparse_input sparse_compute model_test
INFO-FLOW: Generating /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w4_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model model_test_fifo_w12_d2_S
INFO-FLOW: To file: write model sparse_input
INFO-FLOW: To file: write model sparse_compute
INFO-FLOW: To file: write model model_test
INFO-FLOW: Generating /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/vlog' tclDir='/home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db' modelList='model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
sparse_input
sparse_compute
model_test
' expOnly='0'
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.compgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.compgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 13.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 14.15 seconds; current allocated memory: 2.133 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='model_test_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name sparse_input
INFO-FLOW: Done: create_csynth_xml bind info time: 0.7 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/coder/sparse/model_sparse/model_test_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w4_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
model_test_fifo_w12_d2_S
sparse_input
sparse_compute
model_test
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.compgen.dataonly.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_input.tbgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/sparse_compute.tbgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.constraint.tcl 
Execute         sc_get_clocks model_test 
Execute         source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST model_test MODULE2INSTS {model_test model_test sparse_input sparse_input_U0 sparse_compute sparse_compute_U0} INST2MODULE {model_test model_test sparse_input_U0 sparse_input sparse_compute_U0 sparse_compute} INSTDATA {model_test {DEPTH 1 CHILDREN {sparse_input_U0 sparse_compute_U0}} sparse_input_U0 {DEPTH 2 CHILDREN {}} sparse_compute_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {sparse_compute {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_fu_478_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_fu_484_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_524_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_1_fu_3089_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_1_fu_3093_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_1_fu_3123_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_2_fu_3390_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_2_fu_3394_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_2_fu_7441_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_3_fu_7663_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_3_fu_7667_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_3_fu_7688_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_4_fu_10645_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_4_fu_10649_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_4_fu_10675_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_5_fu_14148_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_5_fu_14152_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_5_fu_14178_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_6_fu_17402_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_6_fu_17406_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_6_fu_17432_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_7_fu_20465_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_7_fu_20469_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_7_fu_20495_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_8_fu_20758_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_8_fu_20762_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_8_fu_24165_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_9_fu_902_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_9_fu_908_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_10_fu_3499_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_10_fu_3503_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_9_fu_3535_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_11_fu_3809_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_11_fu_3813_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_10_fu_7745_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_12_fu_7967_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_12_fu_7971_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_11_fu_7989_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_13_fu_11016_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_13_fu_11020_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_12_fu_11043_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_14_fu_14476_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_14_fu_14480_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_13_fu_14503_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_15_fu_17710_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_15_fu_17714_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_14_fu_17737_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_16_fu_20840_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_16_fu_20844_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_15_fu_20867_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_17_fu_21130_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_17_fu_21134_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_16_fu_24425_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_18_fu_1122_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_18_fu_1128_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_17_fu_1150_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_19_fu_3974_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_19_fu_3978_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_18_fu_4009_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_20_fu_4279_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_20_fu_4283_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_19_fu_8046_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_21_fu_8268_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_21_fu_8272_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_20_fu_8290_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_22_fu_11384_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_22_fu_11388_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_21_fu_11411_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_23_fu_14801_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_23_fu_14805_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_22_fu_14828_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_24_fu_18015_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_24_fu_18019_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_23_fu_18042_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_25_fu_21212_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_25_fu_21216_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_24_fu_21239_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_26_fu_21502_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_26_fu_21506_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_25_fu_24685_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_27_fu_1362_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_27_fu_1368_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_26_fu_1390_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_28_fu_4444_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_28_fu_4448_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_27_fu_4476_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_29_fu_4746_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_29_fu_4750_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_28_fu_8347_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_30_fu_8569_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_30_fu_8573_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_29_fu_8591_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_31_fu_11752_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_31_fu_11756_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_30_fu_11779_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_32_fu_15126_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_32_fu_15130_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_31_fu_15153_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_33_fu_18320_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_33_fu_18324_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_32_fu_18347_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_34_fu_21584_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_34_fu_21588_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_33_fu_21611_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_35_fu_21874_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_35_fu_21878_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_34_fu_24945_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_36_fu_1602_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_36_fu_1608_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_35_fu_1630_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_37_fu_4903_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_37_fu_4907_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_36_fu_4935_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_38_fu_5205_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_38_fu_5209_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_37_fu_8648_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_39_fu_8870_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_39_fu_8874_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_38_fu_8892_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_40_fu_12120_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_40_fu_12124_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_39_fu_12147_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_41_fu_15451_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_41_fu_15455_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_40_fu_15478_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_42_fu_18625_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_42_fu_18629_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_41_fu_18652_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_43_fu_21956_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_43_fu_21960_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_42_fu_21983_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_44_fu_22246_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_44_fu_22250_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_43_fu_25205_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_45_fu_1842_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_45_fu_1848_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_44_fu_1870_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_46_fu_5354_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_46_fu_5358_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_45_fu_5386_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_47_fu_5656_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_47_fu_5660_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_46_fu_8949_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_48_fu_9171_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_48_fu_9175_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_47_fu_9193_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_49_fu_12488_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_49_fu_12492_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_48_fu_12515_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_50_fu_15776_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_50_fu_15780_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_49_fu_15803_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_51_fu_18930_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_51_fu_18934_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_50_fu_18957_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_52_fu_22328_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_52_fu_22332_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_51_fu_22355_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_53_fu_22618_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_53_fu_22622_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_52_fu_25465_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_54_fu_2082_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_54_fu_2088_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_53_fu_2110_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_55_fu_5797_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_55_fu_5801_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_54_fu_5829_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_56_fu_6099_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_56_fu_6103_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_55_fu_9250_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_57_fu_9472_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_57_fu_9476_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_56_fu_9494_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_58_fu_12855_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_58_fu_12859_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_57_fu_12882_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_59_fu_16113_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_59_fu_16117_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_58_fu_16140_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_60_fu_19235_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_60_fu_19239_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_59_fu_19262_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_61_fu_22700_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_61_fu_22704_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_60_fu_22727_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_62_fu_22990_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_62_fu_22994_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_61_fu_25725_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_63_fu_2322_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_63_fu_2328_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_62_fu_2350_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_64_fu_6232_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_64_fu_6236_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_63_fu_6264_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_65_fu_6534_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_65_fu_6538_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_64_fu_9551_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_66_fu_9773_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_66_fu_9777_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_65_fu_9795_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_67_fu_13211_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_67_fu_13215_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_66_fu_13238_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_68_fu_16461_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_68_fu_16465_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_67_fu_16488_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_69_fu_19552_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_69_fu_19556_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_68_fu_19579_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_70_fu_23072_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_70_fu_23076_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_69_fu_23099_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_71_fu_23362_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_71_fu_23366_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_70_fu_25985_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_72_fu_2562_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_72_fu_2568_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_71_fu_2590_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_73_fu_6659_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_73_fu_6663_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_72_fu_6691_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_74_fu_6961_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_74_fu_6965_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_73_fu_9852_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_75_fu_10074_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_75_fu_10078_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_74_fu_10096_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_76_fu_13555_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_76_fu_13559_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_75_fu_13582_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_77_fu_16798_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_77_fu_16802_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_76_fu_16825_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_78_fu_19868_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_78_fu_19872_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_77_fu_19895_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_79_fu_23444_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_79_fu_23448_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_78_fu_23471_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_80_fu_23733_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_80_fu_23737_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_79_fu_26245_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_81_fu_2802_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_81_fu_2808_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_80_fu_2830_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_82_fu_7078_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_82_fu_7082_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_81_fu_7110_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_83_fu_7380_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_83_fu_7384_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_82_fu_10153_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_84_fu_10375_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_84_fu_10379_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_83_fu_10397_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_85_fu_13899_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_85_fu_13903_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_84_fu_13926_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_86_fu_17135_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_86_fu_17139_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_85_fu_17162_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_87_fu_20184_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_87_fu_20188_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_86_fu_20211_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_88_fu_23815_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_88_fu_23819_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_87_fu_23842_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_h_89_fu_24104_p2 SOURCE firmware/model_test.cpp:116 VARIABLE offset_h_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME offset_w_89_fu_24108_p2 SOURCE firmware/model_test.cpp:117 VARIABLE offset_w_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_88_fu_26505_p2 SOURCE firmware/model_test.cpp:120 VARIABLE add_ln120_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} model_test {BINDINFO {{BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_1_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_2_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_3_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_4_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_5_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_6_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_7_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_8_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_9_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_10_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_11_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_12_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_13_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_14_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_15_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_16_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_17_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_18_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME hash_arr_19_U SOURCE firmware/model_test.cpp:180 VARIABLE hash_arr_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_U SOURCE firmware/model_test.cpp:180 VARIABLE feat_arr LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_1_U SOURCE firmware/model_test.cpp:180 VARIABLE feat_arr_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_2_U SOURCE firmware/model_test.cpp:180 VARIABLE feat_arr_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_3_U SOURCE firmware/model_test.cpp:180 VARIABLE feat_arr_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_4_U SOURCE firmware/model_test.cpp:180 VARIABLE feat_arr_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_5_U SOURCE firmware/model_test.cpp:180 VARIABLE feat_arr_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_6_U SOURCE firmware/model_test.cpp:180 VARIABLE feat_arr_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_7_U SOURCE firmware/model_test.cpp:180 VARIABLE feat_arr_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_8_U SOURCE firmware/model_test.cpp:180 VARIABLE feat_arr_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feat_arr_9_U SOURCE firmware/model_test.cpp:180 VARIABLE feat_arr_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_input {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.12 seconds; current allocated memory: 2.133 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for model_test.
INFO: [VLOG 209-307] Generating Verilog RTL for model_test.
Execute         syn_report -model model_test -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 228.73 MHz
Command         syn_report done; 0.24 sec.
Command       autosyn done; 174.32 sec.
Command     csynth_design done; 244.43 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 208.14 seconds. CPU system time: 3.59 seconds. Elapsed time: 244.43 seconds; current allocated memory: 696.793 MB.
Execute     add_files -tb model_test_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-1510] Running: add_files -tb model_test_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'model_test_test.cpp' to the project
Command     add_files done; 0.22 sec.
Execute     cosim_design -trace_level all -setup 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: TB processing: /home/coder/sparse/model_sparse/model_test_test.cpp /home/coder/sparse/model_sparse/model_test_prj/solution1/./sim/autowrap/testbench/model_test_test.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/coder/sparse/model_sparse/model_test_prj/solution1/./sim/autowrap/testbench/model_test_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/coder/sparse/model_sparse/model_test_prj/solution1/./sim/autowrap/testbench/model_test_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       clang_tidy done; 2.44 sec.
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: TB processing: /home/coder/sparse/model_sparse/firmware/model_test.cpp /home/coder/sparse/model_sparse/model_test_prj/solution1/./sim/autowrap/testbench/model_test.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/coder/sparse/model_sparse/model_test_prj/solution1/./sim/autowrap/testbench/model_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/coder/sparse/model_sparse/model_test_prj/solution1/./sim/autowrap/testbench/model_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       clang_tidy done; 2.49 sec.
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.rtl_wrap.cfg.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.41 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.DependenceCheck.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
Execute       source /home/coder/sparse/model_sparse/model_test_prj/solution1/.autopilot/db/model_test.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Command     cosim_design done; 19.79 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 14.23 seconds. CPU system time: 3.35 seconds. Elapsed time: 19.79 seconds; current allocated memory: 0.000 MB.
Execute     source ./project.tcl 
Execute     source run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
INFO: [COSIM 212-302] Starting C TB testing ...  
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 52.38 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.3 sec.
