// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2011a.41 Production Release
//  HLS Date:       Thu Apr  7 20:28:55 PDT 2011
// 
//  Generated by:   TA@TA-PC
//  Generated date: Fri Mar 29 21:09:53 2024
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    matrix_mult_core
// ------------------------------------------------------------------


module matrix_mult_core (
  clk, rst, input_matrix1_rsc_REGISTER_FILE_addr_rd, input_matrix1_rsc_REGISTER_FILE_re,
      input_matrix1_rsc_REGISTER_FILE_data_out, input_matrix2_rsc_REGISTER_FILE_addr_rd,
      input_matrix2_rsc_REGISTER_FILE_re, input_matrix2_rsc_REGISTER_FILE_data_out,
      output_rsc_mgc_out_stdreg_d, addr_rsc_mgc_out_stdreg_d
);
  input clk;
  input rst;
  output [83:0] input_matrix1_rsc_REGISTER_FILE_addr_rd;
  output [11:0] input_matrix1_rsc_REGISTER_FILE_re;
  input [191:0] input_matrix1_rsc_REGISTER_FILE_data_out;
  output [87:0] input_matrix2_rsc_REGISTER_FILE_addr_rd;
  output [10:0] input_matrix2_rsc_REGISTER_FILE_re;
  input [175:0] input_matrix2_rsc_REGISTER_FILE_data_out;
  output [35:0] output_rsc_mgc_out_stdreg_d;
  reg [35:0] output_rsc_mgc_out_stdreg_d;
  output [7:0] addr_rsc_mgc_out_stdreg_d;
  reg [7:0] addr_rsc_mgc_out_stdreg_d;


  // Interconnect Declarations
  reg [4:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27;
  reg [4:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25;
  reg [4:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23;
  reg [3:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21;
  reg input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20;
  reg [3:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18;
  reg input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17;
  reg [3:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15;
  reg input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14;
  reg [3:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12;
  reg input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11;
  reg [4:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9;
  reg [4:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7;
  reg [4:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5;
  reg [4:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3;
  reg [4:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1;
  reg [3:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24;
  reg [3:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22;
  reg input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21;
  reg [5:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19;
  reg [1:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17;
  reg [2:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16;
  reg [7:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15;
  reg [2:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13;
  reg input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12;
  reg [4:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10;
  reg [4:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8;
  reg [4:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6;
  reg [4:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4;
  reg input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3;
  reg [4:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1;
  reg [1:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1;
  reg input_matrix2_rsc_REGISTER_FILE_re_reg_1;
  reg input_matrix1_rsc_REGISTER_FILE_re_reg_1;
  reg input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1;
  reg input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1;
  reg input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1;
  reg input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1;
  reg input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1;
  reg input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1;
  reg input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1;
  reg input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1;
  reg input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1;
  reg input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1;
  reg input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1;
  reg input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1;
  reg input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1;
  reg input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1;
  reg input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1;
  reg input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1;
  reg input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2;

  always begin : core
    // Interconnect Declarations
    reg [3:0] loop1_i_1_sva;
    reg [3:0] loop2_j_1_sva;
    reg [4:0] loop2_mul_psp_sva;
    reg [4:0] loop2_acc_65_cse_sva;
    reg [3:0] loop2_acc_69_cse_sva;
    reg [3:0] loop2_acc_28_cse_sva;
    reg [3:0] loop1_i_1_sva_1;
    reg [15:0] loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_11_itm;
    reg [15:0] loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_10_itm;
    reg [15:0] loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_itm;
    reg [15:0] loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_itm;
    reg [31:0] loop2_mul_17_itm;
    reg [15:0] loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_1_itm;
    reg [15:0] loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_1_itm;
    reg [15:0] loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_2_itm;
    reg [15:0] loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_2_itm;
    reg [31:0] loop2_mul_23_itm;
    reg [31:0] loop2_acc_84_itm;
    reg [15:0] loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_3_itm;
    reg [15:0] loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_3_itm;
    reg [15:0] loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_4_itm;
    reg [15:0] loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_4_itm;
    reg [31:0] loop2_mul_29_itm;
    reg [15:0] loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_5_itm;
    reg [15:0] loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_5_itm;
    reg [15:0] loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_6_itm;
    reg [15:0] loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_6_itm;
    reg [31:0] loop2_mul_35_itm;
    reg [31:0] loop2_acc_82_itm;
    reg [31:0] loop2_acc_88_itm;
    reg [15:0] loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_7_itm;
    reg [15:0] loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_11_itm;
    reg [15:0] loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_8_itm;
    reg [15:0] loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_7_itm;
    reg [31:0] loop2_mul_5_itm;
    reg [15:0] loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_9_itm;
    reg [15:0] loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_8_itm;
    reg [31:0] loop2_mul_11_itm;
    reg [31:0] loop2_acc_86_itm;
    reg [31:0] loop2_acc_90_itm;
    reg loop2_slc_itm;
    reg [4:0] loop2_acc_92_sdt;
    reg exit_loop1;

    begin : mainExit
      forever begin : main
        // C-Step 0 of Loop 'main'
        loop1_i_1_sva = 4'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
        input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b1;
        begin : waitLoop0Exit
          forever begin : waitLoop0
            @(posedge clk);
            if ( rst )
              disable mainExit;
            if ( clk )
              disable waitLoop0Exit;
          end
        end
        // C-Step 1 of Loop 'main'
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
        input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
        input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
        input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b1;
        loop2_j_1_sva = 4'b0;
        input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
        input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
        begin : waitLoop1Exit
          forever begin : waitLoop1
            @(posedge clk);
            if ( rst )
              disable mainExit;
            if ( clk )
              disable waitLoop1Exit;
          end
        end
        // C-Step 2 of Loop 'main'
        begin : loop1Exit
          forever begin : loop1
            // C-Step 0 of Loop 'loop1'
            begin : loop2Exit
              forever begin : loop2
                // C-Step 0 of Loop 'loop2'
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b1;
                loop2_mul_psp_sva = ({1'b1 , (~ loop1_i_1_sva)}) + ({(loop1_i_1_sva[2:0])
                    , 2'b1});
                loop2_acc_65_cse_sva = loop2_mul_psp_sva + 5'b1;
                loop2_acc_69_cse_sva = (loop2_mul_psp_sva[4:1]) + 4'b1;
                loop2_acc_28_cse_sva = loop2_j_1_sva + 4'b1;
                input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b1;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= loop2_mul_psp_sva[0];
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= loop2_acc_69_cse_sva;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= loop2_acc_69_cse_sva;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= loop2_mul_psp_sva[0];
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b1;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b1;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= loop2_mul_psp_sva[0];
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= loop2_mul_psp_sva;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= loop2_acc_69_cse_sva;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= loop2_mul_psp_sva;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= loop2_mul_psp_sva[0];
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b1;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= loop2_acc_69_cse_sva;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= loop2_mul_psp_sva;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b1;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b1;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= loop2_acc_65_cse_sva;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= loop2_mul_psp_sva;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b1;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b1;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= loop2_acc_65_cse_sva;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= loop2_acc_65_cse_sva;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b1;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= loop2_acc_65_cse_sva;
                input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= loop2_j_1_sva[0];
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= (loop2_j_1_sva[3:1])
                    + 3'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= conv_u2u_4_5(loop2_j_1_sva)
                    + 5'b1111;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= conv_u2u_4_8(loop2_j_1_sva)
                    + 8'b1110101;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= loop2_j_1_sva[2:0];
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= conv_u2u_4_5(loop2_j_1_sva)
                    + 5'b111;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= conv_u2u_1_2(loop2_j_1_sva[3])
                    + 2'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= conv_u2u_4_5(loop2_j_1_sva)
                    + 5'b1101;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= conv_u2u_4_6(loop2_j_1_sva)
                    + 6'b11011;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= conv_u2u_3_5(loop2_j_1_sva[3:1])
                    + 5'b1101;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= loop2_j_1_sva[0];
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= loop2_j_1_sva[0];
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= conv_u2u_3_4(loop2_j_1_sva[3:1])
                    + 4'b111;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= conv_u2u_4_5({2'b11
                    , (loop2_j_1_sva[3:2])}) + 5'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= loop2_acc_28_cse_sva;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= loop2_j_1_sva[1:0];
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b1;
                begin : waitLoop2Exit
                  forever begin : waitLoop2
                    @(posedge clk);
                    if ( rst )
                      disable mainExit;
                    if ( clk )
                      disable waitLoop2Exit;
                  end
                end
                // C-Step 1 of Loop 'loop2'
                loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_11_itm = input_matrix2_rsc_REGISTER_FILE_data_out[15:0];
                loop2_acc_92_sdt = conv_u2u_4_5(loop1_i_1_sva) + conv_u2u_4_5(loop2_j_1_sva);
                addr_rsc_mgc_out_stdreg_d <= {(conv_u2u_3_6(loop2_acc_92_sdt[4:2])
                    + conv_u2u_4_6(~ loop1_i_1_sva) + ({loop1_i_1_sva , 2'b1}) +
                    6'b110000) , (loop2_acc_92_sdt[1:0])};
                loop2_slc_itm = readslicef_5_1_4((conv_u2s_4_5(loop2_acc_28_cse_sva)
                    + 5'b10011));
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b1;
                begin : waitLoop3Exit
                  forever begin : waitLoop3
                    @(posedge clk);
                    if ( rst )
                      disable mainExit;
                    if ( clk )
                      disable waitLoop3Exit;
                  end
                end
                // C-Step 2 of Loop 'loop2'
                loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_11_itm = input_matrix1_rsc_REGISTER_FILE_data_out[15:0];
                loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_10_itm = input_matrix2_rsc_REGISTER_FILE_data_out[15:0];
                loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_itm = input_matrix1_rsc_REGISTER_FILE_data_out[191:176];
                loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_itm = input_matrix2_rsc_REGISTER_FILE_data_out[175:160];
                loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_1_itm = input_matrix1_rsc_REGISTER_FILE_data_out[175:160];
                loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_1_itm = input_matrix2_rsc_REGISTER_FILE_data_out[159:144];
                loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_2_itm = input_matrix1_rsc_REGISTER_FILE_data_out[159:144];
                loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_2_itm = input_matrix2_rsc_REGISTER_FILE_data_out[143:128];
                loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_3_itm = input_matrix1_rsc_REGISTER_FILE_data_out[143:128];
                loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_3_itm = input_matrix2_rsc_REGISTER_FILE_data_out[127:112];
                loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_4_itm = input_matrix1_rsc_REGISTER_FILE_data_out[127:112];
                loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_4_itm = input_matrix2_rsc_REGISTER_FILE_data_out[111:96];
                loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_5_itm = input_matrix1_rsc_REGISTER_FILE_data_out[111:96];
                loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_5_itm = input_matrix2_rsc_REGISTER_FILE_data_out[95:80];
                loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_6_itm = input_matrix1_rsc_REGISTER_FILE_data_out[95:80];
                loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_6_itm = input_matrix2_rsc_REGISTER_FILE_data_out[79:64];
                loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_7_itm = input_matrix1_rsc_REGISTER_FILE_data_out[79:64];
                loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_8_itm = input_matrix1_rsc_REGISTER_FILE_data_out[63:48];
                loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_7_itm = input_matrix2_rsc_REGISTER_FILE_data_out[47:32];
                loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_9_itm = input_matrix1_rsc_REGISTER_FILE_data_out[47:32];
                loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_8_itm = input_matrix2_rsc_REGISTER_FILE_data_out[31:16];
                loop2_mul_11_itm = conv_u2u_64_32(conv_u2u_16_32(input_matrix1_rsc_REGISTER_FILE_data_out[31:16])
                    * conv_u2u_16_32(input_matrix2_rsc_REGISTER_FILE_data_out[63:48]));
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b1;
                begin : waitLoop4Exit
                  forever begin : waitLoop4
                    @(posedge clk);
                    if ( rst )
                      disable mainExit;
                    if ( clk )
                      disable waitLoop4Exit;
                  end
                end
                // C-Step 3 of Loop 'loop2'
                loop2_acc_86_itm = conv_u2u_64_32(conv_u2u_16_32(loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_9_itm)
                    * conv_u2u_16_32(loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_8_itm))
                    + loop2_mul_11_itm;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b1;
                begin : waitLoop5Exit
                  forever begin : waitLoop5
                    @(posedge clk);
                    if ( rst )
                      disable mainExit;
                    if ( clk )
                      disable waitLoop5Exit;
                  end
                end
                // C-Step 4 of Loop 'loop2'
                loop2_mul_5_itm = conv_u2u_64_32(conv_u2u_16_32(loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_8_itm)
                    * conv_u2u_16_32(loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_7_itm));
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b1;
                begin : waitLoop6Exit
                  forever begin : waitLoop6
                    @(posedge clk);
                    if ( rst )
                      disable mainExit;
                    if ( clk )
                      disable waitLoop6Exit;
                  end
                end
                // C-Step 5 of Loop 'loop2'
                loop2_acc_90_itm = (conv_u2u_64_32(conv_u2u_16_32(loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_7_itm)
                    * conv_u2u_16_32(loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_11_itm))
                    + loop2_mul_5_itm) + loop2_acc_86_itm;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b1;
                begin : waitLoop7Exit
                  forever begin : waitLoop7
                    @(posedge clk);
                    if ( rst )
                      disable mainExit;
                    if ( clk )
                      disable waitLoop7Exit;
                  end
                end
                // C-Step 6 of Loop 'loop2'
                loop2_mul_35_itm = conv_u2u_64_32(conv_u2u_16_32(loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_6_itm)
                    * conv_u2u_16_32(loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_6_itm));
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b1;
                begin : waitLoop8Exit
                  forever begin : waitLoop8
                    @(posedge clk);
                    if ( rst )
                      disable mainExit;
                    if ( clk )
                      disable waitLoop8Exit;
                  end
                end
                // C-Step 7 of Loop 'loop2'
                loop2_acc_82_itm = conv_u2u_64_32(conv_u2u_16_32(loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_5_itm)
                    * conv_u2u_16_32(loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_5_itm))
                    + loop2_mul_35_itm;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b1;
                begin : waitLoop9Exit
                  forever begin : waitLoop9
                    @(posedge clk);
                    if ( rst )
                      disable mainExit;
                    if ( clk )
                      disable waitLoop9Exit;
                  end
                end
                // C-Step 8 of Loop 'loop2'
                loop2_mul_29_itm = conv_u2u_64_32(conv_u2u_16_32(loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_4_itm)
                    * conv_u2u_16_32(loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_4_itm));
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b1;
                begin : waitLoop10Exit
                  forever begin : waitLoop10
                    @(posedge clk);
                    if ( rst )
                      disable mainExit;
                    if ( clk )
                      disable waitLoop10Exit;
                  end
                end
                // C-Step 9 of Loop 'loop2'
                loop2_acc_88_itm = (conv_u2u_64_32(conv_u2u_16_32(loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_3_itm)
                    * conv_u2u_16_32(loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_3_itm))
                    + loop2_mul_29_itm) + loop2_acc_82_itm;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b1;
                begin : waitLoop11Exit
                  forever begin : waitLoop11
                    @(posedge clk);
                    if ( rst )
                      disable mainExit;
                    if ( clk )
                      disable waitLoop11Exit;
                  end
                end
                // C-Step 10 of Loop 'loop2'
                loop2_mul_23_itm = conv_u2u_64_32(conv_u2u_16_32(loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_2_itm)
                    * conv_u2u_16_32(loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_2_itm));
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b1;
                begin : waitLoop12Exit
                  forever begin : waitLoop12
                    @(posedge clk);
                    if ( rst )
                      disable mainExit;
                    if ( clk )
                      disable waitLoop12Exit;
                  end
                end
                // C-Step 11 of Loop 'loop2'
                loop2_acc_84_itm = conv_u2u_64_32(conv_u2u_16_32(loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_1_itm)
                    * conv_u2u_16_32(loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_1_itm))
                    + loop2_mul_23_itm;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b1;
                begin : waitLoop13Exit
                  forever begin : waitLoop13
                    @(posedge clk);
                    if ( rst )
                      disable mainExit;
                    if ( clk )
                      disable waitLoop13Exit;
                  end
                end
                // C-Step 12 of Loop 'loop2'
                loop2_mul_17_itm = conv_u2u_64_32(conv_u2u_16_32(loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_itm)
                    * conv_u2u_16_32(loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_itm));
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b1;
                begin : waitLoop14Exit
                  forever begin : waitLoop14
                    @(posedge clk);
                    if ( rst )
                      disable mainExit;
                    if ( clk )
                      disable waitLoop14Exit;
                  end
                end
                // C-Step 13 of Loop 'loop2'
                output_rsc_mgc_out_stdreg_d <= signext_36_32((((conv_u2u_64_32(conv_u2u_16_32(loop2_slc_input_matrix1_rsc_REGISTER_FILE_data_out_11_itm)
                    * conv_u2u_16_32(loop2_slc_input_matrix2_rsc_REGISTER_FILE_data_out_10_itm))
                    + loop2_mul_17_itm) + loop2_acc_84_itm) + loop2_acc_88_itm) +
                    loop2_acc_90_itm);
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
                input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
                input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
                input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
                input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
                input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b1;
                if ( loop2_slc_itm ) begin
                  loop2_j_1_sva = loop2_acc_28_cse_sva;
                  input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b0;
                  input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= {3'b0, loop2_acc_28_cse_sva[3:2]};
                  input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= loop2_acc_28_cse_sva[1:0];
                end
                begin : waitLoop15Exit
                  forever begin : waitLoop15
                    @(posedge clk);
                    if ( rst )
                      disable mainExit;
                    if ( clk )
                      disable waitLoop15Exit;
                  end
                end
                // C-Step 14 of Loop 'loop2'
                if ( ~ loop2_slc_itm )
                  disable loop2Exit;
              end
            end
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
            input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
            input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
            input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
            input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
            input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b1;
            loop1_i_1_sva_1 = loop1_i_1_sva + 4'b1;
            exit_loop1 = ~ (readslicef_4_1_3((conv_u2s_3_4(loop1_i_1_sva_1[3:1])
                + 4'b1011)));
            if ( exit_loop1 ) begin
            end
            else begin
              loop2_j_1_sva = 4'b0;
              input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b0;
              input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
              input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
            end
            begin : waitLoop16Exit
              forever begin : waitLoop16
                @(posedge clk);
                if ( rst )
                  disable mainExit;
                if ( clk )
                  disable waitLoop16Exit;
              end
            end
            // C-Step 1 of Loop 'loop1'
            if ( exit_loop1 )
              disable loop1Exit;
            loop1_i_1_sva = loop1_i_1_sva_1;
          end
        end
      end
    end
    addr_rsc_mgc_out_stdreg_d <= 8'b0;
    output_rsc_mgc_out_stdreg_d <= 36'b0;
    input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 4'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 4'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 <= 4'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 4'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 <= 1'b0;
    input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27 <= 5'b0;
    input_matrix1_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 <= 3'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10 <= 5'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 <= 8'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16 <= 3'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8 <= 5'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 <= 2'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 <= 5'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19 <= 6'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4 <= 5'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 <= 4'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1 <= 5'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 <= 4'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1 <= 2'b0;
    input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1 <= 1'b0;
    input_matrix2_rsc_REGISTER_FILE_re_reg_1 <= 1'b1;
    input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1 <= 1'b1;
  end

  assign input_matrix1_rsc_REGISTER_FILE_addr_rd = {input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg27
      , 1'b0 , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg26_1 , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg25
      , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg24_sg1 , 1'b0 , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg23
      , ({{1{input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1}}, input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg22_1})
      , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg21 , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg20
      , 2'b0 , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg18 , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg17
      , 1'b0 , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg16_1 , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg15
      , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg14 , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg13_sg1
      , 1'b0 , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg12 , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg11
      , ({{1{input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1}}, input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg10_1})
      , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg9 , 2'b0 , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg7
      , 1'b0 , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg6_1 , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg5
      , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg4_sg1 , 1'b0 , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg3
      , ({{1{input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1}}, input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg2_1})
      , input_matrix1_rsc_REGISTER_FILE_addr_rd_reg_sg1 , 2'b0};
  assign input_matrix1_rsc_REGISTER_FILE_re = {{11{input_matrix1_rsc_REGISTER_FILE_re_reg_1}},
      input_matrix1_rsc_REGISTER_FILE_re_reg_1};
  assign input_matrix2_rsc_REGISTER_FILE_addr_rd = {1'b0 , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg25_sg1
      , 2'b0 , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg24 , 1'b0 , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg23_sg1
      , 1'b0 , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg22 , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg21
      , 1'b0 , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg20_1 , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg19
      , 1'b0 , ({{1{input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2}}, input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg18_2})
      , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg17 , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg16
      , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg15 , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg14_sg1
      , 3'b0 , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg13 , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg12
      , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg11_sg1 , 2'b0 , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg10
      , 2'b0 , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg9_1 , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg8
      , 3'b0 , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg6 , 2'b0 , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg4
      , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg3 , 1'b0 , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_sg1
      , input_matrix2_rsc_REGISTER_FILE_addr_rd_reg_1};
  assign input_matrix2_rsc_REGISTER_FILE_re = {({{9{input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1}},
      input_matrix2_rsc_REGISTER_FILE_re_reg_sg1_1}) , input_matrix2_rsc_REGISTER_FILE_re_reg_1};

  function [0:0] readslicef_5_1_4;
    input [4:0] vector;
    reg [4:0] tmp;
  begin
    tmp = vector >> 4;
    readslicef_5_1_4 = tmp[0:0];
  end
  endfunction


  function [35:0] signext_36_32;
    input [31:0] vector;
  begin
    signext_36_32= {{4{vector[31]}}, vector};
  end
  endfunction


  function [0:0] readslicef_4_1_3;
    input [3:0] vector;
    reg [3:0] tmp;
  begin
    tmp = vector >> 3;
    readslicef_4_1_3 = tmp[0:0];
  end
  endfunction


  function  [4:0] conv_u2u_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_5 = {1'b0, vector};
  end
  endfunction


  function  [7:0] conv_u2u_4_8 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_8 = {{4{1'b0}}, vector};
  end
  endfunction


  function  [1:0] conv_u2u_1_2 ;
    input [0:0]  vector ;
  begin
    conv_u2u_1_2 = {1'b0, vector};
  end
  endfunction


  function  [5:0] conv_u2u_4_6 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_6 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [4:0] conv_u2u_3_5 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_5 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [3:0] conv_u2u_3_4 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_4 = {1'b0, vector};
  end
  endfunction


  function  [5:0] conv_u2u_3_6 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_6 = {{3{1'b0}}, vector};
  end
  endfunction


  function signed [4:0] conv_u2s_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2s_4_5 = {1'b0, vector};
  end
  endfunction


  function  [31:0] conv_u2u_64_32 ;
    input [63:0]  vector ;
  begin
    conv_u2u_64_32 = vector[31:0];
  end
  endfunction


  function  [31:0] conv_u2u_16_32 ;
    input [15:0]  vector ;
  begin
    conv_u2u_16_32 = {{16{1'b0}}, vector};
  end
  endfunction


  function signed [3:0] conv_u2s_3_4 ;
    input [2:0]  vector ;
  begin
    conv_u2s_3_4 = {1'b0, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    matrix_mult
//  Generated from file(s):
//    2) $PROJECT_HOME/MATRIX_MULT.cpp
// ------------------------------------------------------------------


module matrix_mult (
  output_rsc_z, addr_rsc_z, clk, rst, input_matrix1_rsc_REGISTER_FILE_data_in, input_matrix1_rsc_REGISTER_FILE_addr_rd,
      input_matrix1_rsc_REGISTER_FILE_addr_wr, input_matrix1_rsc_REGISTER_FILE_re,
      input_matrix1_rsc_REGISTER_FILE_we, input_matrix1_rsc_REGISTER_FILE_data_out,
      input_matrix2_rsc_REGISTER_FILE_data_in, input_matrix2_rsc_REGISTER_FILE_addr_rd,
      input_matrix2_rsc_REGISTER_FILE_addr_wr, input_matrix2_rsc_REGISTER_FILE_re,
      input_matrix2_rsc_REGISTER_FILE_we, input_matrix2_rsc_REGISTER_FILE_data_out
);
  output [35:0] output_rsc_z;
  output [7:0] addr_rsc_z;
  input clk;
  input rst;
  output [15:0] input_matrix1_rsc_REGISTER_FILE_data_in;
  output [83:0] input_matrix1_rsc_REGISTER_FILE_addr_rd;
  output [6:0] input_matrix1_rsc_REGISTER_FILE_addr_wr;
  output [11:0] input_matrix1_rsc_REGISTER_FILE_re;
  output input_matrix1_rsc_REGISTER_FILE_we;
  input [191:0] input_matrix1_rsc_REGISTER_FILE_data_out;
  output [15:0] input_matrix2_rsc_REGISTER_FILE_data_in;
  output [87:0] input_matrix2_rsc_REGISTER_FILE_addr_rd;
  output [7:0] input_matrix2_rsc_REGISTER_FILE_addr_wr;
  output [10:0] input_matrix2_rsc_REGISTER_FILE_re;
  output input_matrix2_rsc_REGISTER_FILE_we;
  input [175:0] input_matrix2_rsc_REGISTER_FILE_data_out;


  // Interconnect Declarations
  wire [35:0] output_rsc_mgc_out_stdreg_d;
  wire [7:0] addr_rsc_mgc_out_stdreg_d;
  wire [83:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_reg;
  wire [11:0] input_matrix1_rsc_REGISTER_FILE_re_reg;
  wire [87:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg;
  wire [10:0] input_matrix2_rsc_REGISTER_FILE_re_reg;

  mgc_out_stdreg #(.rscid(3),
  .width(36)) output_rsc_mgc_out_stdreg (
      .d(output_rsc_mgc_out_stdreg_d),
      .z(output_rsc_z)
    );
  mgc_out_stdreg #(.rscid(5),
  .width(8)) addr_rsc_mgc_out_stdreg (
      .d(addr_rsc_mgc_out_stdreg_d),
      .z(addr_rsc_z)
    );
  matrix_mult_core matrix_mult_core_inst (
      .clk(clk),
      .rst(rst),
      .input_matrix1_rsc_REGISTER_FILE_addr_rd(input_matrix1_rsc_REGISTER_FILE_addr_rd_reg),
      .input_matrix1_rsc_REGISTER_FILE_re(input_matrix1_rsc_REGISTER_FILE_re_reg),
      .input_matrix1_rsc_REGISTER_FILE_data_out(input_matrix1_rsc_REGISTER_FILE_data_out),
      .input_matrix2_rsc_REGISTER_FILE_addr_rd(input_matrix2_rsc_REGISTER_FILE_addr_rd_reg),
      .input_matrix2_rsc_REGISTER_FILE_re(input_matrix2_rsc_REGISTER_FILE_re_reg),
      .input_matrix2_rsc_REGISTER_FILE_data_out(input_matrix2_rsc_REGISTER_FILE_data_out),
      .output_rsc_mgc_out_stdreg_d(output_rsc_mgc_out_stdreg_d),
      .addr_rsc_mgc_out_stdreg_d(addr_rsc_mgc_out_stdreg_d)
    );
  assign input_matrix1_rsc_REGISTER_FILE_data_in = 16'b0;
  assign input_matrix1_rsc_REGISTER_FILE_addr_rd = input_matrix1_rsc_REGISTER_FILE_addr_rd_reg;
  assign input_matrix1_rsc_REGISTER_FILE_addr_wr = 7'b0;
  assign input_matrix1_rsc_REGISTER_FILE_re = input_matrix1_rsc_REGISTER_FILE_re_reg;
  assign input_matrix1_rsc_REGISTER_FILE_we = 1'b1;
  assign input_matrix2_rsc_REGISTER_FILE_data_in = 16'b0;
  assign input_matrix2_rsc_REGISTER_FILE_addr_rd = input_matrix2_rsc_REGISTER_FILE_addr_rd_reg;
  assign input_matrix2_rsc_REGISTER_FILE_addr_wr = 8'b0;
  assign input_matrix2_rsc_REGISTER_FILE_re = input_matrix2_rsc_REGISTER_FILE_re_reg;
  assign input_matrix2_rsc_REGISTER_FILE_we = 1'b1;
endmodule



