

================================================================
== Vivado HLS Report for 'gauss_blur'
================================================================
* Date:           Tue Nov 30 11:49:09 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        course_prj
* Solution:       sol7
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   | 6.00 ns | 4.685 ns |   0.10 ns  |
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2159564|  7092700| 12.957 ms | 42.556 ms |  2159564|  7092700|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+--------------+-----------+-----------+------+----------+
        |               |  Latency (cycles) |   Iteration  |  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+--------------+-----------+-----------+------+----------+
        |- Loop 1       |       33|       33|            11|          -|          -|     3|    no    |
        | + Loop 1.1    |        9|        9|             3|          -|          -|     3|    no    |
        |- L2           |  2159529|  7092665| 3369 ~ 11065 |          -|          -|   641|    no    |
        | + L1          |     3367|    11063|    7 ~ 23    |          -|          -|   481|    no    |
        |  ++ L1.1      |        3|        3|             1|          -|          -|     3|    no    |
        |  ++ row_loop  |       15|       15|             5|          -|          -|     3|    no    |
        +---------------+---------+---------+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      2|      -|     -|    -|
|Expression       |        -|      0|      0|   392|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      0|   120|    -|
|Memory           |        2|      -|      0|     0|    0|
|Multiplexer      |        -|      -|      -|   170|    -|
|Register         |        -|      -|    335|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        2|      2|    335|   682|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        5|      5|      2|     8|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |gauss_blur_mux_32dEe_U1  |gauss_blur_mux_32dEe  |        0|      0|  0|  15|    0|
    |gauss_blur_mux_32dEe_U2  |gauss_blur_mux_32dEe  |        0|      0|  0|  15|    0|
    |gauss_blur_mux_32dEe_U3  |gauss_blur_mux_32dEe  |        0|      0|  0|  15|    0|
    |gauss_blur_mux_32dEe_U4  |gauss_blur_mux_32dEe  |        0|      0|  0|  15|    0|
    |gauss_blur_mux_32dEe_U5  |gauss_blur_mux_32dEe  |        0|      0|  0|  15|    0|
    |gauss_blur_mux_32dEe_U6  |gauss_blur_mux_32dEe  |        0|      0|  0|  15|    0|
    |gauss_blur_mux_32dEe_U7  |gauss_blur_mux_32dEe  |        0|      0|  0|  15|    0|
    |gauss_blur_mux_32dEe_U8  |gauss_blur_mux_32dEe  |        0|      0|  0|  15|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0| 120|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |gauss_blur_mac_mueOg_U9   |gauss_blur_mac_mueOg  | i0 + i1 * i2 |
    |gauss_blur_mac_mufYi_U10  |gauss_blur_mac_mufYi  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |part_buffer_0_U  |gauss_blur_part_bbkb  |        1|  0|   0|    0|   480|    8|     1|         3840|
    |part_buffer_1_U  |gauss_blur_part_bbkb  |        1|  0|   0|    0|   480|    8|     1|         3840|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        2|  0|   0|    0|   960|   16|     2|         7680|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln16_1_fu_798_p2              |     *    |      0|  0|  42|           8|           8|
    |add_ln16_2_fu_813_p2              |     +    |      0|  0|  27|          20|          20|
    |add_ln40_fu_389_p2                |     +    |      0|  0|  15|           5|           5|
    |col_fu_496_p2                     |     +    |      0|  0|  16|           9|           1|
    |i_1_fu_519_p2                     |     +    |      0|  0|  10|           2|           1|
    |i_2_fu_651_p2                     |     +    |      0|  0|  10|           2|           1|
    |i_fu_345_p2                       |     +    |      0|  0|  10|           2|           1|
    |j_fu_379_p2                       |     +    |      0|  0|  10|           2|           1|
    |outcol_fu_611_p2                  |     +    |      0|  0|  16|           9|           2|
    |outrow_fu_472_p2                  |     +    |      0|  0|  18|          11|           2|
    |row_fu_454_p2                     |     +    |      0|  0|  17|          10|           1|
    |sub_ln40_fu_367_p2                |     -    |      0|  0|  15|           5|           5|
    |and_ln50_fu_508_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln68_fu_606_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_143                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op114_read_state7    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op169_write_state10  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op197_write_state11  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln14_fu_645_p2               |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln38_fu_339_p2               |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln39_fu_373_p2               |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln46_fu_448_p2               |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln47_fu_490_p2               |   icmp   |      0|  0|  13|           9|           6|
    |icmp_ln50_1_fu_502_p2             |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln50_fu_460_p2               |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln55_fu_513_p2               |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln68_1_fu_600_p2             |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln68_fu_466_p2               |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln73_1_fu_484_p2             |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln73_2_fu_617_p2             |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln73_3_fu_623_p2             |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln73_fu_478_p2               |   icmp   |      0|  0|  13|          11|           1|
    |or_ln73_1_fu_634_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln73_2_fu_639_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln73_fu_629_p2                 |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 392|         202|         122|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  65|         16|    1|         16|
    |col_0_reg_261       |   9|          2|    9|         18|
    |i1_0_reg_286        |   9|          2|    2|          4|
    |i_0_i_reg_309       |   9|          2|    2|          4|
    |i_0_reg_226         |   9|          2|    2|          4|
    |inImage_blk_n       |   9|          2|    1|          2|
    |j_0_reg_238         |   9|          2|    2|          4|
    |outImage_blk_n      |   9|          2|    1|          2|
    |outImage_din        |  15|          3|    8|         24|
    |result_0_i_reg_297  |   9|          2|   20|         40|
    |row_0_reg_250       |   9|          2|   10|         20|
    |window_2_2_reg_273  |   9|          2|    8|         16|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 170|         39|   66|        154|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln16_1_reg_1091          |  18|   0|   18|          0|
    |add_ln16_reg_1086            |  17|   0|   17|          0|
    |and_ln68_reg_1035            |   1|   0|    1|          0|
    |ap_CS_fsm                    |  15|   0|   15|          0|
    |col_0_reg_261                |   9|   0|    9|          0|
    |col_reg_1000                 |   9|   0|    9|          0|
    |i1_0_reg_286                 |   2|   0|    2|          0|
    |i_0_i_reg_309                |   2|   0|    2|          0|
    |i_0_reg_226                  |   2|   0|    2|          0|
    |i_2_reg_1046                 |   2|   0|    2|          0|
    |i_reg_892                    |   2|   0|    2|          0|
    |icmp_ln50_1_reg_1005         |   1|   0|    1|          0|
    |icmp_ln50_reg_977            |   1|   0|    1|          0|
    |icmp_ln68_reg_982            |   1|   0|    1|          0|
    |icmp_ln73_1_reg_992          |   1|   0|    1|          0|
    |icmp_ln73_reg_987            |   1|   0|    1|          0|
    |j_0_reg_238                  |   2|   0|    2|          0|
    |j_reg_959                    |   2|   0|    2|          0|
    |kernel_2_2_1_fu_100          |   8|   0|    8|          0|
    |kernel_2_2_2_fu_104          |   8|   0|    8|          0|
    |kernel_2_2_3_fu_108          |   8|   0|    8|          0|
    |kernel_2_2_4_fu_112          |   8|   0|    8|          0|
    |kernel_2_2_5_fu_116          |   8|   0|    8|          0|
    |kernel_2_2_6_fu_120          |   8|   0|    8|          0|
    |kernel_2_2_7_fu_124          |   8|   0|    8|          0|
    |kernel_2_2_8_fu_128          |   8|   0|    8|          0|
    |kernel_2_2_fu_96             |   8|   0|    8|          0|
    |mul_ln16_1_reg_1081          |  16|   0|   16|          0|
    |or_ln73_2_reg_1039           |   1|   0|    1|          0|
    |part_buffer_0_addr_reg_1020  |   9|   0|    9|          0|
    |result_0_i_reg_297           |  20|   0|   20|          0|
    |row_0_reg_250                |  10|   0|   10|          0|
    |row_reg_972                  |  10|   0|   10|          0|
    |sub_ln40_reg_897             |   5|   0|    5|          0|
    |tmp_4_reg_1051               |   8|   0|    8|          0|
    |tmp_5_reg_1056               |   8|   0|    8|          0|
    |window_0_2_1_fu_148          |   8|   0|    8|          0|
    |window_1_2_1_fu_160          |   8|   0|    8|          0|
    |window_1_2_reg_1030          |   8|   0|    8|          0|
    |window_2_0_1_fu_152          |   8|   0|    8|          0|
    |window_2_0_2_fu_164          |   8|   0|    8|          0|
    |window_2_0_fu_140            |   8|   0|    8|          0|
    |window_2_1_1_fu_156          |   8|   0|    8|          0|
    |window_2_1_2_fu_168          |   8|   0|    8|          0|
    |window_2_1_fu_144            |   8|   0|    8|          0|
    |window_2_2_1_fu_172          |   8|   0|    8|          0|
    |window_2_2_reg_273           |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 335|   0|  335|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  gauss_blur  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  gauss_blur  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  gauss_blur  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  gauss_blur  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  gauss_blur  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  gauss_blur  | return value |
|inImage_dout           |  in |    8|   ap_fifo  |    inImage   |    pointer   |
|inImage_empty_n        |  in |    1|   ap_fifo  |    inImage   |    pointer   |
|inImage_read           | out |    1|   ap_fifo  |    inImage   |    pointer   |
|gauss_kernel_address0  | out |    4|  ap_memory | gauss_kernel |     array    |
|gauss_kernel_ce0       | out |    1|  ap_memory | gauss_kernel |     array    |
|gauss_kernel_q0        |  in |    8|  ap_memory | gauss_kernel |     array    |
|outImage_din           | out |    8|   ap_fifo  |   outImage   |    pointer   |
|outImage_full_n        |  in |    1|   ap_fifo  |   outImage   |    pointer   |
|outImage_write         | out |    1|   ap_fifo  |   outImage   |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 6 
8 --> 8 9 10 
9 --> 10 
10 --> 11 
11 --> 12 7 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_2_2 = alloca i8"   --->   Operation 16 'alloca' 'kernel_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_2_2_1 = alloca i8"   --->   Operation 17 'alloca' 'kernel_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_2_2_2 = alloca i8"   --->   Operation 18 'alloca' 'kernel_2_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_2_2_3 = alloca i8"   --->   Operation 19 'alloca' 'kernel_2_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_2_2_4 = alloca i8"   --->   Operation 20 'alloca' 'kernel_2_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_2_2_5 = alloca i8"   --->   Operation 21 'alloca' 'kernel_2_2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_2_2_6 = alloca i8"   --->   Operation 22 'alloca' 'kernel_2_2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_2_2_7 = alloca i8"   --->   Operation 23 'alloca' 'kernel_2_2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_2_2_8 = alloca i8"   --->   Operation 24 'alloca' 'kernel_2_2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inImage) nounwind, !map !13"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %gauss_kernel) nounwind, !map !20"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outImage) nounwind, !map !26"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @gauss_blur_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%part_buffer_0 = alloca [480 x i8], align 16" [./source/course_prj.c:44]   --->   Operation 29 'alloca' 'part_buffer_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%part_buffer_1 = alloca [480 x i8], align 16" [./source/course_prj.c:44]   --->   Operation 30 'alloca' 'part_buffer_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inImage, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [./source/course_prj.c:33]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outImage, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [./source/course_prj.c:33]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.66ns)   --->   "br label %.loopexit" [./source/course_prj.c:38]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 34 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.93ns)   --->   "%icmp_ln38 = icmp eq i2 %i_0, -1" [./source/course_prj.c:38]   --->   Operation 35 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%i = add i2 %i_0, 1" [./source/course_prj.c:38]   --->   Operation 37 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %.preheader.preheader, label %.preheader5.preheader" [./source/course_prj.c:38]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i2 %i_0 to i5" [./source/course_prj.c:40]   --->   Operation 39 'zext' 'zext_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [./source/course_prj.c:40]   --->   Operation 40 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i4 %tmp_8 to i5" [./source/course_prj.c:40]   --->   Operation 41 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.77ns)   --->   "%sub_ln40 = sub i5 %zext_ln40_1, %zext_ln40" [./source/course_prj.c:40]   --->   Operation 42 'sub' 'sub_ln40' <Predicate = (!icmp_ln38)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.66ns)   --->   "br label %.preheader5" [./source/course_prj.c:39]   --->   Operation 43 'br' <Predicate = (!icmp_ln38)> <Delay = 1.66>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%window_2_0 = alloca i8"   --->   Operation 44 'alloca' 'window_2_0' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%window_2_1 = alloca i8"   --->   Operation 45 'alloca' 'window_2_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%window_0_2_1 = alloca i8"   --->   Operation 46 'alloca' 'window_0_2_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%window_2_0_1 = alloca i8"   --->   Operation 47 'alloca' 'window_2_0_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%window_2_1_1 = alloca i8"   --->   Operation 48 'alloca' 'window_2_1_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%window_1_2_1 = alloca i8"   --->   Operation 49 'alloca' 'window_1_2_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%window_2_0_2 = alloca i8"   --->   Operation 50 'alloca' 'window_2_0_2' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%window_2_1_2 = alloca i8"   --->   Operation 51 'alloca' 'window_2_1_2' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%window_2_2_1 = alloca i8"   --->   Operation 52 'alloca' 'window_2_2_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.66ns)   --->   "br label %.preheader" [./source/course_prj.c:46]   --->   Operation 53 'br' <Predicate = (icmp_ln38)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %.preheader5.preheader ], [ %j, %.preheader5.backedge ]"   --->   Operation 54 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.93ns)   --->   "%icmp_ln39 = icmp eq i2 %j_0, -1" [./source/course_prj.c:39]   --->   Operation 55 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 56 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%j = add i2 %j_0, 1" [./source/course_prj.c:39]   --->   Operation 57 'add' 'j' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.loopexit.loopexit, label %1" [./source/course_prj.c:39]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i2 %j_0 to i5" [./source/course_prj.c:40]   --->   Operation 59 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.86ns)   --->   "%add_ln40 = add i5 %sub_ln40, %zext_ln40_2" [./source/course_prj.c:40]   --->   Operation 60 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i5 %add_ln40 to i64" [./source/course_prj.c:40]   --->   Operation 61 'sext' 'sext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%gauss_kernel_addr = getelementptr [9 x i8]* %gauss_kernel, i64 0, i64 %sext_ln40" [./source/course_prj.c:40]   --->   Operation 62 'getelementptr' 'gauss_kernel_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (2.15ns)   --->   "%kernel_2_0 = load i8* %gauss_kernel_addr, align 1" [./source/course_prj.c:40]   --->   Operation 63 'load' 'kernel_2_0' <Predicate = (!icmp_ln39)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 64 'br' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 65 [1/2] (2.15ns)   --->   "%kernel_2_0 = load i8* %gauss_kernel_addr, align 1" [./source/course_prj.c:40]   --->   Operation 65 'load' 'kernel_2_0' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_4 : Operation 66 [1/1] (1.18ns)   --->   "switch i2 %i_0, label %branch8 [
    i2 0, label %branch6
    i2 1, label %branch7
  ]" [./source/course_prj.c:40]   --->   Operation 66 'switch' <Predicate = true> <Delay = 1.18>
ST_4 : Operation 67 [1/1] (1.18ns)   --->   "switch i2 %j_0, label %branch14 [
    i2 0, label %branch7..preheader5.backedge_crit_edge
    i2 1, label %branch13
  ]" [./source/course_prj.c:40]   --->   Operation 67 'switch' <Predicate = (i_0 == 1)> <Delay = 1.18>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2_4" [./source/course_prj.c:40]   --->   Operation 68 'store' <Predicate = (i_0 == 1 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 69 'br' <Predicate = (i_0 == 1 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2_3" [./source/course_prj.c:40]   --->   Operation 70 'store' <Predicate = (i_0 == 1 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 71 'br' <Predicate = (i_0 == 1 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2_5" [./source/course_prj.c:40]   --->   Operation 72 'store' <Predicate = (i_0 == 1 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 73 'br' <Predicate = (i_0 == 1 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.18ns)   --->   "switch i2 %j_0, label %branch11 [
    i2 0, label %branch6..preheader5.backedge_crit_edge
    i2 1, label %branch10
  ]" [./source/course_prj.c:40]   --->   Operation 74 'switch' <Predicate = (i_0 == 0)> <Delay = 1.18>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2_1" [./source/course_prj.c:40]   --->   Operation 75 'store' <Predicate = (i_0 == 0 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 76 'br' <Predicate = (i_0 == 0 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2" [./source/course_prj.c:40]   --->   Operation 77 'store' <Predicate = (i_0 == 0 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 78 'br' <Predicate = (i_0 == 0 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2_2" [./source/course_prj.c:40]   --->   Operation 79 'store' <Predicate = (i_0 == 0 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 80 'br' <Predicate = (i_0 == 0 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.18ns)   --->   "switch i2 %j_0, label %branch17 [
    i2 0, label %branch8..preheader5.backedge_crit_edge
    i2 1, label %branch16
  ]" [./source/course_prj.c:40]   --->   Operation 81 'switch' <Predicate = (i_0 != 0 & i_0 != 1)> <Delay = 1.18>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2_7" [./source/course_prj.c:40]   --->   Operation 82 'store' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 83 'br' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2_6" [./source/course_prj.c:40]   --->   Operation 84 'store' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 85 'br' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2_8" [./source/course_prj.c:40]   --->   Operation 86 'store' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 87 'br' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.93>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%row_0 = phi i10 [ %row, %L2_end ], [ 0, %.preheader.preheader ]"   --->   Operation 89 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i10 %row_0 to i11" [./source/course_prj.c:46]   --->   Operation 90 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.70ns)   --->   "%icmp_ln46 = icmp eq i10 %row_0, -383" [./source/course_prj.c:46]   --->   Operation 91 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 641, i64 641, i64 641) nounwind"   --->   Operation 92 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (2.12ns)   --->   "%row = add i10 %row_0, 1" [./source/course_prj.c:46]   --->   Operation 93 'add' 'row' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %10, label %L2_begin" [./source/course_prj.c:46]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str5) nounwind" [./source/course_prj.c:46]   --->   Operation 95 'specloopname' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str5) nounwind" [./source/course_prj.c:46]   --->   Operation 96 'specregionbegin' 'tmp' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.70ns)   --->   "%icmp_ln50 = icmp ult i10 %row_0, -384" [./source/course_prj.c:50]   --->   Operation 97 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln46)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (1.70ns)   --->   "%icmp_ln68 = icmp ne i10 %row_0, 0" [./source/course_prj.c:68]   --->   Operation 98 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln46)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (2.12ns)   --->   "%outrow = add i11 %zext_ln46, -1" [./source/course_prj.c:69]   --->   Operation 99 'add' 'outrow' <Predicate = (!icmp_ln46)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.81ns)   --->   "%icmp_ln73 = icmp eq i11 %outrow, 0" [./source/course_prj.c:73]   --->   Operation 100 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.81ns)   --->   "%icmp_ln73_1 = icmp eq i11 %outrow, 639" [./source/course_prj.c:73]   --->   Operation 101 'icmp' 'icmp_ln73_1' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (1.66ns)   --->   "br label %2" [./source/course_prj.c:47]   --->   Operation 102 'br' <Predicate = (!icmp_ln46)> <Delay = 1.66>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "ret void" [./source/course_prj.c:83]   --->   Operation 103 'ret' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.61>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%col_0 = phi i9 [ 0, %L2_begin ], [ %col, %L1_end ]"   --->   Operation 104 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.58ns)   --->   "%icmp_ln47 = icmp eq i9 %col_0, -31" [./source/course_prj.c:47]   --->   Operation 105 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 481, i64 481, i64 481) nounwind"   --->   Operation 106 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (2.11ns)   --->   "%col = add i9 %col_0, 1" [./source/course_prj.c:47]   --->   Operation 107 'add' 'col' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %L2_end, label %L1_begin" [./source/course_prj.c:47]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str6) nounwind" [./source/course_prj.c:47]   --->   Operation 109 'specloopname' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str6) nounwind" [./source/course_prj.c:47]   --->   Operation 110 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.58ns)   --->   "%icmp_ln50_1 = icmp ult i9 %col_0, -32" [./source/course_prj.c:50]   --->   Operation 111 'icmp' 'icmp_ln50_1' <Predicate = (!icmp_ln47)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.97ns)   --->   "%and_ln50 = and i1 %icmp_ln50, %icmp_ln50_1" [./source/course_prj.c:50]   --->   Operation 112 'and' 'and_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (1.66ns)   --->   "br i1 %and_ln50, label %3, label %._crit_edge" [./source/course_prj.c:50]   --->   Operation 113 'br' <Predicate = (!icmp_ln47)> <Delay = 1.66>
ST_7 : Operation 114 [1/1] (2.95ns)   --->   "%pixel = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inImage) nounwind" [./source/course_prj.c:51]   --->   Operation 114 'read' 'pixel' <Predicate = (!icmp_ln47 & and_ln50)> <Delay = 2.95> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 115 [1/1] (1.66ns)   --->   "br label %._crit_edge" [./source/course_prj.c:52]   --->   Operation 115 'br' <Predicate = (!icmp_ln47 & and_ln50)> <Delay = 1.66>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%window_2_2 = phi i8 [ %pixel, %3 ], [ 0, %L1_begin ]"   --->   Operation 116 'phi' 'window_2_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (1.66ns)   --->   "br label %branch0" [./source/course_prj.c:55]   --->   Operation 117 'br' <Predicate = (!icmp_ln47)> <Delay = 1.66>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str5, i32 %tmp) nounwind" [./source/course_prj.c:81]   --->   Operation 118 'specregionend' 'empty_12' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "br label %.preheader" [./source/course_prj.c:46]   --->   Operation 119 'br' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%i1_0 = phi i2 [ 0, %._crit_edge ], [ %i_1, %branch0.backedge ]"   --->   Operation 120 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.93ns)   --->   "%icmp_ln55 = icmp eq i2 %i1_0, -1" [./source/course_prj.c:55]   --->   Operation 121 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 122 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (1.58ns)   --->   "%i_1 = add i2 %i1_0, 1" [./source/course_prj.c:55]   --->   Operation 123 'add' 'i_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %5, label %4" [./source/course_prj.c:55]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%window_2_1_load = load i8* %window_2_1" [./source/course_prj.c:56]   --->   Operation 125 'load' 'window_2_1_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%window_0_2_1_load = load i8* %window_0_2_1" [./source/course_prj.c:57]   --->   Operation 126 'load' 'window_0_2_1_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%window_2_1_1_load = load i8* %window_2_1_1" [./source/course_prj.c:56]   --->   Operation 127 'load' 'window_2_1_1_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%window_1_2_1_load = load i8* %window_1_2_1" [./source/course_prj.c:57]   --->   Operation 128 'load' 'window_1_2_1_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%window_2_1_2_load = load i8* %window_2_1_2" [./source/course_prj.c:56]   --->   Operation 129 'load' 'window_2_1_2_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%window_2_2_1_load = load i8* %window_2_2_1" [./source/course_prj.c:57]   --->   Operation 130 'load' 'window_2_2_1_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (1.78ns)   --->   "%window_0_0 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %window_2_1_load, i8 %window_2_1_1_load, i8 %window_2_1_2_load, i2 %i1_0) nounwind" [./source/course_prj.c:56]   --->   Operation 131 'mux' 'window_0_0' <Predicate = (!icmp_ln55)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (1.78ns)   --->   "%window_0_1 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %window_0_2_1_load, i8 %window_1_2_1_load, i8 %window_2_2_1_load, i2 %i1_0) nounwind" [./source/course_prj.c:57]   --->   Operation 132 'mux' 'window_0_1' <Predicate = (!icmp_ln55)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (1.18ns)   --->   "switch i2 %i1_0, label %branch2 [
    i2 0, label %.branch0.backedge_crit_edge
    i2 1, label %branch1
  ]" [./source/course_prj.c:56]   --->   Operation 133 'switch' <Predicate = (!icmp_ln55)> <Delay = 1.18>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "store i8 %window_0_1, i8* %window_2_1_1" [./source/course_prj.c:57]   --->   Operation 134 'store' <Predicate = (!icmp_ln55 & i1_0 == 1)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "store i8 %window_0_0, i8* %window_2_0_1" [./source/course_prj.c:56]   --->   Operation 135 'store' <Predicate = (!icmp_ln55 & i1_0 == 1)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "br label %branch0.backedge"   --->   Operation 136 'br' <Predicate = (!icmp_ln55 & i1_0 == 1)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "store i8 %window_0_1, i8* %window_2_1" [./source/course_prj.c:56]   --->   Operation 137 'store' <Predicate = (!icmp_ln55 & i1_0 == 0)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "store i8 %window_0_0, i8* %window_2_0" [./source/course_prj.c:56]   --->   Operation 138 'store' <Predicate = (!icmp_ln55 & i1_0 == 0)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [./source/course_prj.c:56]   --->   Operation 139 'br' <Predicate = (!icmp_ln55 & i1_0 == 0)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "store i8 %window_0_1, i8* %window_2_1_2" [./source/course_prj.c:57]   --->   Operation 140 'store' <Predicate = (!icmp_ln55 & i1_0 != 0 & i1_0 != 1)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "store i8 %window_0_0, i8* %window_2_0_2" [./source/course_prj.c:56]   --->   Operation 141 'store' <Predicate = (!icmp_ln55 & i1_0 != 0 & i1_0 != 1)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "br label %branch0.backedge"   --->   Operation 142 'br' <Predicate = (!icmp_ln55 & i1_0 != 0 & i1_0 != 1)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 143 'br' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50_1, label %6, label %._crit_edge6" [./source/course_prj.c:61]   --->   Operation 144 'br' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i9 %col_0 to i64" [./source/course_prj.c:62]   --->   Operation 145 'zext' 'zext_ln62' <Predicate = (icmp_ln55 & icmp_ln50_1)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%part_buffer_0_addr = getelementptr [480 x i8]* %part_buffer_0, i64 0, i64 %zext_ln62" [./source/course_prj.c:62]   --->   Operation 146 'getelementptr' 'part_buffer_0_addr' <Predicate = (icmp_ln55 & icmp_ln50_1)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%part_buffer_1_addr = getelementptr [480 x i8]* %part_buffer_1, i64 0, i64 %zext_ln62" [./source/course_prj.c:63]   --->   Operation 147 'getelementptr' 'part_buffer_1_addr' <Predicate = (icmp_ln55 & icmp_ln50_1)> <Delay = 0.00>
ST_8 : Operation 148 [2/2] (3.25ns)   --->   "%window_1_2 = load i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:63]   --->   Operation 148 'load' 'window_1_2' <Predicate = (icmp_ln55 & icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_8 : Operation 149 [1/1] (3.25ns)   --->   "store i8 %window_2_2, i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:64]   --->   Operation 149 'store' <Predicate = (icmp_ln55 & icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "store i8 %window_2_2, i8* %window_2_2_1" [./source/course_prj.c:65]   --->   Operation 150 'store' <Predicate = (icmp_ln55 & icmp_ln50_1)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 151 [2/2] (3.25ns)   --->   "%window_0_2 = load i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:62]   --->   Operation 151 'load' 'window_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_9 : Operation 152 [1/2] (3.25ns)   --->   "%window_1_2 = load i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:63]   --->   Operation 152 'load' 'window_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "store i8 %window_1_2, i8* %window_1_2_1" [./source/course_prj.c:65]   --->   Operation 153 'store' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 4.68>
ST_10 : Operation 154 [1/2] (3.25ns)   --->   "%window_0_2 = load i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:62]   --->   Operation 154 'load' 'window_0_2' <Predicate = (icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_10 : Operation 155 [1/1] (3.25ns)   --->   "store i8 %window_1_2, i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:63]   --->   Operation 155 'store' <Predicate = (icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "store i8 %window_0_2, i8* %window_0_2_1" [./source/course_prj.c:65]   --->   Operation 156 'store' <Predicate = (icmp_ln50_1)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "br label %._crit_edge6" [./source/course_prj.c:65]   --->   Operation 157 'br' <Predicate = (icmp_ln50_1)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (1.58ns)   --->   "%icmp_ln68_1 = icmp ne i9 %col_0, 0" [./source/course_prj.c:68]   --->   Operation 158 'icmp' 'icmp_ln68_1' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.97ns)   --->   "%and_ln68 = and i1 %icmp_ln68, %icmp_ln68_1" [./source/course_prj.c:68]   --->   Operation 159 'and' 'and_ln68' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %and_ln68, label %7, label %L1_end" [./source/course_prj.c:68]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (2.11ns)   --->   "%outcol = add i9 %col_0, -1" [./source/course_prj.c:70]   --->   Operation 161 'add' 'outcol' <Predicate = (and_ln68)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (1.58ns)   --->   "%icmp_ln73_2 = icmp eq i9 %outcol, 0" [./source/course_prj.c:73]   --->   Operation 162 'icmp' 'icmp_ln73_2' <Predicate = (and_ln68)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (1.58ns)   --->   "%icmp_ln73_3 = icmp eq i9 %outcol, -33" [./source/course_prj.c:73]   --->   Operation 163 'icmp' 'icmp_ln73_3' <Predicate = (and_ln68)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_2)   --->   "%or_ln73 = or i1 %icmp_ln73, %icmp_ln73_2" [./source/course_prj.c:73]   --->   Operation 164 'or' 'or_ln73' <Predicate = (and_ln68)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_2)   --->   "%or_ln73_1 = or i1 %icmp_ln73_1, %icmp_ln73_3" [./source/course_prj.c:73]   --->   Operation 165 'or' 'or_ln73_1' <Predicate = (and_ln68)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln73_2 = or i1 %or_ln73_1, %or_ln73" [./source/course_prj.c:73]   --->   Operation 166 'or' 'or_ln73_2' <Predicate = (and_ln68)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %or_ln73_2, label %8, label %.preheader86.preheader" [./source/course_prj.c:73]   --->   Operation 167 'br' <Predicate = (and_ln68)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (1.66ns)   --->   "br label %.preheader86" [./source/course_prj.c:14->./source/course_prj.c:76]   --->   Operation 168 'br' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.66>
ST_10 : Operation 169 [1/1] (2.95ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %outImage, i8 0) nounwind" [./source/course_prj.c:74]   --->   Operation 169 'write' <Predicate = (and_ln68 & or_ln73_2)> <Delay = 2.95> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "br label %L1_end" [./source/course_prj.c:75]   --->   Operation 170 'br' <Predicate = (and_ln68 & or_ln73_2)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 3.23>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%result_0_i = phi i20 [ %add_ln16_2, %9 ], [ 0, %.preheader86.preheader ]" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 171 'phi' 'result_0_i' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ %i_2, %9 ], [ 0, %.preheader86.preheader ]"   --->   Operation 172 'phi' 'i_0_i' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.93ns)   --->   "%icmp_ln14 = icmp eq i2 %i_0_i, -1" [./source/course_prj.c:14->./source/course_prj.c:76]   --->   Operation 173 'icmp' 'icmp_ln14' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 174 'speclooptripcount' 'empty_10' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (1.58ns)   --->   "%i_2 = add i2 %i_0_i, 1" [./source/course_prj.c:14->./source/course_prj.c:76]   --->   Operation 175 'add' 'i_2' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %filter.exit, label %9" [./source/course_prj.c:14->./source/course_prj.c:76]   --->   Operation 176 'br' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%window_2_1_load_1 = load i8* %window_2_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 177 'load' 'window_2_1_load_1' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%window_0_2_1_load_1 = load i8* %window_0_2_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 178 'load' 'window_0_2_1_load_1' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%window_2_1_1_load_1 = load i8* %window_2_1_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 179 'load' 'window_2_1_1_load_1' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%window_1_2_1_load_1 = load i8* %window_1_2_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 180 'load' 'window_1_2_1_load_1' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%window_2_1_2_load_1 = load i8* %window_2_1_2" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 181 'load' 'window_2_1_2_load_1' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%window_2_2_1_load_1 = load i8* %window_2_2_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 182 'load' 'window_2_2_1_load_1' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%kernel_2_2_1_load = load i8* %kernel_2_2_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 183 'load' 'kernel_2_2_1_load' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%kernel_2_2_2_load = load i8* %kernel_2_2_2" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 184 'load' 'kernel_2_2_2_load' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%kernel_2_2_4_load = load i8* %kernel_2_2_4" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 185 'load' 'kernel_2_2_4_load' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%kernel_2_2_5_load = load i8* %kernel_2_2_5" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 186 'load' 'kernel_2_2_5_load' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%kernel_2_2_7_load = load i8* %kernel_2_2_7" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 187 'load' 'kernel_2_2_7_load' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%kernel_2_2_8_load = load i8* %kernel_2_2_8" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 188 'load' 'kernel_2_2_8_load' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (1.78ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %window_2_1_load_1, i8 %window_2_1_1_load_1, i8 %window_2_1_2_load_1, i2 %i_0_i) nounwind" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 189 'mux' 'tmp_4' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [1/1] (1.78ns)   --->   "%tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %kernel_2_2_1_load, i8 %kernel_2_2_4_load, i8 %kernel_2_2_7_load, i2 %i_0_i) nounwind" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 190 'mux' 'tmp_5' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (1.78ns)   --->   "%tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %window_0_2_1_load_1, i8 %window_1_2_1_load_1, i8 %window_2_2_1_load_1, i2 %i_0_i) nounwind" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 191 'mux' 'tmp_6' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln16_6 = zext i8 %tmp_6 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 192 'zext' 'zext_ln16_6' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (1.78ns)   --->   "%tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %kernel_2_2_2_load, i8 %kernel_2_2_5_load, i8 %kernel_2_2_8_load, i2 %i_0_i) nounwind" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 193 'mux' 'tmp_7' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln16_7 = zext i8 %tmp_7 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 194 'zext' 'zext_ln16_7' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 195 [3/3] (1.45ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16_2 = mul i16 %zext_ln16_6, %zext_ln16_7" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 195 'mul' 'mul_ln16_2' <Predicate = (and_ln68 & !or_ln73_2 & !icmp_ln14)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %result_0_i, i32 4, i32 11)" [./source/course_prj.c:21->./source/course_prj.c:76]   --->   Operation 196 'partselect' 'trunc_ln' <Predicate = (and_ln68 & !or_ln73_2 & icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (2.95ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %outImage, i8 %trunc_ln) nounwind" [./source/course_prj.c:76]   --->   Operation 197 'write' <Predicate = (and_ln68 & !or_ln73_2 & icmp_ln14)> <Delay = 2.95> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "br label %L1_end"   --->   Operation 198 'br' <Predicate = (and_ln68 & !or_ln73_2 & icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str6, i32 %tmp_1) nounwind" [./source/course_prj.c:80]   --->   Operation 199 'specregionend' 'empty_11' <Predicate = (icmp_ln14) | (or_ln73_2) | (!and_ln68)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "br label %2" [./source/course_prj.c:47]   --->   Operation 200 'br' <Predicate = (icmp_ln14) | (or_ln73_2) | (!and_ln68)> <Delay = 0.00>

State 12 <SV = 8> <Delay = 4.37>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%window_2_0_load = load i8* %window_2_0" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 201 'load' 'window_2_0_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%window_2_0_1_load = load i8* %window_2_0_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 202 'load' 'window_2_0_1_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%window_2_0_2_load = load i8* %window_2_0_2" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 203 'load' 'window_2_0_2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%kernel_2_2_load = load i8* %kernel_2_2" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 204 'load' 'kernel_2_2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%kernel_2_2_3_load = load i8* %kernel_2_2_3" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 205 'load' 'kernel_2_2_3_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%kernel_2_2_6_load = load i8* %kernel_2_2_6" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 206 'load' 'kernel_2_2_6_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (1.78ns)   --->   "%tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %window_2_0_load, i8 %window_2_0_1_load, i8 %window_2_0_2_load, i2 %i_0_i) nounwind" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 207 'mux' 'tmp_2' <Predicate = true> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i8 %tmp_2 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 208 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (1.78ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %kernel_2_2_load, i8 %kernel_2_2_3_load, i8 %kernel_2_2_6_load, i2 %i_0_i) nounwind" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 209 'mux' 'tmp_3' <Predicate = true> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i8 %tmp_3 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 210 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [3/3] (1.45ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16 = mul i16 %zext_ln16, %zext_ln16_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 211 'mul' 'mul_ln16' <Predicate = true> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i8 %tmp_4 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 212 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln16_4 = zext i8 %tmp_5 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 213 'zext' 'zext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (4.37ns)   --->   "%mul_ln16_1 = mul i16 %zext_ln16_3, %zext_ln16_4" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 214 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [2/3] (1.45ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16_2 = mul i16 %zext_ln16_6, %zext_ln16_7" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 215 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 9> <Delay = 3.82>
ST_13 : Operation 216 [2/3] (1.45ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16 = mul i16 %zext_ln16, %zext_ln16_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 216 'mul' 'mul_ln16' <Predicate = true> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i16 %mul_ln16_1 to i17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 217 'zext' 'zext_ln16_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/3] (0.00ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16_2 = mul i16 %zext_ln16_6, %zext_ln16_7" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 218 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 219 [1/1] (0.00ns) (grouped into DSP with root node add_ln16)   --->   "%zext_ln16_8 = zext i16 %mul_ln16_2 to i17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 219 'zext' 'zext_ln16_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln16 = add i17 %zext_ln16_5, %zext_ln16_8" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 220 'add' 'add_ln16' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 10> <Delay = 3.82>
ST_14 : Operation 221 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16 = mul i16 %zext_ln16, %zext_ln16_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 221 'mul' 'mul_ln16' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 222 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_1)   --->   "%zext_ln16_2 = zext i16 %mul_ln16 to i18" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 222 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln16_9 = zext i17 %add_ln16 to i18" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 223 'zext' 'zext_ln16_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln16_1 = add i18 %zext_ln16_9, %zext_ln16_2" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 224 'add' 'add_ln16_1' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 11> <Delay = 2.28>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [./source/course_prj.c:14->./source/course_prj.c:76]   --->   Operation 225 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln16_10 = zext i18 %add_ln16_1 to i20" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 226 'zext' 'zext_ln16_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (2.28ns)   --->   "%add_ln16_2 = add i20 %result_0_i, %zext_ln16_10" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 227 'add' 'add_ln16_2' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "br label %.preheader86" [./source/course_prj.c:14->./source/course_prj.c:76]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inImage]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gauss_kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outImage]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_2_2          (alloca           ) [ 0011111111111111]
kernel_2_2_1        (alloca           ) [ 0011111111111111]
kernel_2_2_2        (alloca           ) [ 0011111111111111]
kernel_2_2_3        (alloca           ) [ 0011111111111111]
kernel_2_2_4        (alloca           ) [ 0011111111111111]
kernel_2_2_5        (alloca           ) [ 0011111111111111]
kernel_2_2_6        (alloca           ) [ 0011111111111111]
kernel_2_2_7        (alloca           ) [ 0011111111111111]
kernel_2_2_8        (alloca           ) [ 0011111111111111]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000000000000]
part_buffer_0       (alloca           ) [ 0011111111111111]
part_buffer_1       (alloca           ) [ 0011111111111111]
specinterface_ln33  (specinterface    ) [ 0000000000000000]
specinterface_ln33  (specinterface    ) [ 0000000000000000]
br_ln38             (br               ) [ 0111110000000000]
i_0                 (phi              ) [ 0010100000000000]
icmp_ln38           (icmp             ) [ 0011110000000000]
empty               (speclooptripcount) [ 0000000000000000]
i                   (add              ) [ 0111110000000000]
br_ln38             (br               ) [ 0000000000000000]
zext_ln40           (zext             ) [ 0000000000000000]
tmp_8               (bitconcatenate   ) [ 0000000000000000]
zext_ln40_1         (zext             ) [ 0000000000000000]
sub_ln40            (sub              ) [ 0001110000000000]
br_ln39             (br               ) [ 0011110000000000]
window_2_0          (alloca           ) [ 0000001111111111]
window_2_1          (alloca           ) [ 0000001111111111]
window_0_2_1        (alloca           ) [ 0000001111111111]
window_2_0_1        (alloca           ) [ 0000001111111111]
window_2_1_1        (alloca           ) [ 0000001111111111]
window_1_2_1        (alloca           ) [ 0000001111111111]
window_2_0_2        (alloca           ) [ 0000001111111111]
window_2_1_2        (alloca           ) [ 0000001111111111]
window_2_2_1        (alloca           ) [ 0000001111111111]
br_ln46             (br               ) [ 0011111111111111]
j_0                 (phi              ) [ 0001100000000000]
icmp_ln39           (icmp             ) [ 0011110000000000]
empty_6             (speclooptripcount) [ 0000000000000000]
j                   (add              ) [ 0011110000000000]
br_ln39             (br               ) [ 0000000000000000]
zext_ln40_2         (zext             ) [ 0000000000000000]
add_ln40            (add              ) [ 0000000000000000]
sext_ln40           (sext             ) [ 0000000000000000]
gauss_kernel_addr   (getelementptr    ) [ 0000100000000000]
br_ln0              (br               ) [ 0111110000000000]
kernel_2_0          (load             ) [ 0000000000000000]
switch_ln40         (switch           ) [ 0000000000000000]
switch_ln40         (switch           ) [ 0000000000000000]
store_ln40          (store            ) [ 0000000000000000]
br_ln40             (br               ) [ 0000000000000000]
store_ln40          (store            ) [ 0000000000000000]
br_ln40             (br               ) [ 0000000000000000]
store_ln40          (store            ) [ 0000000000000000]
br_ln40             (br               ) [ 0000000000000000]
switch_ln40         (switch           ) [ 0000000000000000]
store_ln40          (store            ) [ 0000000000000000]
br_ln40             (br               ) [ 0000000000000000]
store_ln40          (store            ) [ 0000000000000000]
br_ln40             (br               ) [ 0000000000000000]
store_ln40          (store            ) [ 0000000000000000]
br_ln40             (br               ) [ 0000000000000000]
switch_ln40         (switch           ) [ 0000000000000000]
store_ln40          (store            ) [ 0000000000000000]
br_ln40             (br               ) [ 0000000000000000]
store_ln40          (store            ) [ 0000000000000000]
br_ln40             (br               ) [ 0000000000000000]
store_ln40          (store            ) [ 0000000000000000]
br_ln40             (br               ) [ 0000000000000000]
br_ln0              (br               ) [ 0011110000000000]
row_0               (phi              ) [ 0000001000000000]
zext_ln46           (zext             ) [ 0000000000000000]
icmp_ln46           (icmp             ) [ 0000001111111111]
empty_7             (speclooptripcount) [ 0000000000000000]
row                 (add              ) [ 0010001111111111]
br_ln46             (br               ) [ 0000000000000000]
specloopname_ln46   (specloopname     ) [ 0000000000000000]
tmp                 (specregionbegin  ) [ 0000000111111111]
icmp_ln50           (icmp             ) [ 0000000111111111]
icmp_ln68           (icmp             ) [ 0000000111111111]
outrow              (add              ) [ 0000000000000000]
icmp_ln73           (icmp             ) [ 0000000111111111]
icmp_ln73_1         (icmp             ) [ 0000000111111111]
br_ln47             (br               ) [ 0000001111111111]
ret_ln83            (ret              ) [ 0000000000000000]
col_0               (phi              ) [ 0000000111100000]
icmp_ln47           (icmp             ) [ 0000001111111111]
empty_8             (speclooptripcount) [ 0000000000000000]
col                 (add              ) [ 0000001111111111]
br_ln47             (br               ) [ 0000000000000000]
specloopname_ln47   (specloopname     ) [ 0000000000000000]
tmp_1               (specregionbegin  ) [ 0000000011111111]
icmp_ln50_1         (icmp             ) [ 0000000011100000]
and_ln50            (and              ) [ 0000001111111111]
br_ln50             (br               ) [ 0000000000000000]
pixel               (read             ) [ 0000000000000000]
br_ln52             (br               ) [ 0000000000000000]
window_2_2          (phi              ) [ 0000000010000000]
br_ln55             (br               ) [ 0000001111111111]
empty_12            (specregionend    ) [ 0000000000000000]
br_ln46             (br               ) [ 0010001111111111]
i1_0                (phi              ) [ 0000001111111111]
icmp_ln55           (icmp             ) [ 0000001111111111]
empty_9             (speclooptripcount) [ 0000000000000000]
i_1                 (add              ) [ 0000001111111111]
br_ln55             (br               ) [ 0000000000000000]
window_2_1_load     (load             ) [ 0000000000000000]
window_0_2_1_load   (load             ) [ 0000000000000000]
window_2_1_1_load   (load             ) [ 0000000000000000]
window_1_2_1_load   (load             ) [ 0000000000000000]
window_2_1_2_load   (load             ) [ 0000000000000000]
window_2_2_1_load   (load             ) [ 0000000000000000]
window_0_0          (mux              ) [ 0000000000000000]
window_0_1          (mux              ) [ 0000000000000000]
switch_ln56         (switch           ) [ 0000000000000000]
store_ln57          (store            ) [ 0000000000000000]
store_ln56          (store            ) [ 0000000000000000]
br_ln0              (br               ) [ 0000000000000000]
store_ln56          (store            ) [ 0000000000000000]
store_ln56          (store            ) [ 0000000000000000]
br_ln56             (br               ) [ 0000000000000000]
store_ln57          (store            ) [ 0000000000000000]
store_ln56          (store            ) [ 0000000000000000]
br_ln0              (br               ) [ 0000000000000000]
br_ln0              (br               ) [ 0000001111111111]
br_ln61             (br               ) [ 0000000000000000]
zext_ln62           (zext             ) [ 0000000000000000]
part_buffer_0_addr  (getelementptr    ) [ 0000000001100000]
part_buffer_1_addr  (getelementptr    ) [ 0000000001000000]
store_ln64          (store            ) [ 0000000000000000]
store_ln65          (store            ) [ 0000000000000000]
window_1_2          (load             ) [ 0000001110111111]
store_ln65          (store            ) [ 0000000000000000]
window_0_2          (load             ) [ 0000000000000000]
store_ln63          (store            ) [ 0000000000000000]
store_ln65          (store            ) [ 0000000000000000]
br_ln65             (br               ) [ 0000000000000000]
icmp_ln68_1         (icmp             ) [ 0000000000000000]
and_ln68            (and              ) [ 0000001111111111]
br_ln68             (br               ) [ 0000000000000000]
outcol              (add              ) [ 0000000000000000]
icmp_ln73_2         (icmp             ) [ 0000000000000000]
icmp_ln73_3         (icmp             ) [ 0000000000000000]
or_ln73             (or               ) [ 0000000000000000]
or_ln73_1           (or               ) [ 0000000000000000]
or_ln73_2           (or               ) [ 0000001111111111]
br_ln73             (br               ) [ 0000000000000000]
br_ln14             (br               ) [ 0000001111111111]
write_ln74          (write            ) [ 0000000000000000]
br_ln75             (br               ) [ 0000000000000000]
result_0_i          (phi              ) [ 0000000000011111]
i_0_i               (phi              ) [ 0000000000011000]
icmp_ln14           (icmp             ) [ 0000001111111111]
empty_10            (speclooptripcount) [ 0000000000000000]
i_2                 (add              ) [ 0000001111111111]
br_ln14             (br               ) [ 0000000000000000]
window_2_1_load_1   (load             ) [ 0000000000000000]
window_0_2_1_load_1 (load             ) [ 0000000000000000]
window_2_1_1_load_1 (load             ) [ 0000000000000000]
window_1_2_1_load_1 (load             ) [ 0000000000000000]
window_2_1_2_load_1 (load             ) [ 0000000000000000]
window_2_2_1_load_1 (load             ) [ 0000000000000000]
kernel_2_2_1_load   (load             ) [ 0000000000000000]
kernel_2_2_2_load   (load             ) [ 0000000000000000]
kernel_2_2_4_load   (load             ) [ 0000000000000000]
kernel_2_2_5_load   (load             ) [ 0000000000000000]
kernel_2_2_7_load   (load             ) [ 0000000000000000]
kernel_2_2_8_load   (load             ) [ 0000000000000000]
tmp_4               (mux              ) [ 0000000000001000]
tmp_5               (mux              ) [ 0000000000001000]
tmp_6               (mux              ) [ 0000000000000000]
zext_ln16_6         (zext             ) [ 0000000000001100]
tmp_7               (mux              ) [ 0000000000000000]
zext_ln16_7         (zext             ) [ 0000000000001100]
trunc_ln            (partselect       ) [ 0000000000000000]
write_ln76          (write            ) [ 0000000000000000]
br_ln0              (br               ) [ 0000000000000000]
empty_11            (specregionend    ) [ 0000000000000000]
br_ln47             (br               ) [ 0000001111111111]
window_2_0_load     (load             ) [ 0000000000000000]
window_2_0_1_load   (load             ) [ 0000000000000000]
window_2_0_2_load   (load             ) [ 0000000000000000]
kernel_2_2_load     (load             ) [ 0000000000000000]
kernel_2_2_3_load   (load             ) [ 0000000000000000]
kernel_2_2_6_load   (load             ) [ 0000000000000000]
tmp_2               (mux              ) [ 0000000000000000]
zext_ln16           (zext             ) [ 0000000000000110]
tmp_3               (mux              ) [ 0000000000000000]
zext_ln16_1         (zext             ) [ 0000000000000110]
zext_ln16_3         (zext             ) [ 0000000000000000]
zext_ln16_4         (zext             ) [ 0000000000000000]
mul_ln16_1          (mul              ) [ 0000000000000100]
zext_ln16_5         (zext             ) [ 0000000000000000]
mul_ln16_2          (mul              ) [ 0000000000000000]
zext_ln16_8         (zext             ) [ 0000000000000000]
add_ln16            (add              ) [ 0000000000000010]
mul_ln16            (mul              ) [ 0000000000000000]
zext_ln16_2         (zext             ) [ 0000000000000000]
zext_ln16_9         (zext             ) [ 0000000000000000]
add_ln16_1          (add              ) [ 0000000000000001]
specloopname_ln14   (specloopname     ) [ 0000000000000000]
zext_ln16_10        (zext             ) [ 0000000000000000]
add_ln16_2          (add              ) [ 0000001111111111]
br_ln14             (br               ) [ 0000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inImage">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inImage"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gauss_kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outImage">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outImage"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_blur_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="kernel_2_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="kernel_2_2_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="kernel_2_2_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="kernel_2_2_3_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2_3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="kernel_2_2_4_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2_4/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="kernel_2_2_5_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2_5/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="kernel_2_2_6_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2_6/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="kernel_2_2_7_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2_7/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="kernel_2_2_8_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2_8/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="part_buffer_0_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="part_buffer_0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="part_buffer_1_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="part_buffer_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="window_2_0_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_0/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="window_2_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="window_0_2_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_2_1/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="window_2_0_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_0_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="window_2_1_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_1_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="window_1_2_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_2_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="window_2_0_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_0_2/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="window_2_1_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_1_2/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="window_2_2_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_2_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="pixel_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixel/7 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln74/10 write_ln76/11 "/>
</bind>
</comp>

<comp id="190" class="1004" name="gauss_kernel_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gauss_kernel_addr/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_0/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="part_buffer_0_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="9" slack="0"/>
<pin id="207" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="part_buffer_0_addr/8 "/>
</bind>
</comp>

<comp id="209" class="1004" name="part_buffer_1_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="9" slack="0"/>
<pin id="213" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="part_buffer_1_addr/8 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="1"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="window_1_2/8 store_ln64/8 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="1"/>
<pin id="223" dir="0" index="1" bw="8" slack="1"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="window_0_2/9 store_ln63/10 "/>
</bind>
</comp>

<comp id="226" class="1005" name="i_0_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="1"/>
<pin id="228" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_0_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="2" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="238" class="1005" name="j_0_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="1"/>
<pin id="240" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="j_0_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="2" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="row_0_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="1"/>
<pin id="252" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="row_0_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/6 "/>
</bind>
</comp>

<comp id="261" class="1005" name="col_0_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="1"/>
<pin id="263" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="col_0_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="9" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/7 "/>
</bind>
</comp>

<comp id="273" class="1005" name="window_2_2_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="1"/>
<pin id="275" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="window_2_2_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_2/7 "/>
</bind>
</comp>

<comp id="286" class="1005" name="i1_0_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="1"/>
<pin id="288" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="i1_0_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="2" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/8 "/>
</bind>
</comp>

<comp id="297" class="1005" name="result_0_i_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="20" slack="1"/>
<pin id="299" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="result_0_i (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="result_0_i_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="20" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="1" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_0_i/11 "/>
</bind>
</comp>

<comp id="309" class="1005" name="i_0_i_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="1"/>
<pin id="311" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="i_0_i_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="1" slack="1"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/11 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="3"/>
<pin id="323" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_1_load/8 window_2_1_load_1/11 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="3"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_2_1_load/8 window_0_2_1_load_1/11 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="3"/>
<pin id="329" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_1_1_load/8 window_2_1_1_load_1/11 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="3"/>
<pin id="332" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_2_1_load/8 window_1_2_1_load_1/11 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="3"/>
<pin id="335" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_1_2_load/8 window_2_1_2_load_1/11 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="3"/>
<pin id="338" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_2_1_load/8 window_2_2_1_load_1/11 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln38_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="2" slack="0"/>
<pin id="341" dir="0" index="1" bw="2" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="i_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln40_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="0"/>
<pin id="353" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_8_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="2" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln40_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sub_ln40_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="0" index="1" bw="2" slack="0"/>
<pin id="370" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln40/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln39_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="0"/>
<pin id="375" dir="0" index="1" bw="2" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="j_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln40_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="0"/>
<pin id="387" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln40_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="1"/>
<pin id="391" dir="0" index="1" bw="2" slack="0"/>
<pin id="392" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln40_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln40_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="3"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln40_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="3"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln40_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="0" index="1" bw="8" slack="3"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln40_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="3"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln40_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="3"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln40_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="3"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln40_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="8" slack="3"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln40_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="3"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln40_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="3"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln46_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="0"/>
<pin id="446" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln46_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="0"/>
<pin id="450" dir="0" index="1" bw="10" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="row_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln50_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="0" index="1" bw="10" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln68_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="0"/>
<pin id="468" dir="0" index="1" bw="10" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="outrow_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outrow/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln73_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="11" slack="0"/>
<pin id="480" dir="0" index="1" bw="11" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln73_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="11" slack="0"/>
<pin id="486" dir="0" index="1" bw="11" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_1/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln47_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="0" index="1" bw="9" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="col_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="9" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln50_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="9" slack="0"/>
<pin id="504" dir="0" index="1" bw="9" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_1/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="and_ln50_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln55_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="0"/>
<pin id="515" dir="0" index="1" bw="2" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="i_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="2" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="window_0_0_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="8" slack="0"/>
<pin id="528" dir="0" index="2" bw="8" slack="0"/>
<pin id="529" dir="0" index="3" bw="8" slack="0"/>
<pin id="530" dir="0" index="4" bw="2" slack="0"/>
<pin id="531" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="window_0_0/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="window_0_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="0" index="2" bw="8" slack="0"/>
<pin id="541" dir="0" index="3" bw="8" slack="0"/>
<pin id="542" dir="0" index="4" bw="2" slack="0"/>
<pin id="543" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="window_0_1/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln57_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="3"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/8 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln56_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="8" slack="3"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln56_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="3"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln56_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="0" index="1" bw="8" slack="3"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln57_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="0" index="1" bw="8" slack="3"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="store_ln56_store_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="3"/>
<pin id="577" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/8 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln62_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="1"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/8 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln65_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="1"/>
<pin id="587" dir="0" index="1" bw="8" slack="3"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/8 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln65_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="4"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln65_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="5"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/10 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln68_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="9" slack="3"/>
<pin id="602" dir="0" index="1" bw="9" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_1/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="and_ln68_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="4"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68/10 "/>
</bind>
</comp>

<comp id="611" class="1004" name="outcol_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="3"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outcol/10 "/>
</bind>
</comp>

<comp id="617" class="1004" name="icmp_ln73_2_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="9" slack="0"/>
<pin id="619" dir="0" index="1" bw="9" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_2/10 "/>
</bind>
</comp>

<comp id="623" class="1004" name="icmp_ln73_3_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="9" slack="0"/>
<pin id="625" dir="0" index="1" bw="9" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_3/10 "/>
</bind>
</comp>

<comp id="629" class="1004" name="or_ln73_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="4"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73/10 "/>
</bind>
</comp>

<comp id="634" class="1004" name="or_ln73_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="4"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_1/10 "/>
</bind>
</comp>

<comp id="639" class="1004" name="or_ln73_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_2/10 "/>
</bind>
</comp>

<comp id="645" class="1004" name="icmp_ln14_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="2" slack="0"/>
<pin id="647" dir="0" index="1" bw="2" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/11 "/>
</bind>
</comp>

<comp id="651" class="1004" name="i_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="2" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/11 "/>
</bind>
</comp>

<comp id="657" class="1004" name="kernel_2_2_1_load_load_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="7"/>
<pin id="659" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_1_load/11 "/>
</bind>
</comp>

<comp id="660" class="1004" name="kernel_2_2_2_load_load_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="7"/>
<pin id="662" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_2_load/11 "/>
</bind>
</comp>

<comp id="663" class="1004" name="kernel_2_2_4_load_load_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="7"/>
<pin id="665" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_4_load/11 "/>
</bind>
</comp>

<comp id="666" class="1004" name="kernel_2_2_5_load_load_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="7"/>
<pin id="668" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_5_load/11 "/>
</bind>
</comp>

<comp id="669" class="1004" name="kernel_2_2_7_load_load_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="7"/>
<pin id="671" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_7_load/11 "/>
</bind>
</comp>

<comp id="672" class="1004" name="kernel_2_2_8_load_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="7"/>
<pin id="674" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_8_load/11 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_4_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="0"/>
<pin id="678" dir="0" index="2" bw="8" slack="0"/>
<pin id="679" dir="0" index="3" bw="8" slack="0"/>
<pin id="680" dir="0" index="4" bw="2" slack="0"/>
<pin id="681" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_5_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="0"/>
<pin id="689" dir="0" index="1" bw="8" slack="0"/>
<pin id="690" dir="0" index="2" bw="8" slack="0"/>
<pin id="691" dir="0" index="3" bw="8" slack="0"/>
<pin id="692" dir="0" index="4" bw="2" slack="0"/>
<pin id="693" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_6_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="0"/>
<pin id="701" dir="0" index="1" bw="8" slack="0"/>
<pin id="702" dir="0" index="2" bw="8" slack="0"/>
<pin id="703" dir="0" index="3" bw="8" slack="0"/>
<pin id="704" dir="0" index="4" bw="2" slack="0"/>
<pin id="705" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln16_6_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_6/11 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_7_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="0"/>
<pin id="717" dir="0" index="1" bw="8" slack="0"/>
<pin id="718" dir="0" index="2" bw="8" slack="0"/>
<pin id="719" dir="0" index="3" bw="8" slack="0"/>
<pin id="720" dir="0" index="4" bw="2" slack="0"/>
<pin id="721" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln16_7_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="0"/>
<pin id="729" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_7/11 "/>
</bind>
</comp>

<comp id="731" class="1004" name="trunc_ln_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="0" index="1" bw="20" slack="0"/>
<pin id="734" dir="0" index="2" bw="4" slack="0"/>
<pin id="735" dir="0" index="3" bw="5" slack="0"/>
<pin id="736" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/11 "/>
</bind>
</comp>

<comp id="742" class="1004" name="window_2_0_load_load_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="7"/>
<pin id="744" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_0_load/12 "/>
</bind>
</comp>

<comp id="745" class="1004" name="window_2_0_1_load_load_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="7"/>
<pin id="747" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_0_1_load/12 "/>
</bind>
</comp>

<comp id="748" class="1004" name="window_2_0_2_load_load_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="7"/>
<pin id="750" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_0_2_load/12 "/>
</bind>
</comp>

<comp id="751" class="1004" name="kernel_2_2_load_load_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="8"/>
<pin id="753" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_load/12 "/>
</bind>
</comp>

<comp id="754" class="1004" name="kernel_2_2_3_load_load_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="8"/>
<pin id="756" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_3_load/12 "/>
</bind>
</comp>

<comp id="757" class="1004" name="kernel_2_2_6_load_load_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="8"/>
<pin id="759" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_6_load/12 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_2_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="0"/>
<pin id="762" dir="0" index="1" bw="8" slack="0"/>
<pin id="763" dir="0" index="2" bw="8" slack="0"/>
<pin id="764" dir="0" index="3" bw="8" slack="0"/>
<pin id="765" dir="0" index="4" bw="2" slack="1"/>
<pin id="766" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln16_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/12 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_3_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="0"/>
<pin id="778" dir="0" index="1" bw="8" slack="0"/>
<pin id="779" dir="0" index="2" bw="8" slack="0"/>
<pin id="780" dir="0" index="3" bw="8" slack="0"/>
<pin id="781" dir="0" index="4" bw="2" slack="1"/>
<pin id="782" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln16_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/12 "/>
</bind>
</comp>

<comp id="792" class="1004" name="zext_ln16_3_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="1"/>
<pin id="794" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_3/12 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln16_4_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="1"/>
<pin id="797" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_4/12 "/>
</bind>
</comp>

<comp id="798" class="1004" name="mul_ln16_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="0"/>
<pin id="800" dir="0" index="1" bw="8" slack="0"/>
<pin id="801" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_1/12 "/>
</bind>
</comp>

<comp id="804" class="1004" name="zext_ln16_5_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="1"/>
<pin id="806" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_5/13 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln16_9_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="17" slack="1"/>
<pin id="809" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_9/14 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln16_10_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="18" slack="1"/>
<pin id="812" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_10/15 "/>
</bind>
</comp>

<comp id="813" class="1004" name="add_ln16_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="20" slack="4"/>
<pin id="815" dir="0" index="1" bw="18" slack="0"/>
<pin id="816" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_2/15 "/>
</bind>
</comp>

<comp id="819" class="1007" name="grp_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="0"/>
<pin id="821" dir="0" index="1" bw="8" slack="0"/>
<pin id="822" dir="0" index="2" bw="16" slack="0"/>
<pin id="823" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_2/11 zext_ln16_8/13 add_ln16/13 "/>
</bind>
</comp>

<comp id="827" class="1007" name="grp_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="0"/>
<pin id="829" dir="0" index="1" bw="8" slack="0"/>
<pin id="830" dir="0" index="2" bw="17" slack="0"/>
<pin id="831" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16/12 zext_ln16_2/14 add_ln16_1/14 "/>
</bind>
</comp>

<comp id="835" class="1005" name="kernel_2_2_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="3"/>
<pin id="837" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2 "/>
</bind>
</comp>

<comp id="841" class="1005" name="kernel_2_2_1_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="3"/>
<pin id="843" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2_1 "/>
</bind>
</comp>

<comp id="847" class="1005" name="kernel_2_2_2_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="3"/>
<pin id="849" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2_2 "/>
</bind>
</comp>

<comp id="853" class="1005" name="kernel_2_2_3_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="3"/>
<pin id="855" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2_3 "/>
</bind>
</comp>

<comp id="859" class="1005" name="kernel_2_2_4_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="3"/>
<pin id="861" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2_4 "/>
</bind>
</comp>

<comp id="865" class="1005" name="kernel_2_2_5_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="3"/>
<pin id="867" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2_5 "/>
</bind>
</comp>

<comp id="871" class="1005" name="kernel_2_2_6_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="3"/>
<pin id="873" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2_6 "/>
</bind>
</comp>

<comp id="877" class="1005" name="kernel_2_2_7_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="3"/>
<pin id="879" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2_7 "/>
</bind>
</comp>

<comp id="883" class="1005" name="kernel_2_2_8_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="3"/>
<pin id="885" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2_8 "/>
</bind>
</comp>

<comp id="892" class="1005" name="i_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="2" slack="0"/>
<pin id="894" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="897" class="1005" name="sub_ln40_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="5" slack="1"/>
<pin id="899" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln40 "/>
</bind>
</comp>

<comp id="902" class="1005" name="window_2_0_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="3"/>
<pin id="904" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_2_0 "/>
</bind>
</comp>

<comp id="908" class="1005" name="window_2_1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="3"/>
<pin id="910" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_2_1 "/>
</bind>
</comp>

<comp id="914" class="1005" name="window_0_2_1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="3"/>
<pin id="916" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_0_2_1 "/>
</bind>
</comp>

<comp id="920" class="1005" name="window_2_0_1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="3"/>
<pin id="922" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_2_0_1 "/>
</bind>
</comp>

<comp id="926" class="1005" name="window_2_1_1_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="3"/>
<pin id="928" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_2_1_1 "/>
</bind>
</comp>

<comp id="932" class="1005" name="window_1_2_1_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="3"/>
<pin id="934" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_1_2_1 "/>
</bind>
</comp>

<comp id="938" class="1005" name="window_2_0_2_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="3"/>
<pin id="940" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_2_0_2 "/>
</bind>
</comp>

<comp id="944" class="1005" name="window_2_1_2_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="3"/>
<pin id="946" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_2_1_2 "/>
</bind>
</comp>

<comp id="950" class="1005" name="window_2_2_1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="3"/>
<pin id="952" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_2_2_1 "/>
</bind>
</comp>

<comp id="959" class="1005" name="j_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="2" slack="0"/>
<pin id="961" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="964" class="1005" name="gauss_kernel_addr_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="4" slack="1"/>
<pin id="966" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="gauss_kernel_addr "/>
</bind>
</comp>

<comp id="972" class="1005" name="row_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="10" slack="0"/>
<pin id="974" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="977" class="1005" name="icmp_ln50_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="1"/>
<pin id="979" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="982" class="1005" name="icmp_ln68_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="4"/>
<pin id="984" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="987" class="1005" name="icmp_ln73_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="4"/>
<pin id="989" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="992" class="1005" name="icmp_ln73_1_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="4"/>
<pin id="994" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln73_1 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="col_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="9" slack="0"/>
<pin id="1002" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="1005" class="1005" name="icmp_ln50_1_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="1"/>
<pin id="1007" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50_1 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="i_1_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="2" slack="0"/>
<pin id="1017" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="part_buffer_0_addr_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="9" slack="1"/>
<pin id="1022" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="part_buffer_0_addr "/>
</bind>
</comp>

<comp id="1025" class="1005" name="part_buffer_1_addr_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="9" slack="1"/>
<pin id="1027" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="part_buffer_1_addr "/>
</bind>
</comp>

<comp id="1030" class="1005" name="window_1_2_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="8" slack="1"/>
<pin id="1032" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_1_2 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="and_ln68_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="1"/>
<pin id="1037" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln68 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="or_ln73_2_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="1"/>
<pin id="1041" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln73_2 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="i_2_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="2" slack="0"/>
<pin id="1048" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="tmp_4_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="1"/>
<pin id="1053" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="tmp_5_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="8" slack="1"/>
<pin id="1058" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="zext_ln16_6_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="16" slack="1"/>
<pin id="1063" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_6 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="zext_ln16_7_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="16" slack="1"/>
<pin id="1068" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_7 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="zext_ln16_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="16" slack="1"/>
<pin id="1073" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="zext_ln16_1_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="16" slack="1"/>
<pin id="1078" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_1 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="mul_ln16_1_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="16" slack="1"/>
<pin id="1083" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_1 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="add_ln16_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="17" slack="1"/>
<pin id="1088" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="add_ln16_1_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="18" slack="1"/>
<pin id="1093" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_1 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="add_ln16_2_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="20" slack="1"/>
<pin id="1098" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="72" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="84" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="74" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="230" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="242" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="60" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="283"><net_src comp="176" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="74" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="285"><net_src comp="277" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="86" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="308"><net_src comp="301" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="312"><net_src comp="24" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="320"><net_src comp="313" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="343"><net_src comp="230" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="26" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="230" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="32" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="230" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="34" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="230" pin="4"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="24" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="351" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="242" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="26" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="242" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="32" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="242" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="403"><net_src comp="197" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="197" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="197" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="197" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="197" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="197" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="197" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="197" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="197" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="254" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="254" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="40" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="254" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="44" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="254" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="52" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="254" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="38" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="444" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="54" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="56" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="472" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="58" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="265" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="62" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="265" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="66" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="265" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="70" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="290" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="26" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="290" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="32" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="532"><net_src comp="78" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="321" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="327" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="535"><net_src comp="333" pin="1"/><net_sink comp="525" pin=3"/></net>

<net id="536"><net_src comp="290" pin="4"/><net_sink comp="525" pin=4"/></net>

<net id="544"><net_src comp="78" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="324" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="330" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="547"><net_src comp="336" pin="1"/><net_sink comp="537" pin=3"/></net>

<net id="548"><net_src comp="290" pin="4"/><net_sink comp="537" pin=4"/></net>

<net id="553"><net_src comp="537" pin="5"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="525" pin="5"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="537" pin="5"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="525" pin="5"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="537" pin="5"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="525" pin="5"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="261" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="589"><net_src comp="273" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="215" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="221" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="261" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="60" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="261" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="80" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="60" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="611" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="82" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="617" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="623" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="629" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="313" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="26" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="313" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="32" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="682"><net_src comp="78" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="321" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="327" pin="1"/><net_sink comp="675" pin=2"/></net>

<net id="685"><net_src comp="333" pin="1"/><net_sink comp="675" pin=3"/></net>

<net id="686"><net_src comp="313" pin="4"/><net_sink comp="675" pin=4"/></net>

<net id="694"><net_src comp="78" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="657" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="663" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="697"><net_src comp="669" pin="1"/><net_sink comp="687" pin=3"/></net>

<net id="698"><net_src comp="313" pin="4"/><net_sink comp="687" pin=4"/></net>

<net id="706"><net_src comp="78" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="324" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="330" pin="1"/><net_sink comp="699" pin=2"/></net>

<net id="709"><net_src comp="336" pin="1"/><net_sink comp="699" pin=3"/></net>

<net id="710"><net_src comp="313" pin="4"/><net_sink comp="699" pin=4"/></net>

<net id="714"><net_src comp="699" pin="5"/><net_sink comp="711" pin=0"/></net>

<net id="722"><net_src comp="78" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="660" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="666" pin="1"/><net_sink comp="715" pin=2"/></net>

<net id="725"><net_src comp="672" pin="1"/><net_sink comp="715" pin=3"/></net>

<net id="726"><net_src comp="313" pin="4"/><net_sink comp="715" pin=4"/></net>

<net id="730"><net_src comp="715" pin="5"/><net_sink comp="727" pin=0"/></net>

<net id="737"><net_src comp="88" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="301" pin="4"/><net_sink comp="731" pin=1"/></net>

<net id="739"><net_src comp="90" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="740"><net_src comp="92" pin="0"/><net_sink comp="731" pin=3"/></net>

<net id="741"><net_src comp="731" pin="4"/><net_sink comp="182" pin=2"/></net>

<net id="767"><net_src comp="78" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="742" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="769"><net_src comp="745" pin="1"/><net_sink comp="760" pin=2"/></net>

<net id="770"><net_src comp="748" pin="1"/><net_sink comp="760" pin=3"/></net>

<net id="771"><net_src comp="309" pin="1"/><net_sink comp="760" pin=4"/></net>

<net id="775"><net_src comp="760" pin="5"/><net_sink comp="772" pin=0"/></net>

<net id="783"><net_src comp="78" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="784"><net_src comp="751" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="785"><net_src comp="754" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="786"><net_src comp="757" pin="1"/><net_sink comp="776" pin=3"/></net>

<net id="787"><net_src comp="309" pin="1"/><net_sink comp="776" pin=4"/></net>

<net id="791"><net_src comp="776" pin="5"/><net_sink comp="788" pin=0"/></net>

<net id="802"><net_src comp="792" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="795" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="817"><net_src comp="297" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="810" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="824"><net_src comp="711" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="727" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="826"><net_src comp="804" pin="1"/><net_sink comp="819" pin=2"/></net>

<net id="832"><net_src comp="772" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="788" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="807" pin="1"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="96" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="844"><net_src comp="100" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="850"><net_src comp="104" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="856"><net_src comp="108" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="862"><net_src comp="112" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="868"><net_src comp="116" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="874"><net_src comp="120" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="880"><net_src comp="124" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="886"><net_src comp="128" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="895"><net_src comp="345" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="900"><net_src comp="367" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="905"><net_src comp="140" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="911"><net_src comp="144" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="917"><net_src comp="148" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="923"><net_src comp="152" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="929"><net_src comp="156" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="935"><net_src comp="160" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="941"><net_src comp="164" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="947"><net_src comp="168" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="953"><net_src comp="172" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="962"><net_src comp="379" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="967"><net_src comp="190" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="975"><net_src comp="454" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="980"><net_src comp="460" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="985"><net_src comp="466" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="990"><net_src comp="478" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="995"><net_src comp="484" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1003"><net_src comp="496" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1008"><net_src comp="502" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1018"><net_src comp="519" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1023"><net_src comp="203" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1028"><net_src comp="209" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1033"><net_src comp="215" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="1038"><net_src comp="606" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="639" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1049"><net_src comp="651" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1054"><net_src comp="675" pin="5"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1059"><net_src comp="687" pin="5"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1064"><net_src comp="711" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1069"><net_src comp="727" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1074"><net_src comp="772" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1079"><net_src comp="788" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1084"><net_src comp="798" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1089"><net_src comp="819" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1094"><net_src comp="827" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1099"><net_src comp="813" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="301" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outImage | {10 11 }
 - Input state : 
	Port: gauss_blur : inImage | {7 }
	Port: gauss_blur : gauss_kernel | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln38 : 1
		i : 1
		br_ln38 : 2
		zext_ln40 : 1
		tmp_8 : 1
		zext_ln40_1 : 2
		sub_ln40 : 3
	State 3
		icmp_ln39 : 1
		j : 1
		br_ln39 : 2
		zext_ln40_2 : 1
		add_ln40 : 2
		sext_ln40 : 3
		gauss_kernel_addr : 4
		kernel_2_0 : 5
	State 4
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
	State 5
	State 6
		zext_ln46 : 1
		icmp_ln46 : 1
		row : 1
		br_ln46 : 2
		icmp_ln50 : 1
		icmp_ln68 : 1
		outrow : 2
		icmp_ln73 : 3
		icmp_ln73_1 : 3
	State 7
		icmp_ln47 : 1
		col : 1
		br_ln47 : 2
		icmp_ln50_1 : 1
		and_ln50 : 2
		br_ln50 : 2
		window_2_2 : 3
	State 8
		icmp_ln55 : 1
		i_1 : 1
		br_ln55 : 2
		window_0_0 : 1
		window_0_1 : 1
		switch_ln56 : 1
		store_ln57 : 2
		store_ln56 : 2
		store_ln56 : 2
		store_ln56 : 2
		store_ln57 : 2
		store_ln56 : 2
		part_buffer_0_addr : 1
		part_buffer_1_addr : 1
		window_1_2 : 2
		store_ln64 : 2
	State 9
		store_ln65 : 1
	State 10
		store_ln65 : 1
		and_ln68 : 1
		br_ln68 : 1
		icmp_ln73_2 : 1
		icmp_ln73_3 : 1
		or_ln73 : 2
		or_ln73_1 : 2
		or_ln73_2 : 2
		br_ln73 : 2
	State 11
		icmp_ln14 : 1
		i_2 : 1
		br_ln14 : 2
		tmp_4 : 1
		tmp_5 : 1
		tmp_6 : 1
		zext_ln16_6 : 2
		tmp_7 : 1
		zext_ln16_7 : 2
		mul_ln16_2 : 3
		trunc_ln : 1
		write_ln76 : 2
	State 12
		tmp_2 : 1
		zext_ln16 : 2
		tmp_3 : 1
		zext_ln16_1 : 2
		mul_ln16 : 3
		mul_ln16_1 : 1
	State 13
		zext_ln16_8 : 1
		add_ln16 : 2
	State 14
		zext_ln16_2 : 1
		add_ln16_1 : 2
	State 15
		add_ln16_2 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln38_fu_339  |    0    |    0    |    8    |
|          |   icmp_ln39_fu_373  |    0    |    0    |    8    |
|          |   icmp_ln46_fu_448  |    0    |    0    |    13   |
|          |   icmp_ln50_fu_460  |    0    |    0    |    13   |
|          |   icmp_ln68_fu_466  |    0    |    0    |    13   |
|          |   icmp_ln73_fu_478  |    0    |    0    |    13   |
|   icmp   |  icmp_ln73_1_fu_484 |    0    |    0    |    13   |
|          |   icmp_ln47_fu_490  |    0    |    0    |    13   |
|          |  icmp_ln50_1_fu_502 |    0    |    0    |    13   |
|          |   icmp_ln55_fu_513  |    0    |    0    |    8    |
|          |  icmp_ln68_1_fu_600 |    0    |    0    |    13   |
|          |  icmp_ln73_2_fu_617 |    0    |    0    |    13   |
|          |  icmp_ln73_3_fu_623 |    0    |    0    |    13   |
|          |   icmp_ln14_fu_645  |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|          |       i_fu_345      |    0    |    0    |    10   |
|          |       j_fu_379      |    0    |    0    |    10   |
|          |   add_ln40_fu_389   |    0    |    0    |    15   |
|          |      row_fu_454     |    0    |    0    |    17   |
|    add   |    outrow_fu_472    |    0    |    0    |    17   |
|          |      col_fu_496     |    0    |    0    |    16   |
|          |      i_1_fu_519     |    0    |    0    |    10   |
|          |    outcol_fu_611    |    0    |    0    |    16   |
|          |      i_2_fu_651     |    0    |    0    |    10   |
|          |  add_ln16_2_fu_813  |    0    |    0    |    27   |
|----------|---------------------|---------|---------|---------|
|          |  window_0_0_fu_525  |    0    |    0    |    15   |
|          |  window_0_1_fu_537  |    0    |    0    |    15   |
|          |     tmp_4_fu_675    |    0    |    0    |    15   |
|    mux   |     tmp_5_fu_687    |    0    |    0    |    15   |
|          |     tmp_6_fu_699    |    0    |    0    |    15   |
|          |     tmp_7_fu_715    |    0    |    0    |    15   |
|          |     tmp_2_fu_760    |    0    |    0    |    15   |
|          |     tmp_3_fu_776    |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|    mul   |  mul_ln16_1_fu_798  |    0    |    0    |    42   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln40_fu_367   |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|          |    or_ln73_fu_629   |    0    |    0    |    2    |
|    or    |   or_ln73_1_fu_634  |    0    |    0    |    2    |
|          |   or_ln73_2_fu_639  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln50_fu_508   |    0    |    0    |    2    |
|          |   and_ln68_fu_606   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|  muladd  |      grp_fu_819     |    1    |    0    |    0    |
|          |      grp_fu_827     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   read   |  pixel_read_fu_176  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   write  |   grp_write_fu_182  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln40_fu_351  |    0    |    0    |    0    |
|          |  zext_ln40_1_fu_363 |    0    |    0    |    0    |
|          |  zext_ln40_2_fu_385 |    0    |    0    |    0    |
|          |   zext_ln46_fu_444  |    0    |    0    |    0    |
|          |   zext_ln62_fu_579  |    0    |    0    |    0    |
|          |  zext_ln16_6_fu_711 |    0    |    0    |    0    |
|   zext   |  zext_ln16_7_fu_727 |    0    |    0    |    0    |
|          |   zext_ln16_fu_772  |    0    |    0    |    0    |
|          |  zext_ln16_1_fu_788 |    0    |    0    |    0    |
|          |  zext_ln16_3_fu_792 |    0    |    0    |    0    |
|          |  zext_ln16_4_fu_795 |    0    |    0    |    0    |
|          |  zext_ln16_5_fu_804 |    0    |    0    |    0    |
|          |  zext_ln16_9_fu_807 |    0    |    0    |    0    |
|          | zext_ln16_10_fu_810 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     tmp_8_fu_355    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln40_fu_394  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|   trunc_ln_fu_731   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    2    |    0    |   495   |
|----------|---------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|part_buffer_0|    1   |    0   |    0   |    0   |
|part_buffer_1|    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    2   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    add_ln16_1_reg_1091    |   18   |
|    add_ln16_2_reg_1096    |   20   |
|     add_ln16_reg_1086     |   17   |
|     and_ln68_reg_1035     |    1   |
|       col_0_reg_261       |    9   |
|        col_reg_1000       |    9   |
| gauss_kernel_addr_reg_964 |    4   |
|        i1_0_reg_286       |    2   |
|       i_0_i_reg_309       |    2   |
|        i_0_reg_226        |    2   |
|        i_1_reg_1015       |    2   |
|        i_2_reg_1046       |    2   |
|         i_reg_892         |    2   |
|    icmp_ln50_1_reg_1005   |    1   |
|     icmp_ln50_reg_977     |    1   |
|     icmp_ln68_reg_982     |    1   |
|    icmp_ln73_1_reg_992    |    1   |
|     icmp_ln73_reg_987     |    1   |
|        j_0_reg_238        |    2   |
|         j_reg_959         |    2   |
|    kernel_2_2_1_reg_841   |    8   |
|    kernel_2_2_2_reg_847   |    8   |
|    kernel_2_2_3_reg_853   |    8   |
|    kernel_2_2_4_reg_859   |    8   |
|    kernel_2_2_5_reg_865   |    8   |
|    kernel_2_2_6_reg_871   |    8   |
|    kernel_2_2_7_reg_877   |    8   |
|    kernel_2_2_8_reg_883   |    8   |
|     kernel_2_2_reg_835    |    8   |
|    mul_ln16_1_reg_1081    |   16   |
|     or_ln73_2_reg_1039    |    1   |
|part_buffer_0_addr_reg_1020|    9   |
|part_buffer_1_addr_reg_1025|    9   |
|     result_0_i_reg_297    |   20   |
|       row_0_reg_250       |   10   |
|        row_reg_972        |   10   |
|      sub_ln40_reg_897     |    5   |
|       tmp_4_reg_1051      |    8   |
|       tmp_5_reg_1056      |    8   |
|    window_0_2_1_reg_914   |    8   |
|    window_1_2_1_reg_932   |    8   |
|    window_1_2_reg_1030    |    8   |
|    window_2_0_1_reg_920   |    8   |
|    window_2_0_2_reg_938   |    8   |
|     window_2_0_reg_902    |    8   |
|    window_2_1_1_reg_926   |    8   |
|    window_2_1_2_reg_944   |    8   |
|     window_2_1_reg_908    |    8   |
|    window_2_2_1_reg_950   |    8   |
|     window_2_2_reg_273    |    8   |
|    zext_ln16_1_reg_1076   |   16   |
|    zext_ln16_6_reg_1061   |   16   |
|    zext_ln16_7_reg_1066   |   16   |
|     zext_ln16_reg_1071    |   16   |
+---------------------------+--------+
|           Total           |   419  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_182  |  p2  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_197 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_215 |  p0  |   2  |   9  |   18   ||    9    |
|     i_0_reg_226    |  p0  |   2  |   2  |    4   ||    9    |
|     j_0_reg_238    |  p0  |   2  |   2  |    4   ||    9    |
|    col_0_reg_261   |  p0  |   2  |   9  |   18   ||    9    |
| result_0_i_reg_297 |  p0  |   2  |  20  |   40   ||    9    |
|    i_0_i_reg_309   |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_819     |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_819     |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_827     |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_827     |  p1  |   2  |   8  |   16   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   176  ||  19.968 ||   108   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   495  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   19   |    -   |   108  |    -   |
|  Register |    -   |    -   |    -   |   419  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   19   |   419  |   603  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
