module clock();
reg clk;
initial
    begin
        clk=0;
        #50 $finish();
   end
        always
            #5 clk=~clk;
endmodule