TimeQuest Timing Analyzer report for QUSBEVB_REVA_EP2C20_Template
Mon Jul 30 11:57:31 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'inst4|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'inst4|altpll_component|pll|clk[1]'
 13. Slow Model Setup: 'reloj_ADS9223:inst2|EA[0]'
 14. Slow Model Setup: 'reloj_ADS9223:inst2|clkSig'
 15. Slow Model Setup: 'Retrasar_entrada:inst3|q5_Entrada'
 16. Slow Model Setup: 'ifclk'
 17. Slow Model Hold: 'reloj_ADS9223:inst2|EA[0]'
 18. Slow Model Hold: 'reloj_ADS9223:inst2|clkSig'
 19. Slow Model Hold: 'inst4|altpll_component|pll|clk[0]'
 20. Slow Model Hold: 'Retrasar_entrada:inst3|q5_Entrada'
 21. Slow Model Hold: 'ifclk'
 22. Slow Model Hold: 'inst4|altpll_component|pll|clk[1]'
 23. Slow Model Recovery: 'ifclk'
 24. Slow Model Removal: 'ifclk'
 25. Slow Model Minimum Pulse Width: 'reloj_ADS9223:inst2|EA[0]'
 26. Slow Model Minimum Pulse Width: 'Retrasar_entrada:inst3|q5_Entrada'
 27. Slow Model Minimum Pulse Width: 'reloj_ADS9223:inst2|clkSig'
 28. Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'
 29. Slow Model Minimum Pulse Width: 'ifclk'
 30. Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Fast Model Setup Summary
 38. Fast Model Hold Summary
 39. Fast Model Recovery Summary
 40. Fast Model Removal Summary
 41. Fast Model Minimum Pulse Width Summary
 42. Fast Model Setup: 'inst4|altpll_component|pll|clk[0]'
 43. Fast Model Setup: 'inst4|altpll_component|pll|clk[1]'
 44. Fast Model Setup: 'reloj_ADS9223:inst2|EA[0]'
 45. Fast Model Setup: 'reloj_ADS9223:inst2|clkSig'
 46. Fast Model Setup: 'Retrasar_entrada:inst3|q5_Entrada'
 47. Fast Model Setup: 'ifclk'
 48. Fast Model Hold: 'reloj_ADS9223:inst2|EA[0]'
 49. Fast Model Hold: 'reloj_ADS9223:inst2|clkSig'
 50. Fast Model Hold: 'ifclk'
 51. Fast Model Hold: 'Retrasar_entrada:inst3|q5_Entrada'
 52. Fast Model Hold: 'inst4|altpll_component|pll|clk[1]'
 53. Fast Model Hold: 'inst4|altpll_component|pll|clk[0]'
 54. Fast Model Recovery: 'ifclk'
 55. Fast Model Removal: 'ifclk'
 56. Fast Model Minimum Pulse Width: 'reloj_ADS9223:inst2|EA[0]'
 57. Fast Model Minimum Pulse Width: 'Retrasar_entrada:inst3|q5_Entrada'
 58. Fast Model Minimum Pulse Width: 'reloj_ADS9223:inst2|clkSig'
 59. Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'
 60. Fast Model Minimum Pulse Width: 'ifclk'
 61. Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Propagation Delay
 67. Minimum Propagation Delay
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Progagation Delay
 74. Minimum Progagation Delay
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths
 82. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; QUSBEVB_REVA_EP2C20_Template                     ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F256C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; ifclk                             ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { ifclk }                             ;
; inst4|altpll_component|pll|clk[0] ; Generated ; 9.999  ; 100.01 MHz ; 0.000 ; 4.999  ; 50.00      ; 12        ; 25          ;       ;        ;           ;            ; false    ; ifclk  ; inst4|altpll_component|pll|inclk[0] ; { inst4|altpll_component|pll|clk[0] } ;
; inst4|altpll_component|pll|clk[1] ; Generated ; 19.999 ; 50.0 MHz   ; 0.000 ; 9.999  ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; ifclk  ; inst4|altpll_component|pll|inclk[0] ; { inst4|altpll_component|pll|clk[1] } ;
; reloj_ADS9223:inst2|clkSig        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { reloj_ADS9223:inst2|clkSig }        ;
; reloj_ADS9223:inst2|EA[0]         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { reloj_ADS9223:inst2|EA[0] }         ;
; Retrasar_entrada:inst3|q5_Entrada ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { Retrasar_entrada:inst3|q5_Entrada } ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; 31.98 MHz  ; 31.98 MHz       ; reloj_ADS9223:inst2|EA[0]         ;                                                       ;
; 137.36 MHz ; 137.36 MHz      ; ifclk                             ;                                                       ;
; 163.45 MHz ; 163.45 MHz      ; Retrasar_entrada:inst3|q5_Entrada ;                                                       ;
; 224.62 MHz ; 224.62 MHz      ; reloj_ADS9223:inst2|clkSig        ;                                                       ;
; 582.41 MHz ; 449.84 MHz      ; inst4|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow Model Setup Summary                                    ;
+-----------------------------------+---------+---------------+
; Clock                             ; Slack   ; End Point TNS ;
+-----------------------------------+---------+---------------+
; inst4|altpll_component|pll|clk[0] ; -20.240 ; -20.240       ;
; inst4|altpll_component|pll|clk[1] ; -19.777 ; -19.777       ;
; reloj_ADS9223:inst2|EA[0]         ; -15.136 ; -132.410      ;
; reloj_ADS9223:inst2|clkSig        ; -14.784 ; -128.354      ;
; Retrasar_entrada:inst3|q5_Entrada ; -5.118  ; -2111.853     ;
; ifclk                             ; -2.640  ; -5.054        ;
+-----------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow Model Hold Summary                                     ;
+-----------------------------------+---------+---------------+
; Clock                             ; Slack   ; End Point TNS ;
+-----------------------------------+---------+---------------+
; reloj_ADS9223:inst2|EA[0]         ; -13.784 ; -133.010      ;
; reloj_ADS9223:inst2|clkSig        ; -2.452  ; -20.343       ;
; inst4|altpll_component|pll|clk[0] ; 0.101   ; 0.000         ;
; Retrasar_entrada:inst3|q5_Entrada ; 0.445   ; 0.000         ;
; ifclk                             ; 0.445   ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 0.615   ; 0.000         ;
+-----------------------------------+---------+---------------+


+-------------------------------+
; Slow Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 7.830 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 11.586 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; reloj_ADS9223:inst2|EA[0]         ; -9.067 ; -490.638      ;
; Retrasar_entrada:inst3|q5_Entrada ; -2.064 ; -2047.428     ;
; reloj_ADS9223:inst2|clkSig        ; 0.500  ; 0.000         ;
; inst4|altpll_component|pll|clk[0] ; 3.888  ; 0.000         ;
; ifclk                             ; 7.852  ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 8.888  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst4|altpll_component|pll|clk[0]'                                                                                                                         ;
+---------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                   ; Launch Clock               ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+
; -20.240 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -15.278    ; 5.001      ;
; -20.220 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -15.233    ; 5.026      ;
; -20.126 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -15.247    ; 4.918      ;
; -20.117 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -15.276    ; 4.880      ;
; -20.088 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -15.248    ; 4.879      ;
; -20.088 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -15.086    ; 5.041      ;
; -19.774 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -15.078    ; 4.735      ;
; -19.216 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -15.278    ; 3.977      ;
; -18.283 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -15.278    ; 3.044      ;
; -15.357 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; 0.067      ; 15.740     ;
; -15.357 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; 0.067      ; 15.740     ;
; -9.056  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -4.094     ; 5.001      ;
; -9.036  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -4.049     ; 5.026      ;
; -8.942  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -4.063     ; 4.918      ;
; -8.933  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -4.092     ; 4.880      ;
; -8.908  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.946     ; 5.001      ;
; -8.904  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -4.064     ; 4.879      ;
; -8.904  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.902     ; 5.041      ;
; -8.888  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.901     ; 5.026      ;
; -8.794  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.915     ; 4.918      ;
; -8.785  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.944     ; 4.880      ;
; -8.756  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.916     ; 4.879      ;
; -8.756  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.754     ; 5.041      ;
; -8.590  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.894     ; 4.735      ;
; -8.442  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.746     ; 4.735      ;
; -8.032  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -4.094     ; 3.977      ;
; -7.884  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.946     ; 3.977      ;
; -7.099  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -4.094     ; 3.044      ;
; -6.951  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.946     ; 3.044      ;
; -3.723  ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; 0.067      ; 3.829      ;
; -3.723  ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; 0.067      ; 3.829      ;
+---------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                            ;
+---------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -19.777 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -15.278    ; 4.538      ;
; -19.757 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -15.233    ; 4.563      ;
; -19.663 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -15.247    ; 4.455      ;
; -19.654 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -15.276    ; 4.417      ;
; -19.625 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -15.248    ; 4.416      ;
; -19.625 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -15.086    ; 4.578      ;
; -19.311 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -15.078    ; 4.272      ;
; -18.753 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -15.278    ; 3.514      ;
; -17.820 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -15.278    ; 2.581      ;
; -14.894 ; reloj_ADS9223:inst2|EA[0]         ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.067      ; 15.277     ;
; -14.894 ; reloj_ADS9223:inst2|EA[0]         ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.067      ; 15.277     ;
; -8.593  ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -4.094     ; 4.538      ;
; -8.573  ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -4.049     ; 4.563      ;
; -8.479  ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -4.063     ; 4.455      ;
; -8.470  ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -4.092     ; 4.417      ;
; -8.445  ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.946     ; 4.538      ;
; -8.441  ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -4.064     ; 4.416      ;
; -8.441  ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.902     ; 4.578      ;
; -8.425  ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.901     ; 4.563      ;
; -8.331  ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.915     ; 4.455      ;
; -8.322  ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.944     ; 4.417      ;
; -8.293  ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.916     ; 4.416      ;
; -8.293  ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.754     ; 4.578      ;
; -8.127  ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.894     ; 4.272      ;
; -7.979  ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.746     ; 4.272      ;
; -7.569  ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -4.094     ; 3.514      ;
; -7.421  ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.946     ; 3.514      ;
; -6.636  ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -4.094     ; 2.581      ;
; -6.488  ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.946     ; 2.581      ;
; -3.260  ; reloj_ADS9223:inst2|clkSig        ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.067      ; 3.366      ;
; -3.260  ; reloj_ADS9223:inst2|clkSig        ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.067      ; 3.366      ;
; 18.282  ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.012      ; 1.767      ;
; 19.131  ; Retrasar_entrada:inst3|q4_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.906      ;
; 19.134  ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.903      ;
; 19.135  ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.902      ;
; 19.136  ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.901      ;
+---------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'reloj_ADS9223:inst2|EA[0]'                                                                                                                             ;
+---------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -15.136 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.384    ; 3.247      ;
; -15.116 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.339    ; 3.272      ;
; -15.022 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.353    ; 3.164      ;
; -15.013 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.382    ; 3.126      ;
; -14.984 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.354    ; 3.125      ;
; -14.984 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.192    ; 3.287      ;
; -14.925 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.229    ; 2.747      ;
; -14.842 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.184    ; 3.006      ;
; -14.822 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.139    ; 3.031      ;
; -14.802 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.227    ; 2.626      ;
; -14.782 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.186    ; 2.935      ;
; -14.773 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.037    ; 2.787      ;
; -14.755 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.214    ; 2.892      ;
; -14.735 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.169    ; 2.917      ;
; -14.728 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.984    ; 3.092      ;
; -14.728 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.153    ; 2.923      ;
; -14.719 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.182    ; 2.885      ;
; -14.692 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.184    ; 2.807      ;
; -14.690 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.154    ; 2.884      ;
; -14.690 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.992    ; 3.046      ;
; -14.675 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.215    ; 2.811      ;
; -14.672 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.139    ; 2.832      ;
; -14.670 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.184    ; 2.981      ;
; -14.655 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.170    ; 2.836      ;
; -14.641 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.183    ; 2.809      ;
; -14.632 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.212    ; 2.771      ;
; -14.630 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.994    ; 2.975      ;
; -14.603 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.022    ; 2.932      ;
; -14.578 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.984    ; 2.893      ;
; -14.578 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.153    ; 2.724      ;
; -14.569 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.182    ; 2.686      ;
; -14.553 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.184    ; 2.420      ;
; -14.552 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.213    ; 2.690      ;
; -14.540 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.154    ; 2.685      ;
; -14.540 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.992    ; 2.847      ;
; -14.523 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.023    ; 2.851      ;
; -14.420 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.992    ; 2.726      ;
; -14.370 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.184    ; 2.534      ;
; -14.307 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.184    ; 2.462      ;
; -14.251 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.184    ; 2.418      ;
; -14.219 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.184    ; 2.333      ;
; -14.208 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.184    ; 2.375      ;
; -13.858 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.184    ; 1.973      ;
; -13.437 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.184    ; 1.601      ;
; -13.295 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -11.184    ; 1.595      ;
; -13.019 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.767     ; 3.247      ;
; -12.999 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.722     ; 3.272      ;
; -12.905 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.736     ; 3.164      ;
; -12.896 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.765     ; 3.126      ;
; -12.867 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.737     ; 3.125      ;
; -12.867 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.575     ; 3.287      ;
; -12.808 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.612     ; 2.747      ;
; -12.725 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.567     ; 3.006      ;
; -12.705 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.522     ; 3.031      ;
; -12.685 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.610     ; 2.626      ;
; -12.665 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.569     ; 2.935      ;
; -12.656 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.420     ; 2.787      ;
; -12.638 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.597     ; 2.892      ;
; -12.618 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.552     ; 2.917      ;
; -12.611 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.367     ; 3.092      ;
; -12.611 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.536     ; 2.923      ;
; -12.602 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.565     ; 2.885      ;
; -12.575 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.567     ; 2.807      ;
; -12.573 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.537     ; 2.884      ;
; -12.573 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.375     ; 3.046      ;
; -12.558 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.598     ; 2.811      ;
; -12.555 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.522     ; 2.832      ;
; -12.553 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.567     ; 2.981      ;
; -12.538 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.553     ; 2.836      ;
; -12.524 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.566     ; 2.809      ;
; -12.515 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.595     ; 2.771      ;
; -12.513 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.377     ; 2.975      ;
; -12.486 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.405     ; 2.932      ;
; -12.461 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.367     ; 2.893      ;
; -12.461 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.536     ; 2.724      ;
; -12.452 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.565     ; 2.686      ;
; -12.436 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.567     ; 2.420      ;
; -12.435 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.596     ; 2.690      ;
; -12.423 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.537     ; 2.685      ;
; -12.423 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.375     ; 2.847      ;
; -12.406 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.406     ; 2.851      ;
; -12.303 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.375     ; 2.726      ;
; -12.253 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.567     ; 2.534      ;
; -12.190 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.567     ; 2.462      ;
; -12.134 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.567     ; 2.418      ;
; -12.102 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.567     ; 2.333      ;
; -12.091 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.567     ; 2.375      ;
; -11.741 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.567     ; 1.973      ;
; -11.320 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.567     ; 1.601      ;
; -11.178 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -9.567     ; 1.595      ;
; -3.804  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -0.052     ; 3.247      ;
; -3.784  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -0.007     ; 3.272      ;
; -3.690  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -0.021     ; 3.164      ;
; -3.681  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -0.050     ; 3.126      ;
; -3.652  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -0.022     ; 3.125      ;
; -3.652  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.140      ; 3.287      ;
; -3.593  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.103      ; 2.747      ;
; -3.510  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.148      ; 3.006      ;
; -3.490  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.193      ; 3.031      ;
; -3.470  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.105      ; 2.626      ;
+---------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'reloj_ADS9223:inst2|clkSig'                                                                                                                             ;
+---------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -14.784 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.532    ; 3.247      ;
; -14.764 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.487    ; 3.272      ;
; -14.670 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.501    ; 3.164      ;
; -14.661 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.530    ; 3.126      ;
; -14.632 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.502    ; 3.125      ;
; -14.632 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.340    ; 3.287      ;
; -14.573 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.377    ; 2.747      ;
; -14.490 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.332    ; 3.006      ;
; -14.470 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.287    ; 3.031      ;
; -14.450 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.375    ; 2.626      ;
; -14.430 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.334    ; 2.935      ;
; -14.421 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.185    ; 2.787      ;
; -14.403 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.362    ; 2.892      ;
; -14.383 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.317    ; 2.917      ;
; -14.376 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.132    ; 3.092      ;
; -14.376 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.301    ; 2.923      ;
; -14.367 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.330    ; 2.885      ;
; -14.340 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.332    ; 2.807      ;
; -14.338 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.302    ; 2.884      ;
; -14.338 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.140    ; 3.046      ;
; -14.323 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.363    ; 2.811      ;
; -14.320 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.287    ; 2.832      ;
; -14.318 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.332    ; 2.981      ;
; -14.303 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.318    ; 2.836      ;
; -14.289 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.331    ; 2.809      ;
; -14.280 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.360    ; 2.771      ;
; -14.278 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.142    ; 2.975      ;
; -14.251 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.170    ; 2.932      ;
; -14.226 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.132    ; 2.893      ;
; -14.226 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.301    ; 2.724      ;
; -14.217 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.330    ; 2.686      ;
; -14.201 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.332    ; 2.420      ;
; -14.200 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.361    ; 2.690      ;
; -14.188 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.302    ; 2.685      ;
; -14.188 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.140    ; 2.847      ;
; -14.171 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.171    ; 2.851      ;
; -14.068 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.140    ; 2.726      ;
; -14.018 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.332    ; 2.534      ;
; -13.955 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.332    ; 2.462      ;
; -13.899 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.332    ; 2.418      ;
; -13.867 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.332    ; 2.333      ;
; -13.856 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.332    ; 2.375      ;
; -13.506 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.332    ; 1.973      ;
; -13.085 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.332    ; 1.601      ;
; -12.943 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.332    ; 1.595      ;
; -4.100  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.348     ; 3.247      ;
; -4.080  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.303     ; 3.272      ;
; -3.986  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.317     ; 3.164      ;
; -3.977  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.346     ; 3.126      ;
; -3.948  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.318     ; 3.125      ;
; -3.948  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.156     ; 3.287      ;
; -3.889  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.193     ; 2.747      ;
; -3.806  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.148     ; 3.006      ;
; -3.786  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.103     ; 3.031      ;
; -3.766  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.191     ; 2.626      ;
; -3.746  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.150     ; 2.935      ;
; -3.737  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.001     ; 2.787      ;
; -3.719  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.178     ; 2.892      ;
; -3.699  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.133     ; 2.917      ;
; -3.692  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; 0.052      ; 3.092      ;
; -3.692  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.117     ; 2.923      ;
; -3.683  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.146     ; 2.885      ;
; -3.656  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.148     ; 2.807      ;
; -3.654  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.118     ; 2.884      ;
; -3.654  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; 0.044      ; 3.046      ;
; -3.639  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.179     ; 2.811      ;
; -3.636  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.103     ; 2.832      ;
; -3.634  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.148     ; 2.981      ;
; -3.619  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.134     ; 2.836      ;
; -3.605  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.147     ; 2.809      ;
; -3.596  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.176     ; 2.771      ;
; -3.594  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; 0.042      ; 2.975      ;
; -3.567  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; 0.014      ; 2.932      ;
; -3.542  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; 0.052      ; 2.893      ;
; -3.542  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.117     ; 2.724      ;
; -3.533  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.146     ; 2.686      ;
; -3.517  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.148     ; 2.420      ;
; -3.516  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.177     ; 2.690      ;
; -3.504  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.118     ; 2.685      ;
; -3.504  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; 0.044      ; 2.847      ;
; -3.487  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; 0.013      ; 2.851      ;
; -3.452  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.200     ; 3.247      ;
; -3.432  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.155     ; 3.272      ;
; -3.384  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; 0.044      ; 2.726      ;
; -3.338  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.169     ; 3.164      ;
; -3.334  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.148     ; 2.534      ;
; -3.329  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.198     ; 3.126      ;
; -3.300  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.170     ; 3.125      ;
; -3.300  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.008     ; 3.287      ;
; -3.271  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.148     ; 2.462      ;
; -3.241  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.045     ; 2.747      ;
; -3.215  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.148     ; 2.418      ;
; -3.183  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.148     ; 2.333      ;
; -3.172  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.148     ; 2.375      ;
; -3.158  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; 0.000      ; 3.006      ;
; -3.138  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; 0.045      ; 3.031      ;
; -3.118  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.043     ; 2.626      ;
; -3.098  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.002     ; 2.935      ;
; -3.089  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; 0.147      ; 2.787      ;
; -3.071  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.030     ; 2.892      ;
+---------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Retrasar_entrada:inst3|q5_Entrada'                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -5.118 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 6.183      ;
; -5.118 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.087      ; 6.165      ;
; -5.118 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 6.183      ;
; -5.118 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 6.183      ;
; -5.118 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 6.183      ;
; -5.118 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg3  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 6.183      ;
; -5.118 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg4  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 6.183      ;
; -5.118 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg5  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 6.183      ;
; -5.118 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg6  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 6.183      ;
; -5.118 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg7  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 6.183      ;
; -5.118 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg8  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 6.183      ;
; -5.118 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg9  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 6.183      ;
; -5.118 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 6.183      ;
; -5.118 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 6.183      ;
; -4.874 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.939      ;
; -4.874 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.087      ; 5.921      ;
; -4.874 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.939      ;
; -4.874 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.939      ;
; -4.874 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.939      ;
; -4.874 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg3  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.939      ;
; -4.874 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg4  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.939      ;
; -4.874 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg5  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.939      ;
; -4.874 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg6  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.939      ;
; -4.874 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg7  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.939      ;
; -4.874 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg8  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.939      ;
; -4.874 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg9  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.939      ;
; -4.874 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.939      ;
; -4.874 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.939      ;
; -4.870 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_we_reg         ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.113      ; 5.943      ;
; -4.870 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.095      ; 5.925      ;
; -4.870 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.113      ; 5.943      ;
; -4.870 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg1   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.113      ; 5.943      ;
; -4.870 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg2   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.113      ; 5.943      ;
; -4.870 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg3   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.113      ; 5.943      ;
; -4.870 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg4   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.113      ; 5.943      ;
; -4.870 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg5   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.113      ; 5.943      ;
; -4.870 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg6   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.113      ; 5.943      ;
; -4.870 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg7   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.113      ; 5.943      ;
; -4.870 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg8   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.113      ; 5.943      ;
; -4.870 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg9   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.113      ; 5.943      ;
; -4.870 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg10  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.113      ; 5.943      ;
; -4.870 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg11  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.113      ; 5.943      ;
; -4.868 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_we_reg         ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.947      ;
; -4.868 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.101      ; 5.929      ;
; -4.868 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.947      ;
; -4.868 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg1   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.947      ;
; -4.868 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg2   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.947      ;
; -4.868 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg3   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.947      ;
; -4.868 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg4   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.947      ;
; -4.868 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg5   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.947      ;
; -4.868 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg6   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.947      ;
; -4.868 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg7   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.947      ;
; -4.868 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg8   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.947      ;
; -4.868 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg9   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.947      ;
; -4.868 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg10  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.947      ;
; -4.868 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg11  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.947      ;
; -4.839 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_we_reg         ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.126      ; 5.925      ;
; -4.839 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.108      ; 5.907      ;
; -4.839 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.126      ; 5.925      ;
; -4.839 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg1   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.126      ; 5.925      ;
; -4.839 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg2   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.126      ; 5.925      ;
; -4.839 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg3   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.126      ; 5.925      ;
; -4.839 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg4   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.126      ; 5.925      ;
; -4.839 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg5   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.126      ; 5.925      ;
; -4.839 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg6   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.126      ; 5.925      ;
; -4.839 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg7   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.126      ; 5.925      ;
; -4.839 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg8   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.126      ; 5.925      ;
; -4.839 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg9   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.126      ; 5.925      ;
; -4.839 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg10  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.126      ; 5.925      ;
; -4.839 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg11  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.126      ; 5.925      ;
; -4.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.114      ; 5.907      ;
; -4.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.096      ; 5.889      ;
; -4.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg0  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.114      ; 5.907      ;
; -4.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg1  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.114      ; 5.907      ;
; -4.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg2  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.114      ; 5.907      ;
; -4.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg3  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.114      ; 5.907      ;
; -4.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg4  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.114      ; 5.907      ;
; -4.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg5  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.114      ; 5.907      ;
; -4.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg6  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.114      ; 5.907      ;
; -4.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg7  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.114      ; 5.907      ;
; -4.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg8  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.114      ; 5.907      ;
; -4.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg9  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.114      ; 5.907      ;
; -4.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg10 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.114      ; 5.907      ;
; -4.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg11 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.114      ; 5.907      ;
; -4.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.893      ;
; -4.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.087      ; 5.875      ;
; -4.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.893      ;
; -4.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.893      ;
; -4.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.893      ;
; -4.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg3  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.893      ;
; -4.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg4  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.893      ;
; -4.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg5  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.893      ;
; -4.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg6  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.893      ;
; -4.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg7  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.893      ;
; -4.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg8  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.893      ;
; -4.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg9  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.893      ;
; -4.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.893      ;
; -4.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.893      ;
; -4.811 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.105      ; 5.876      ;
; -4.811 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.087      ; 5.858      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.640 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.385      ; 3.064      ;
; -2.414 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.385      ; 2.838      ;
; -2.337 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.385      ; 2.761      ;
; -2.251 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.385      ; 2.675      ;
; -2.214 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.385      ; 2.638      ;
; -2.196 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.385      ; 2.620      ;
; -2.161 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.385      ; 2.585      ;
; -2.100 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.385      ; 2.524      ;
; -2.067 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.385      ; 2.491      ;
; -2.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.385      ; 2.490      ;
; -2.047 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.385      ; 2.471      ;
; -1.954 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.385      ; 2.378      ;
; -1.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.385      ; 2.352      ;
; -1.613 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.385      ; 2.037      ;
; 13.553 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ; ifclk                             ; ifclk       ; 20.833       ; 0.064      ; 7.304      ;
; 13.751 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 7.127      ;
; 13.754 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19                     ; ifclk                             ; ifclk       ; 20.833       ; 0.055      ; 7.094      ;
; 13.761 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ; ifclk                             ; ifclk       ; 20.833       ; 0.046      ; 7.078      ;
; 13.780 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18                     ; ifclk                             ; ifclk       ; 20.833       ; 0.054      ; 7.067      ;
; 13.790 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 7.088      ;
; 13.801 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2                      ; ifclk                             ; ifclk       ; 20.833       ; 0.060      ; 7.052      ;
; 13.871 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                             ; ifclk       ; 20.833       ; -0.009     ; 6.991      ;
; 13.873 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ; ifclk                             ; ifclk       ; 20.833       ; 0.064      ; 6.984      ;
; 13.883 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                             ; ifclk       ; 20.833       ; -0.009     ; 6.979      ;
; 13.917 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 6.961      ;
; 13.946 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 6.932      ;
; 13.958 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 6.920      ;
; 13.974 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 6.904      ;
; 13.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.083      ; 6.897      ;
; 13.986 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 6.892      ;
; 13.991 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.083      ; 6.885      ;
; 14.049 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.054      ; 6.798      ;
; 14.059 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 6.802      ;
; 14.062 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 6.816      ;
; 14.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.054      ; 6.781      ;
; 14.068 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                             ; ifclk       ; 20.833       ; -0.009     ; 6.794      ;
; 14.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19                     ; ifclk                             ; ifclk       ; 20.833       ; 0.055      ; 6.774      ;
; 14.076 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 6.785      ;
; 14.081 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ; ifclk                             ; ifclk       ; 20.833       ; 0.046      ; 6.758      ;
; 14.084 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.063      ; 6.772      ;
; 14.100 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18                     ; ifclk                             ; ifclk       ; 20.833       ; 0.054      ; 6.747      ;
; 14.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.063      ; 6.755      ;
; 14.107 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.078      ; 6.764      ;
; 14.121 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2                      ; ifclk                             ; ifclk       ; 20.833       ; 0.060      ; 6.732      ;
; 14.143 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 6.735      ;
; 14.146 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.078      ; 6.725      ;
; 14.157 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17                     ; ifclk                             ; ifclk       ; 20.833       ; 0.067      ; 6.703      ;
; 14.171 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 6.707      ;
; 14.172 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20                     ; ifclk                             ; ifclk       ; 20.833       ; 0.069      ; 6.690      ;
; 14.176 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.083      ; 6.700      ;
; 14.178 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30                     ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 6.686      ;
; 14.213 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                             ; ifclk       ; 20.833       ; -0.009     ; 6.649      ;
; 14.238 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.054      ; 6.609      ;
; 14.248 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 6.613      ;
; 14.273 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.063      ; 6.583      ;
; 14.273 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.078      ; 6.598      ;
; 14.282 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.083      ; 6.594      ;
; 14.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 6.590      ;
; 14.299 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.083      ; 6.577      ;
; 14.316 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 6.562      ;
; 14.321 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.083      ; 6.555      ;
; 14.323 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.069      ; 6.539      ;
; 14.324 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.081      ; 6.550      ;
; 14.334 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.060      ; 6.519      ;
; 14.335 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.069      ; 6.527      ;
; 14.336 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.081      ; 6.538      ;
; 14.346 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.060      ; 6.507      ;
; 14.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 6.492      ;
; 14.381 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 6.480      ;
; 14.382 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 6.479      ;
; 14.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.054      ; 6.464      ;
; 14.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 6.468      ;
; 14.394 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 6.467      ;
; 14.418 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.063      ; 6.438      ;
; 14.418 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.078      ; 6.453      ;
; 14.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.078      ; 6.450      ;
; 14.433 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.078      ; 6.438      ;
; 14.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.069      ; 6.405      ;
; 14.471 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.083      ; 6.405      ;
; 14.477 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17                     ; ifclk                             ; ifclk       ; 20.833       ; 0.067      ; 6.383      ;
; 14.491 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.060      ; 6.362      ;
; 14.492 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20                     ; ifclk                             ; ifclk       ; 20.833       ; 0.069      ; 6.370      ;
; 14.496 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.069      ; 6.366      ;
; 14.498 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30                     ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 6.366      ;
; 14.501 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.083      ; 6.375      ;
; 14.508 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 6.370      ;
; 14.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 6.347      ;
; 14.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.081      ; 6.354      ;
; 14.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.069      ; 6.342      ;
; 14.521 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.081      ; 6.353      ;
; 14.530 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.060      ; 6.323      ;
; 14.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4                      ; ifclk                             ; ifclk       ; 20.833       ; 0.060      ; 6.322      ;
; 14.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.060      ; 6.322      ;
; 14.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.083      ; 6.336      ;
; 14.547 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 6.331      ;
; 14.553 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.060      ; 6.300      ;
; 14.553 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 6.311      ;
; 14.553 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 6.308      ;
; 14.556 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.074      ; 6.311      ;
; 14.557 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ; ifclk                             ; ifclk       ; 20.833       ; 0.060      ; 6.296      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'reloj_ADS9223:inst2|EA[0]'                                                                                                                              ;
+---------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -13.784 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 15.345     ; 1.838      ;
; -13.776 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 15.345     ; 1.846      ;
; -13.764 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 15.315     ; 1.828      ;
; -13.761 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 15.314     ; 1.830      ;
; -13.633 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 15.345     ; 1.989      ;
; -13.625 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 15.300     ; 1.952      ;
; -13.422 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 15.343     ; 2.198      ;
; -13.286 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 15.153     ; 2.144      ;
; -13.284 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 15.345     ; 1.838      ;
; -13.280 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 15.145     ; 2.142      ;
; -13.276 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 15.345     ; 1.846      ;
; -13.264 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 15.315     ; 1.828      ;
; -13.261 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 15.314     ; 1.830      ;
; -13.133 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 15.345     ; 1.989      ;
; -13.125 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 15.300     ; 1.952      ;
; -12.922 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 15.343     ; 2.198      ;
; -12.786 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 15.153     ; 2.144      ;
; -12.780 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 15.145     ; 2.142      ;
; -10.679 ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.798     ; 1.119      ;
; -10.179 ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.798     ; 1.119      ;
; -10.124 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.798     ; 1.951      ;
; -9.737  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.332     ; 1.595      ;
; -9.731  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.332     ; 1.601      ;
; -9.624  ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.798     ; 1.951      ;
; -9.359  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.332     ; 1.973      ;
; -9.089  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.184     ; 1.595      ;
; -9.083  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.184     ; 1.601      ;
; -8.999  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.332     ; 2.333      ;
; -8.957  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.332     ; 2.375      ;
; -8.914  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.332     ; 2.418      ;
; -8.912  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.332     ; 2.420      ;
; -8.870  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.332     ; 2.462      ;
; -8.798  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.332     ; 2.534      ;
; -8.798  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.524     ; 2.726      ;
; -8.711  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.184     ; 1.973      ;
; -8.692  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.479     ; 2.787      ;
; -8.677  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.362     ; 2.685      ;
; -8.677  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.524     ; 2.847      ;
; -8.663  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.289     ; 2.626      ;
; -8.648  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.334     ; 2.686      ;
; -8.642  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.493     ; 2.851      ;
; -8.639  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.532     ; 2.893      ;
; -8.639  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.363     ; 2.724      ;
; -8.613  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.303     ; 2.690      ;
; -8.562  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.494     ; 2.932      ;
; -8.547  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.522     ; 2.975      ;
; -8.545  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.377     ; 2.832      ;
; -8.540  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.287     ; 2.747      ;
; -8.533  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.304     ; 2.771      ;
; -8.525  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.332     ; 2.807      ;
; -8.524  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.333     ; 2.809      ;
; -8.510  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.346     ; 2.836      ;
; -8.490  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.301     ; 2.811      ;
; -8.478  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.362     ; 2.884      ;
; -8.478  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.524     ; 3.046      ;
; -8.449  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.334     ; 2.885      ;
; -8.440  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.532     ; 3.092      ;
; -8.440  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.363     ; 2.923      ;
; -8.430  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.347     ; 2.917      ;
; -8.410  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.302     ; 2.892      ;
; -8.395  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.330     ; 2.935      ;
; -8.351  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.332     ; 2.981      ;
; -8.351  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.184     ; 2.333      ;
; -8.346  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.377     ; 3.031      ;
; -8.326  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.332     ; 3.006      ;
; -8.309  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.184     ; 2.375      ;
; -8.266  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.184     ; 2.418      ;
; -8.264  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.184     ; 2.420      ;
; -8.222  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.184     ; 2.462      ;
; -8.150  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.184     ; 2.534      ;
; -8.150  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.376     ; 2.726      ;
; -8.044  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.331     ; 2.787      ;
; -8.037  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.162     ; 3.125      ;
; -8.037  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.324     ; 3.287      ;
; -8.029  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.214     ; 2.685      ;
; -8.029  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.376     ; 2.847      ;
; -8.015  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.141     ; 2.626      ;
; -8.008  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.134     ; 3.126      ;
; -8.000  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.186     ; 2.686      ;
; -7.999  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.163     ; 3.164      ;
; -7.994  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.345     ; 2.851      ;
; -7.991  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.384     ; 2.893      ;
; -7.991  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.215     ; 2.724      ;
; -7.972  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 9.567      ; 1.595      ;
; -7.966  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 9.567      ; 1.601      ;
; -7.965  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.155     ; 2.690      ;
; -7.914  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.346     ; 2.932      ;
; -7.905  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.177     ; 3.272      ;
; -7.899  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.374     ; 2.975      ;
; -7.897  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.229     ; 2.832      ;
; -7.892  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.139     ; 2.747      ;
; -7.885  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.132     ; 3.247      ;
; -7.885  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.156     ; 2.771      ;
; -7.877  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.184     ; 2.807      ;
; -7.876  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.185     ; 2.809      ;
; -7.862  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.198     ; 2.836      ;
; -7.842  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.153     ; 2.811      ;
; -7.830  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.214     ; 2.884      ;
; -7.830  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.376     ; 3.046      ;
; -7.801  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 11.186     ; 2.885      ;
+---------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'reloj_ADS9223:inst2|clkSig'                                                                                                                             ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -2.452 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 4.013      ; 1.838      ;
; -2.444 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 4.013      ; 1.846      ;
; -2.432 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 3.983      ; 1.828      ;
; -2.429 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 3.982      ; 1.830      ;
; -2.301 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 4.013      ; 1.989      ;
; -2.293 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 3.968      ; 1.952      ;
; -2.090 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 4.011      ; 2.198      ;
; -1.954 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 3.821      ; 2.144      ;
; -1.952 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 4.013      ; 1.838      ;
; -1.948 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 3.813      ; 2.142      ;
; -1.944 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 4.013      ; 1.846      ;
; -1.932 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 3.983      ; 1.828      ;
; -1.929 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 3.982      ; 1.830      ;
; -1.801 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 4.013      ; 1.989      ;
; -1.793 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 3.968      ; 1.952      ;
; -1.590 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 4.011      ; 2.198      ;
; -1.454 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 3.821      ; 2.144      ;
; -1.448 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 3.813      ; 2.142      ;
; 1.595  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 1.595      ;
; 1.601  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 1.601      ;
; 1.973  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 1.973      ;
; 2.243  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.148     ; 1.595      ;
; 2.249  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.148     ; 1.601      ;
; 2.333  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 2.333      ;
; 2.375  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 2.375      ;
; 2.418  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 2.418      ;
; 2.420  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 2.420      ;
; 2.462  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 2.462      ;
; 2.534  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 2.534      ;
; 2.534  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.192      ; 2.726      ;
; 2.621  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.148     ; 1.973      ;
; 2.640  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.147      ; 2.787      ;
; 2.655  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.030      ; 2.685      ;
; 2.655  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.192      ; 2.847      ;
; 2.669  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.043     ; 2.626      ;
; 2.684  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.002      ; 2.686      ;
; 2.690  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.161      ; 2.851      ;
; 2.693  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.200      ; 2.893      ;
; 2.693  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.031      ; 2.724      ;
; 2.719  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.029     ; 2.690      ;
; 2.770  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.162      ; 2.932      ;
; 2.785  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.190      ; 2.975      ;
; 2.787  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.045      ; 2.832      ;
; 2.792  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.045     ; 2.747      ;
; 2.799  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.028     ; 2.771      ;
; 2.807  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 2.807      ;
; 2.808  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.001      ; 2.809      ;
; 2.822  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.014      ; 2.836      ;
; 2.842  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.031     ; 2.811      ;
; 2.854  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.030      ; 2.884      ;
; 2.854  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.192      ; 3.046      ;
; 2.883  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.002      ; 2.885      ;
; 2.892  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.200      ; 3.092      ;
; 2.892  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.031      ; 2.923      ;
; 2.902  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.015      ; 2.917      ;
; 2.922  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.030     ; 2.892      ;
; 2.937  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.002     ; 2.935      ;
; 2.981  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 2.981      ;
; 2.981  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.148     ; 2.333      ;
; 2.986  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.045      ; 3.031      ;
; 3.006  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 3.006      ;
; 3.023  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.148     ; 2.375      ;
; 3.066  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.148     ; 2.418      ;
; 3.068  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.148     ; 2.420      ;
; 3.110  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.148     ; 2.462      ;
; 3.182  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.148     ; 2.534      ;
; 3.182  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 0.044      ; 2.726      ;
; 3.288  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.001     ; 2.787      ;
; 3.295  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.170     ; 3.125      ;
; 3.295  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.008     ; 3.287      ;
; 3.303  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.118     ; 2.685      ;
; 3.303  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 0.044      ; 2.847      ;
; 3.317  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.191     ; 2.626      ;
; 3.324  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.198     ; 3.126      ;
; 3.332  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.146     ; 2.686      ;
; 3.333  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.169     ; 3.164      ;
; 3.338  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 0.013      ; 2.851      ;
; 3.341  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 0.052      ; 2.893      ;
; 3.341  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.117     ; 2.724      ;
; 3.360  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -1.765     ; 1.595      ;
; 3.366  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -1.765     ; 1.601      ;
; 3.367  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.177     ; 2.690      ;
; 3.418  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 0.014      ; 2.932      ;
; 3.427  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.155     ; 3.272      ;
; 3.433  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 0.042      ; 2.975      ;
; 3.435  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.103     ; 2.832      ;
; 3.440  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.193     ; 2.747      ;
; 3.447  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.200     ; 3.247      ;
; 3.447  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.176     ; 2.771      ;
; 3.455  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.148     ; 2.807      ;
; 3.456  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.147     ; 2.809      ;
; 3.470  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.134     ; 2.836      ;
; 3.490  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.179     ; 2.811      ;
; 3.502  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.118     ; 2.884      ;
; 3.502  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 0.044      ; 3.046      ;
; 3.531  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.146     ; 2.885      ;
; 3.540  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 0.052      ; 3.092      ;
; 3.540  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.117     ; 2.923      ;
; 3.550  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.133     ; 2.917      ;
; 3.570  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.178     ; 2.892      ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst4|altpll_component|pll|clk[0]'                                                                                                                        ;
+-------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                   ; Launch Clock               ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+
; 0.101 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.731      ;
; 0.101 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.731      ;
; 2.443 ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.796      ;
; 2.443 ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.796      ;
; 6.278 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.901     ; 2.663      ;
; 6.426 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -4.049     ; 2.663      ;
; 6.579 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.754     ; 3.111      ;
; 6.622 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.946     ; 2.962      ;
; 6.722 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.916     ; 3.092      ;
; 6.727 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.902     ; 3.111      ;
; 6.770 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -4.094     ; 2.962      ;
; 6.850 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.746     ; 3.390      ;
; 6.870 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -4.064     ; 3.092      ;
; 6.901 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.946     ; 3.241      ;
; 6.907 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.915     ; 3.278      ;
; 6.998 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.894     ; 3.390      ;
; 7.049 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -4.094     ; 3.241      ;
; 7.055 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -4.063     ; 3.278      ;
; 7.115 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.946     ; 3.455      ;
; 7.263 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -4.094     ; 3.455      ;
; 7.536 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.944     ; 3.878      ;
; 7.684 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -4.092     ; 3.878      ;
; 8.043 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -5.666     ; 2.663      ;
; 8.344 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -5.519     ; 3.111      ;
; 8.387 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -5.711     ; 2.962      ;
; 8.487 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -5.681     ; 3.092      ;
; 8.615 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -5.511     ; 3.390      ;
; 8.666 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -5.711     ; 3.241      ;
; 8.672 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -5.680     ; 3.278      ;
; 8.880 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -5.711     ; 3.455      ;
; 9.301 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -5.709     ; 3.878      ;
+-------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Retrasar_entrada:inst3|q5_Entrada'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.622 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.908      ;
; 0.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.916      ;
; 0.632 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.918      ;
; 0.635 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.921      ;
; 0.640 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.926      ;
; 0.641 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.927      ;
; 0.774 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.060      ;
; 0.782 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.068      ;
; 0.788 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.074      ;
; 0.799 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.085      ;
; 0.810 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.096      ;
; 0.813 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.099      ;
; 0.860 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 1.147      ;
; 0.863 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.149      ;
; 0.866 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 1.153      ;
; 0.888 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.174      ;
; 0.899 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.185      ;
; 0.900 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.186      ;
; 0.973 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.259      ;
; 0.974 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.260      ;
; 0.977 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.263      ;
; 0.982 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.268      ;
; 0.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.273      ;
; 0.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.273      ;
; 0.991 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.277      ;
; 1.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.288      ;
; 1.007 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.293      ;
; 1.009 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.295      ;
; 1.012 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.298      ;
; 1.028 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.314      ;
; 1.033 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.319      ;
; 1.038 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.324      ;
; 1.040 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.326      ;
; 1.049 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.335      ;
; 1.051 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.337      ;
; 1.108 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg0 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.113      ; 1.471      ;
; 1.156 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.442      ;
; 1.158 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.444      ;
; 1.159 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 1.446      ;
; 1.199 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 1.486      ;
; 1.202 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.488      ;
; 1.231 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.004     ; 1.513      ;
; 1.242 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.005     ; 1.523      ;
; 1.242 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.005     ; 1.523      ;
; 1.268 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.554      ;
; 1.272 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.558      ;
; 1.286 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.572      ;
; 1.288 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.574      ;
; 1.296 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 1.583      ;
; 1.301 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.587      ;
; 1.303 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.589      ;
; 1.307 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.593      ;
; 1.318 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.002      ; 1.606      ;
; 1.326 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.001     ; 1.611      ;
; 1.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.628      ;
; 1.345 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.001     ; 1.630      ;
; 1.362 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.648      ;
; 1.394 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.680      ;
; 1.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.682      ;
; 1.406 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg2 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.113      ; 1.769      ;
; 1.411 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg6 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.113      ; 1.774      ;
; 1.419 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 1.706      ;
; 1.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg7 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.113      ; 1.784      ;
; 1.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.712      ;
; 1.430 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.716      ;
; 1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.122      ; 1.829      ;
; 1.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.385     ; 1.363      ;
; 1.463 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.749      ;
; 1.466 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.752      ;
; 1.475 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 1.762      ;
; 1.479 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_address_reg0 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.099      ; 1.828      ;
; 1.495 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.003     ; 1.778      ;
; 1.507 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.793      ;
; 1.513 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.002      ; 1.801      ;
; 1.521 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.807      ;
; 1.530 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.002      ; 1.818      ;
; 1.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.004      ; 1.821      ;
; 1.546 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.832      ;
; 1.552 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg0  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.120      ; 1.922      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.534 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.385      ; 1.205      ;
; 0.615 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.901      ;
; 0.622 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.908      ;
; 0.624 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.910      ;
; 0.628 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.914      ;
; 0.770 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.056      ;
; 0.857 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.143      ;
; 0.862 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.148      ;
; 0.862 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.148      ;
; 0.876 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.385      ; 1.547      ;
; 0.914 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.200      ;
; 0.933 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.385      ; 1.604      ;
; 0.938 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.224      ;
; 0.943 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.228      ;
; 0.946 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.232      ;
; 0.969 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.255      ;
; 0.994 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.280      ;
; 1.014 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.300      ;
; 1.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.301      ;
; 1.028 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.314      ;
; 1.032 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.318      ;
; 1.032 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.318      ;
; 1.038 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.324      ;
; 1.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.369      ;
; 1.129 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.414      ;
; 1.131 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.417      ;
; 1.136 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.422      ;
; 1.139 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg6   ; ifclk                             ; ifclk       ; 0.000        ; 0.075      ; 1.464      ;
; 1.147 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.433      ;
; 1.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ; ifclk                             ; ifclk       ; 0.000        ; 0.077      ; 1.479      ;
; 1.186 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ; ifclk                             ; ifclk       ; 0.000        ; 0.077      ; 1.513      ;
; 1.188 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.474      ;
; 1.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.481      ;
; 1.205 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.491      ;
; 1.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.515      ;
; 1.248 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.534      ;
; 1.260 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.546      ;
; 1.262 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.548      ;
; 1.262 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.548      ;
; 1.270 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.556      ;
; 1.276 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.562      ;
; 1.277 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.563      ;
; 1.311 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.385      ; 1.982      ;
; 1.314 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.600      ;
; 1.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.624      ;
; 1.367 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.653      ;
; 1.394 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.010     ; 1.670      ;
; 1.395 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.385      ; 2.066      ;
; 1.400 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.686      ;
; 1.400 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.385      ; 2.071      ;
; 1.427 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.010     ; 1.703      ;
; 1.439 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.725      ;
; 1.453 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.739      ;
; 1.454 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.740      ;
; 1.471 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.757      ;
; 1.471 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.385      ; 2.142      ;
; 1.496 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ; ifclk                             ; ifclk       ; 0.000        ; 0.079      ; 1.825      ;
; 1.501 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.787      ;
; 1.518 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ; ifclk                             ; ifclk       ; 0.000        ; 0.079      ; 1.847      ;
; 1.523 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg4   ; ifclk                             ; ifclk       ; 0.000        ; 0.072      ; 1.845      ;
; 1.526 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.812      ;
; 1.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg5   ; ifclk                             ; ifclk       ; 0.000        ; 0.072      ; 1.862      ;
; 1.543 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.829      ;
; 1.547 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg4  ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.875      ;
; 1.547 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg4   ; ifclk                             ; ifclk       ; 0.000        ; 0.075      ; 1.872      ;
; 1.552 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.385      ; 2.223      ;
; 1.557 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg4   ; ifclk                             ; ifclk       ; 0.000        ; 0.076      ; 1.883      ;
; 1.567 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg6  ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.895      ;
; 1.574 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.385      ; 2.245      ;
; 1.584 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg6   ; ifclk                             ; ifclk       ; 0.000        ; 0.076      ; 1.910      ;
; 1.584 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.870      ;
; 1.608 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|out_address_reg_a[0]               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.894      ;
; 1.617 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.903      ;
; 1.627 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.913      ;
; 1.643 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.929      ;
; 1.650 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.385      ; 2.321      ;
; 1.657 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ; ifclk                             ; ifclk       ; 0.000        ; 0.077      ; 1.984      ;
; 1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.956      ;
; 1.680 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ; ifclk                             ; ifclk       ; 0.000        ; 0.077      ; 2.007      ;
; 1.689 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; -0.009     ; 1.966      ;
; 1.689 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.975      ;
; 1.702 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.385      ; 2.373      ;
; 1.711 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.997      ;
; 1.728 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 2.014      ;
; 1.733 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 2.019      ;
; 1.754 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 2.040      ;
; 1.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg0   ; ifclk                             ; ifclk       ; 0.000        ; 0.075      ; 2.088      ;
; 1.768 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.385      ; 2.439      ;
; 1.775 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.385      ; 2.446      ;
; 1.796 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ; ifclk                             ; ifclk       ; 0.000        ; 0.077      ; 2.123      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.615 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.903      ;
; 0.620 ; Retrasar_entrada:inst3|q4_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.906      ;
; 1.315 ; reloj_ADS9223:inst2|EA[0]         ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 1.945      ;
; 1.315 ; reloj_ADS9223:inst2|EA[0]         ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 1.945      ;
; 1.469 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 1.767      ;
; 1.980 ; reloj_ADS9223:inst2|clkSig        ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.333      ;
; 1.980 ; reloj_ADS9223:inst2|clkSig        ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.333      ;
; 5.815 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.901     ; 2.200      ;
; 5.963 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -4.049     ; 2.200      ;
; 6.116 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.754     ; 2.648      ;
; 6.159 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.946     ; 2.499      ;
; 6.259 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.916     ; 2.629      ;
; 6.264 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.902     ; 2.648      ;
; 6.307 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -4.094     ; 2.499      ;
; 6.387 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.746     ; 2.927      ;
; 6.407 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -4.064     ; 2.629      ;
; 6.438 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.946     ; 2.778      ;
; 6.444 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.915     ; 2.815      ;
; 6.535 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.894     ; 2.927      ;
; 6.586 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -4.094     ; 2.778      ;
; 6.592 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -4.063     ; 2.815      ;
; 6.652 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.946     ; 2.992      ;
; 6.800 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -4.094     ; 2.992      ;
; 7.073 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.944     ; 3.415      ;
; 7.221 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -4.092     ; 3.415      ;
; 7.580 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -5.666     ; 2.200      ;
; 7.881 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -5.519     ; 2.648      ;
; 7.924 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -5.711     ; 2.499      ;
; 8.024 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -5.681     ; 2.629      ;
; 8.152 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -5.511     ; 2.927      ;
; 8.203 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -5.711     ; 2.778      ;
; 8.209 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -5.680     ; 2.815      ;
; 8.417 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -5.711     ; 2.992      ;
; 8.838 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -5.709     ; 3.415      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.830 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; -0.009     ; 2.616      ;
; 8.472 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.472 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.472 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.472 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.472 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.472 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.472 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.633      ;
; 8.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.633      ;
; 8.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.633      ;
; 8.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.633      ;
; 8.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.633      ;
; 8.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.633      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.633      ;
; 11.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.633      ;
; 11.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.633      ;
; 11.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.633      ;
; 11.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.633      ;
; 11.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.633      ;
; 12.113 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.113 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.113 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.113 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.113 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.113 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.113 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.755 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; -0.009     ; 2.616      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'reloj_ADS9223:inst2|EA[0]'                                                                         ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------+
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[0]|datad          ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[0]|datad          ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[1]|datac          ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[1]|datac          ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[2]|datac          ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[2]|datac          ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[3]|datac          ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[3]|datac          ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[4]|datac          ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[4]|datac          ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[5]|datac          ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[5]|datac          ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[6]|datad          ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[6]|datad          ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[7]|datac          ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[7]|datac          ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[8]|datac          ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[8]|datac          ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1clkctrl|inclk[0] ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1clkctrl|inclk[0] ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1clkctrl|outclk   ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1clkctrl|outclk   ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1|combout         ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1|combout         ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[0]  ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[0]  ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[1]  ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[1]  ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[2]  ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[2]  ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[3]  ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[3]  ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[4]  ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[4]  ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[5]  ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[5]  ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[6]  ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[6]  ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[7]  ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[7]  ;
; -9.067 ; -9.067       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[8]  ;
; -9.067 ; -9.067       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[8]  ;
; -8.666 ; -8.666       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|LessThan0~5|combout      ;
; -8.666 ; -8.666       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|LessThan0~5|combout      ;
; -8.666 ; -8.666       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datab           ;
; -8.666 ; -8.666       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datab           ;
; -8.539 ; -8.539       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|Add0~8|combout           ;
; -8.539 ; -8.539       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|Add0~8|combout           ;
; -8.539 ; -8.539       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datad           ;
; -8.539 ; -8.539       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datad           ;
; -6.834 ; -6.834       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig|datac             ;
; -6.834 ; -6.834       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig|datac             ;
; -6.834 ; -6.834       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig~1|combout         ;
; -6.834 ; -6.834       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig~1|combout         ;
; -6.834 ; -6.834       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|clkSig     ;
; -6.834 ; -6.834       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|clkSig     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|EA[0]|regout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|EA[0]|regout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|clkSig|datac             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|clkSig|datac             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|clkSig~1|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|clkSig~1|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig~1|datad           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig~1|datad           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|cuenta[0]~1|datad        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|cuenta[0]~1|datad        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|cuenta[1]~2|datac        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|cuenta[1]~2|datac        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[0]|datad          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[0]|datad          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[1]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[1]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[2]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[2]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[3]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[3]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[4]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[4]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[5]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[5]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[6]|datad          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[6]|datad          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[7]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[7]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[8]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[8]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datac           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datac           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|clkSig     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|clkSig     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|valClk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|valClk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|valClk[1]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|valClk[1]  ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Retrasar_entrada:inst3|q5_Entrada'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'reloj_ADS9223:inst2|clkSig'                                                                        ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Rise       ; inst2|clkSig|combout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Rise       ; inst2|clkSig|combout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[0]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[0]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[3]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[3]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[5]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[5]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[6]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[6]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[7]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[7]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[8]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[8]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Rise       ; inst2|valClk~1|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Rise       ; inst2|valClk~1|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[8]  ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; reloj_ADS9223:inst2|EA[0]                     ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; reloj_ADS9223:inst2|EA[0]                     ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst2|EA[0]|clk                               ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst4|altpll_component|_clk0~clkctrl|inclk[0] ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst4|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst2|EA[0]|clk                               ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst4|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst4|altpll_component|_clk0~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q5_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q5_Entrada             ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q5_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q5_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; Retrasar_entrada:inst3|q5_Entrada ; 5.900  ; 5.900  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[0]  ; Retrasar_entrada:inst3|q5_Entrada ; 5.029  ; 5.029  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[1]  ; Retrasar_entrada:inst3|q5_Entrada ; 5.084  ; 5.084  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[2]  ; Retrasar_entrada:inst3|q5_Entrada ; 5.272  ; 5.272  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[3]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.618  ; 4.618  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[4]  ; Retrasar_entrada:inst3|q5_Entrada ; 5.315  ; 5.315  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[5]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.923  ; 4.923  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[6]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.841  ; 4.841  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[7]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.957  ; 4.957  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[8]  ; Retrasar_entrada:inst3|q5_Entrada ; 5.191  ; 5.191  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[9]  ; Retrasar_entrada:inst3|q5_Entrada ; 5.020  ; 5.020  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[10] ; Retrasar_entrada:inst3|q5_Entrada ; 5.010  ; 5.010  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[11] ; Retrasar_entrada:inst3|q5_Entrada ; 5.900  ; 5.900  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; ren          ; ifclk                             ; 10.457 ; 10.457 ; Rise       ; ifclk                             ;
; IO_E13       ; ifclk                             ; 8.551  ; 8.551  ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; IO_E13       ; ifclk                             ; 8.088  ; 8.088  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; 8.529  ; 8.529  ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; 5.507  ; 5.507  ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|clkSig        ; 6.399  ; 6.399  ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; Retrasar_entrada:inst3|q5_Entrada ; -4.099 ; -4.099 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[0]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.735 ; -4.735 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[1]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.780 ; -4.780 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[2]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.647 ; -4.647 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[3]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.315 ; -4.315 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[4]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.681 ; -4.681 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[5]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.545 ; -4.545 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[6]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.549 ; -4.549 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[7]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.592 ; -4.592 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[8]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.207 ; -4.207 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[9]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.099 ; -4.099 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[10] ; Retrasar_entrada:inst3|q5_Entrada ; -4.336 ; -4.336 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[11] ; Retrasar_entrada:inst3|q5_Entrada ; -4.897 ; -4.897 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; ren          ; ifclk                             ; -5.812 ; -5.812 ; Rise       ; ifclk                             ;
; IO_E13       ; ifclk                             ; -7.197 ; -7.197 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; IO_E13       ; ifclk                             ; -7.840 ; -7.840 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; -5.235 ; -5.235 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; 5.949  ; 5.949  ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|clkSig        ; -5.383 ; -5.383 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; IO_G16    ; Retrasar_entrada:inst3|q5_Entrada ; 10.092 ; 10.092 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ; 5.749  ;        ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ;        ; 5.749  ; Fall       ; Retrasar_entrada:inst3|q5_Entrada ;
; fd[*]     ; ifclk                             ; 12.443 ; 12.443 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                             ; 10.951 ; 10.951 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                             ; 11.588 ; 11.588 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                             ; 11.449 ; 11.449 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                             ; 12.443 ; 12.443 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                             ; 11.033 ; 11.033 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                             ; 10.567 ; 10.567 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                             ; 10.210 ; 10.210 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                             ; 11.949 ; 11.949 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                             ; 11.198 ; 11.198 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                             ; 10.863 ; 10.863 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                             ; 10.983 ; 10.983 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                             ; 11.859 ; 11.859 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                             ; 12.191 ; 12.191 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                             ; 12.037 ; 12.037 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                             ; 10.072 ; 10.072 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                             ; 12.198 ; 12.198 ; Rise       ; ifclk                             ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 20.774 ; 20.774 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 24.853 ; 24.853 ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 9.435  ; 9.435  ; Rise       ; reloj_ADS9223:inst2|clkSig        ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 13.521 ; 13.521 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; IO_G16    ; Retrasar_entrada:inst3|q5_Entrada ; 9.880  ; 9.880  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ; 5.749  ;        ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ;        ; 5.749  ; Fall       ; Retrasar_entrada:inst3|q5_Entrada ;
; fd[*]     ; ifclk                             ; 8.636  ; 8.636  ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                             ; 9.152  ; 9.152  ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                             ; 9.502  ; 9.502  ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                             ; 9.572  ; 9.572  ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                             ; 10.561 ; 10.561 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                             ; 9.218  ; 9.218  ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                             ; 9.502  ; 9.502  ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                             ; 9.417  ; 9.417  ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                             ; 8.770  ; 8.770  ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                             ; 10.042 ; 10.042 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                             ; 10.048 ; 10.048 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                             ; 10.047 ; 10.047 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                             ; 10.018 ; 10.018 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                             ; 9.792  ; 9.792  ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                             ; 10.081 ; 10.081 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                             ; 8.636  ; 8.636  ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                             ; 9.980  ; 9.980  ; Rise       ; ifclk                             ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 7.994  ; 8.135  ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 8.135  ; 7.994  ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 7.765  ; 7.846  ; Rise       ; reloj_ADS9223:inst2|clkSig        ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 7.846  ; 7.765  ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IO_E13     ; IO_C15      ; 14.660 ; 14.660 ; 14.660 ; 14.660 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IO_E13     ; IO_C15      ; 14.660 ; 14.660 ; 14.660 ; 14.660 ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst4|altpll_component|pll|clk[0] ; -8.121 ; -8.121        ;
; inst4|altpll_component|pll|clk[1] ; -7.961 ; -7.961        ;
; reloj_ADS9223:inst2|EA[0]         ; -5.012 ; -43.383       ;
; reloj_ADS9223:inst2|clkSig        ; -4.611 ; -39.774       ;
; Retrasar_entrada:inst3|q5_Entrada ; -1.514 ; -583.002      ;
; ifclk                             ; -0.885 ; -1.687        ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; reloj_ADS9223:inst2|EA[0]         ; -5.441 ; -52.007       ;
; reloj_ADS9223:inst2|clkSig        ; -1.424 ; -12.060       ;
; ifclk                             ; 0.129  ; 0.000         ;
; Retrasar_entrada:inst3|q5_Entrada ; 0.215  ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 0.238  ; 0.000         ;
; inst4|altpll_component|pll|clk[0] ; 0.375  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 9.269 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 10.996 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; reloj_ADS9223:inst2|EA[0]         ; -2.860 ; -153.764      ;
; Retrasar_entrada:inst3|q5_Entrada ; -1.880 ; -1858.800     ;
; reloj_ADS9223:inst2|clkSig        ; 0.500  ; 0.000         ;
; inst4|altpll_component|pll|clk[0] ; 3.999  ; 0.000         ;
; ifclk                             ; 8.036  ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 8.999  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst4|altpll_component|pll|clk[0]'                                                                                                                        ;
+--------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                   ; Launch Clock               ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+
; -8.121 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -6.324     ; 1.830      ;
; -8.088 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -6.292     ; 1.829      ;
; -8.069 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -6.322     ; 1.780      ;
; -8.065 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -6.247     ; 1.851      ;
; -8.055 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -6.304     ; 1.784      ;
; -8.032 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -6.304     ; 1.761      ;
; -7.935 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -6.237     ; 1.731      ;
; -7.716 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -6.325     ; 1.424      ;
; -7.385 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -6.324     ; 1.094      ;
; -5.807 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -0.301     ; 5.680      ;
; -5.807 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -0.301     ; 5.680      ;
; -4.203 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.406     ; 1.830      ;
; -4.170 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.374     ; 1.829      ;
; -4.151 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.404     ; 1.780      ;
; -4.147 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.329     ; 1.851      ;
; -4.137 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.386     ; 1.784      ;
; -4.114 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.386     ; 1.761      ;
; -4.104 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.307     ; 1.830      ;
; -4.071 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.275     ; 1.829      ;
; -4.052 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.305     ; 1.780      ;
; -4.048 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.230     ; 1.851      ;
; -4.038 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.287     ; 1.784      ;
; -4.017 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.319     ; 1.731      ;
; -4.015 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.287     ; 1.761      ;
; -3.918 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.220     ; 1.731      ;
; -3.798 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.407     ; 1.424      ;
; -3.699 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.308     ; 1.424      ;
; -3.467 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.406     ; 1.094      ;
; -3.368 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.307     ; 1.094      ;
; -1.688 ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -0.301     ; 1.420      ;
; -1.688 ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -0.301     ; 1.420      ;
+--------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -7.961 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -6.325     ; 1.669      ;
; -7.928 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -6.293     ; 1.668      ;
; -7.909 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -6.323     ; 1.619      ;
; -7.905 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -6.248     ; 1.690      ;
; -7.895 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -6.305     ; 1.623      ;
; -7.872 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -6.305     ; 1.600      ;
; -7.775 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -6.238     ; 1.570      ;
; -7.556 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -6.326     ; 1.263      ;
; -7.225 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -6.325     ; 0.933      ;
; -5.647 ; reloj_ADS9223:inst2|EA[0]         ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.302     ; 5.519      ;
; -5.647 ; reloj_ADS9223:inst2|EA[0]         ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.302     ; 5.519      ;
; -4.043 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.407     ; 1.669      ;
; -4.010 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.375     ; 1.668      ;
; -3.991 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.405     ; 1.619      ;
; -3.987 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.330     ; 1.690      ;
; -3.977 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.387     ; 1.623      ;
; -3.954 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.387     ; 1.600      ;
; -3.944 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.308     ; 1.669      ;
; -3.911 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.276     ; 1.668      ;
; -3.892 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.306     ; 1.619      ;
; -3.888 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.231     ; 1.690      ;
; -3.878 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.288     ; 1.623      ;
; -3.857 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.320     ; 1.570      ;
; -3.855 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.288     ; 1.600      ;
; -3.758 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.221     ; 1.570      ;
; -3.638 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.408     ; 1.263      ;
; -3.539 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.309     ; 1.263      ;
; -3.307 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.407     ; 0.933      ;
; -3.208 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.308     ; 0.933      ;
; -1.528 ; reloj_ADS9223:inst2|clkSig        ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.302     ; 1.259      ;
; -1.528 ; reloj_ADS9223:inst2|clkSig        ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.302     ; 1.259      ;
; 19.321 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.012      ; 0.722      ;
; 19.638 ; Retrasar_entrada:inst3|q4_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.393      ;
; 19.640 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.391      ;
; 19.641 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.390      ;
; 19.641 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.390      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'reloj_ADS9223:inst2|EA[0]'                                                                                                                            ;
+--------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -5.012 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -4.005     ; 1.161      ;
; -4.979 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.973     ; 1.160      ;
; -4.960 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -4.003     ; 1.111      ;
; -4.956 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.928     ; 1.182      ;
; -4.946 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.918     ; 1.134      ;
; -4.946 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.985     ; 1.115      ;
; -4.942 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.950     ; 0.988      ;
; -4.923 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.985     ; 1.092      ;
; -4.913 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.886     ; 1.133      ;
; -4.894 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.916     ; 1.084      ;
; -4.890 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.841     ; 1.155      ;
; -4.890 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.948     ; 0.938      ;
; -4.886 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.873     ; 1.009      ;
; -4.880 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.898     ; 1.088      ;
; -4.875 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.938     ; 1.047      ;
; -4.873 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.920     ; 1.055      ;
; -4.863 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.831     ; 1.138      ;
; -4.857 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.898     ; 1.065      ;
; -4.851 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.917     ; 1.026      ;
; -4.845 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.938     ; 1.016      ;
; -4.842 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.906     ; 1.046      ;
; -4.826 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.918     ; 1.062      ;
; -4.823 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.936     ; 0.997      ;
; -4.819 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.861     ; 1.068      ;
; -4.818 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.885     ; 1.025      ;
; -4.817 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.843     ; 1.076      ;
; -4.812 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.906     ; 1.015      ;
; -4.809 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.918     ; 1.001      ;
; -4.806 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.918     ; 0.884      ;
; -4.799 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.915     ; 0.976      ;
; -4.795 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.840     ; 1.047      ;
; -4.793 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.936     ; 0.966      ;
; -4.789 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.861     ; 1.037      ;
; -4.785 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.897     ; 0.980      ;
; -4.768 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.830     ; 1.030      ;
; -4.762 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.897     ; 0.957      ;
; -4.731 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.919     ; 0.918      ;
; -4.718 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.918     ; 0.902      ;
; -4.701 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.841     ; 0.951      ;
; -4.683 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.918     ; 0.875      ;
; -4.674 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.918     ; 0.865      ;
; -4.652 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.918     ; 0.825      ;
; -4.536 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.918     ; 0.710      ;
; -4.400 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.918     ; 0.588      ;
; -4.338 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.918     ; 0.565      ;
; -3.954 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.447     ; 1.161      ;
; -3.921 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.415     ; 1.160      ;
; -3.902 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.445     ; 1.111      ;
; -3.898 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.370     ; 1.182      ;
; -3.888 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.360     ; 1.134      ;
; -3.888 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.427     ; 1.115      ;
; -3.884 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.392     ; 0.988      ;
; -3.865 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.427     ; 1.092      ;
; -3.855 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.328     ; 1.133      ;
; -3.836 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.358     ; 1.084      ;
; -3.832 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.283     ; 1.155      ;
; -3.832 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.390     ; 0.938      ;
; -3.828 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.315     ; 1.009      ;
; -3.822 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.340     ; 1.088      ;
; -3.817 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.380     ; 1.047      ;
; -3.815 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.362     ; 1.055      ;
; -3.805 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.273     ; 1.138      ;
; -3.799 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.340     ; 1.065      ;
; -3.793 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.359     ; 1.026      ;
; -3.787 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.380     ; 1.016      ;
; -3.784 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.348     ; 1.046      ;
; -3.768 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.360     ; 1.062      ;
; -3.765 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.378     ; 0.997      ;
; -3.761 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.303     ; 1.068      ;
; -3.760 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.327     ; 1.025      ;
; -3.759 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.285     ; 1.076      ;
; -3.754 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.348     ; 1.015      ;
; -3.751 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.360     ; 1.001      ;
; -3.748 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.360     ; 0.884      ;
; -3.741 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.357     ; 0.976      ;
; -3.737 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.282     ; 1.047      ;
; -3.735 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.378     ; 0.966      ;
; -3.731 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.303     ; 1.037      ;
; -3.727 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.339     ; 0.980      ;
; -3.710 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.272     ; 1.030      ;
; -3.704 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.339     ; 0.957      ;
; -3.673 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.361     ; 0.918      ;
; -3.660 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.360     ; 0.902      ;
; -3.643 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.283     ; 0.951      ;
; -3.625 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.360     ; 0.875      ;
; -3.616 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.360     ; 0.865      ;
; -3.594 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.360     ; 0.825      ;
; -3.478 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.360     ; 0.710      ;
; -3.342 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.360     ; 0.588      ;
; -3.280 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.360     ; 0.565      ;
; -0.995 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.012      ; 1.161      ;
; -0.962 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.044      ; 1.160      ;
; -0.943 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.014      ; 1.111      ;
; -0.939 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.089      ; 1.182      ;
; -0.929 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.099      ; 1.134      ;
; -0.929 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.032      ; 1.115      ;
; -0.925 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.067      ; 0.988      ;
; -0.906 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.032      ; 1.092      ;
; -0.896 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.131      ; 1.133      ;
; -0.877 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.101      ; 1.084      ;
+--------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'reloj_ADS9223:inst2|clkSig'                                                                                                                            ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -4.611 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.104     ; 1.161      ;
; -4.578 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.072     ; 1.160      ;
; -4.559 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.102     ; 1.111      ;
; -4.555 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.027     ; 1.182      ;
; -4.545 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.017     ; 1.134      ;
; -4.545 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.084     ; 1.115      ;
; -4.541 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.049     ; 0.988      ;
; -4.522 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.084     ; 1.092      ;
; -4.512 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.985     ; 1.133      ;
; -4.493 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.015     ; 1.084      ;
; -4.489 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.940     ; 1.155      ;
; -4.489 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.047     ; 0.938      ;
; -4.485 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.972     ; 1.009      ;
; -4.479 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.997     ; 1.088      ;
; -4.474 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.037     ; 1.047      ;
; -4.472 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.019     ; 1.055      ;
; -4.462 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.930     ; 1.138      ;
; -4.456 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.997     ; 1.065      ;
; -4.450 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.016     ; 1.026      ;
; -4.444 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.037     ; 1.016      ;
; -4.441 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.005     ; 1.046      ;
; -4.425 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.017     ; 1.062      ;
; -4.422 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.035     ; 0.997      ;
; -4.418 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.960     ; 1.068      ;
; -4.417 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.984     ; 1.025      ;
; -4.416 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.942     ; 1.076      ;
; -4.411 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.005     ; 1.015      ;
; -4.408 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.017     ; 1.001      ;
; -4.405 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.017     ; 0.884      ;
; -4.398 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.014     ; 0.976      ;
; -4.394 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.939     ; 1.047      ;
; -4.392 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.035     ; 0.966      ;
; -4.388 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.960     ; 1.037      ;
; -4.384 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.996     ; 0.980      ;
; -4.367 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.929     ; 1.030      ;
; -4.361 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.996     ; 0.957      ;
; -4.330 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.018     ; 0.918      ;
; -4.317 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.017     ; 0.902      ;
; -4.300 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.940     ; 0.951      ;
; -4.282 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.017     ; 0.875      ;
; -4.273 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.017     ; 0.865      ;
; -4.251 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.017     ; 0.825      ;
; -4.135 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.017     ; 0.710      ;
; -3.999 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.017     ; 0.588      ;
; -3.937 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.017     ; 0.565      ;
; -1.193 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.186     ; 1.161      ;
; -1.160 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.154     ; 1.160      ;
; -1.141 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.184     ; 1.111      ;
; -1.137 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.109     ; 1.182      ;
; -1.127 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.099     ; 1.134      ;
; -1.127 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.166     ; 1.115      ;
; -1.123 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.131     ; 0.988      ;
; -1.104 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.166     ; 1.092      ;
; -1.094 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.067     ; 1.133      ;
; -1.075 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.097     ; 1.084      ;
; -1.071 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.022     ; 1.155      ;
; -1.071 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.129     ; 0.938      ;
; -1.067 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.054     ; 1.009      ;
; -1.061 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.079     ; 1.088      ;
; -1.056 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.119     ; 1.047      ;
; -1.054 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.101     ; 1.055      ;
; -1.044 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.012     ; 1.138      ;
; -1.038 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.079     ; 1.065      ;
; -1.032 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.098     ; 1.026      ;
; -1.026 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.119     ; 1.016      ;
; -1.023 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.087     ; 1.046      ;
; -1.007 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.099     ; 1.062      ;
; -1.004 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.117     ; 0.997      ;
; -1.000 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.042     ; 1.068      ;
; -0.999 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.066     ; 1.025      ;
; -0.998 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.024     ; 1.076      ;
; -0.993 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.087     ; 1.015      ;
; -0.990 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.099     ; 1.001      ;
; -0.987 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.099     ; 0.884      ;
; -0.980 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.096     ; 0.976      ;
; -0.976 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.021     ; 1.047      ;
; -0.974 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.117     ; 0.966      ;
; -0.970 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.042     ; 1.037      ;
; -0.966 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.078     ; 0.980      ;
; -0.949 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.011     ; 1.030      ;
; -0.943 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.078     ; 0.957      ;
; -0.912 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.100     ; 0.918      ;
; -0.899 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.099     ; 0.902      ;
; -0.882 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.022     ; 0.951      ;
; -0.864 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.099     ; 0.875      ;
; -0.855 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.099     ; 0.865      ;
; -0.833 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.099     ; 0.825      ;
; -0.717 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.099     ; 0.710      ;
; -0.594 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.087     ; 1.161      ;
; -0.581 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.099     ; 0.588      ;
; -0.561 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.055     ; 1.160      ;
; -0.542 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.085     ; 1.111      ;
; -0.538 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.010     ; 1.182      ;
; -0.528 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; 0.000      ; 1.134      ;
; -0.528 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.067     ; 1.115      ;
; -0.524 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.032     ; 0.988      ;
; -0.519 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.099     ; 0.565      ;
; -0.505 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.067     ; 1.092      ;
; -0.495 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; 0.032      ; 1.133      ;
; -0.476 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; 0.002      ; 1.084      ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Retrasar_entrada:inst3|q5_Entrada'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.061      ; 2.574      ;
; -1.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.059      ; 2.572      ;
; -1.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.061      ; 2.574      ;
; -1.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.061      ; 2.574      ;
; -1.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.061      ; 2.574      ;
; -1.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg3  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.061      ; 2.574      ;
; -1.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg4  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.061      ; 2.574      ;
; -1.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg5  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.061      ; 2.574      ;
; -1.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg6  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.061      ; 2.574      ;
; -1.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg7  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.061      ; 2.574      ;
; -1.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg8  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.061      ; 2.574      ;
; -1.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg9  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.061      ; 2.574      ;
; -1.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.061      ; 2.574      ;
; -1.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.061      ; 2.574      ;
; -1.512 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                              ; ifclk                             ; Retrasar_entrada:inst3|q5_Entrada ; 0.001        ; -0.254     ; 1.291      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_we_reg         ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.492      ;
; -1.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.065      ; 2.490      ;
; -1.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.492      ;
; -1.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg1   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.492      ;
; -1.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg2   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.492      ;
; -1.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg3   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.492      ;
; -1.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg4   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.492      ;
; -1.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg5   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.492      ;
; -1.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg6   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.492      ;
; -1.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg7   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.492      ;
; -1.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg8   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.492      ;
; -1.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg9   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.492      ;
; -1.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg10  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.492      ;
; -1.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg11  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.492      ;
; -1.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_we_reg         ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.072      ; 2.492      ;
; -1.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.070      ; 2.490      ;
; -1.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.072      ; 2.492      ;
; -1.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg1   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.072      ; 2.492      ;
; -1.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg2   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.072      ; 2.492      ;
; -1.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg3   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.072      ; 2.492      ;
; -1.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg4   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.072      ; 2.492      ;
; -1.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg5   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.072      ; 2.492      ;
; -1.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg6   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.072      ; 2.492      ;
; -1.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg7   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.072      ; 2.492      ;
; -1.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg8   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.072      ; 2.492      ;
; -1.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg9   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.072      ; 2.492      ;
; -1.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg10  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.072      ; 2.492      ;
; -1.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg11  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.072      ; 2.492      ;
; -1.407 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.068      ; 2.474      ;
; -1.407 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.066      ; 2.472      ;
; -1.407 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg0  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.068      ; 2.474      ;
; -1.407 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg1  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.068      ; 2.474      ;
; -1.407 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg2  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.068      ; 2.474      ;
; -1.407 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg3  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.068      ; 2.474      ;
; -1.407 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg4  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.068      ; 2.474      ;
; -1.407 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg5  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.068      ; 2.474      ;
; -1.407 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg6  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.068      ; 2.474      ;
; -1.407 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg7  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.068      ; 2.474      ;
; -1.407 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg8  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.068      ; 2.474      ;
; -1.407 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg9  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.068      ; 2.474      ;
; -1.407 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg10 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.068      ; 2.474      ;
; -1.407 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg11 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.068      ; 2.474      ;
; -1.392 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.058      ; 2.449      ;
; -1.392 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.056      ; 2.447      ;
; -1.392 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg0  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.058      ; 2.449      ;
; -1.392 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg1  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.058      ; 2.449      ;
; -1.392 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg2  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.058      ; 2.449      ;
; -1.392 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg3  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.058      ; 2.449      ;
; -1.392 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg4  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.058      ; 2.449      ;
; -1.392 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg5  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.058      ; 2.449      ;
; -1.392 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg6  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.058      ; 2.449      ;
; -1.392 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg7  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.058      ; 2.449      ;
; -1.392 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg8  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.058      ; 2.449      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -0.885 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.254      ; 1.172      ;
; -0.802 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.253      ; 1.088      ;
; -0.785 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.254      ; 1.072      ;
; -0.744 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.254      ; 1.031      ;
; -0.739 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.254      ; 1.026      ;
; -0.729 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.254      ; 1.016      ;
; -0.712 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.253      ; 0.998      ;
; -0.684 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.254      ; 0.971      ;
; -0.681 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.253      ; 0.967      ;
; -0.680 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.254      ; 0.967      ;
; -0.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.254      ; 0.964      ;
; -0.674 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.254      ; 0.961      ;
; -0.615 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.254      ; 0.902      ;
; -0.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.254      ; 0.801      ;
; 17.900 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ; ifclk                             ; ifclk       ; 20.833       ; 0.055      ; 2.987      ;
; 17.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.976      ;
; 17.934 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.970      ;
; 17.953 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19                     ; ifclk                             ; ifclk       ; 20.833       ; 0.047      ; 2.926      ;
; 17.956 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ; ifclk                             ; ifclk       ; 20.833       ; 0.040      ; 2.916      ;
; 17.971 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18                     ; ifclk                             ; ifclk       ; 20.833       ; 0.046      ; 2.907      ;
; 17.976 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.928      ;
; 17.990 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2                      ; ifclk                             ; ifclk       ; 20.833       ; 0.051      ; 2.893      ;
; 18.011 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ; ifclk                             ; ifclk       ; 20.833       ; 0.054      ; 2.875      ;
; 18.039 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.046      ; 2.839      ;
; 18.040 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.046      ; 2.838      ;
; 18.041 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 2.848      ;
; 18.042 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 2.847      ;
; 18.051 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.853      ;
; 18.056 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.848      ;
; 18.056 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.848      ;
; 18.063 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.052      ; 2.821      ;
; 18.064 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19                     ; ifclk                             ; ifclk       ; 20.833       ; 0.046      ; 2.814      ;
; 18.064 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.052      ; 2.820      ;
; 18.067 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ; ifclk                             ; ifclk       ; 20.833       ; 0.039      ; 2.804      ;
; 18.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 2.823      ;
; 18.075 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.829      ;
; 18.075 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.829      ;
; 18.080 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 2.817      ;
; 18.082 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18                     ; ifclk                             ; ifclk       ; 20.833       ; 0.045      ; 2.795      ;
; 18.084 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 2.818      ;
; 18.084 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 2.818      ;
; 18.087 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.046      ; 2.791      ;
; 18.089 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 2.800      ;
; 18.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2                      ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 2.781      ;
; 18.104 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                             ; ifclk       ; 20.833       ; -0.008     ; 2.753      ;
; 18.104 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                             ; ifclk       ; 20.833       ; -0.008     ; 2.753      ;
; 18.111 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.052      ; 2.773      ;
; 18.122 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 2.775      ;
; 18.125 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.779      ;
; 18.134 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17                     ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 2.756      ;
; 18.144 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.760      ;
; 18.146 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20                     ; ifclk                             ; ifclk       ; 20.833       ; 0.060      ; 2.746      ;
; 18.153 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 2.749      ;
; 18.159 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30                     ; ifclk                             ; ifclk       ; 20.833       ; 0.062      ; 2.735      ;
; 18.161 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.046      ; 2.717      ;
; 18.163 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 2.726      ;
; 18.173 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                             ; ifclk       ; 20.833       ; -0.008     ; 2.684      ;
; 18.174 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.730      ;
; 18.185 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.052      ; 2.699      ;
; 18.186 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 2.716      ;
; 18.187 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 2.715      ;
; 18.193 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.711      ;
; 18.197 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 2.700      ;
; 18.202 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 2.700      ;
; 18.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 2.685      ;
; 18.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 2.685      ;
; 18.218 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 2.671      ;
; 18.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                             ; ifclk       ; 20.833       ; -0.008     ; 2.635      ;
; 18.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 2.665      ;
; 18.230 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 2.659      ;
; 18.230 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 2.659      ;
; 18.234 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 2.668      ;
; 18.237 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 2.645      ;
; 18.237 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 2.645      ;
; 18.245 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17                     ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 2.644      ;
; 18.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 2.642      ;
; 18.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 2.642      ;
; 18.251 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 2.631      ;
; 18.256 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 2.647      ;
; 18.257 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20                     ; ifclk                             ; ifclk       ; 20.833       ; 0.059      ; 2.634      ;
; 18.257 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 2.625      ;
; 18.262 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 2.640      ;
; 18.262 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 2.626      ;
; 18.262 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 2.626      ;
; 18.264 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.640      ;
; 18.266 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 2.623      ;
; 18.268 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 2.634      ;
; 18.270 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 2.618      ;
; 18.270 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30                     ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 2.623      ;
; 18.270 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.634      ;
; 18.274 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 2.626      ;
; 18.276 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 2.612      ;
; 18.280 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 2.620      ;
; 18.283 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4                      ; ifclk                             ; ifclk       ; 20.833       ; 0.051      ; 2.600      ;
; 18.284 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 2.616      ;
; 18.287 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.617      ;
; 18.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 2.604      ;
; 18.290 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 2.607      ;
; 18.290 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 2.607      ;
; 18.292 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.612      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'reloj_ADS9223:inst2|EA[0]'                                                                                                                             ;
+--------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -5.441 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 6.024      ; 0.724      ;
; -5.436 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 6.023      ; 0.728      ;
; -5.427 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 6.003      ; 0.717      ;
; -5.426 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 6.003      ; 0.718      ;
; -5.360 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 5.991      ; 0.772      ;
; -5.356 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 6.023      ; 0.808      ;
; -5.299 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 6.021      ; 0.863      ;
; -5.252 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 5.946      ; 0.835      ;
; -5.216 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 5.936      ; 0.861      ;
; -4.941 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 6.024      ; 0.724      ;
; -4.936 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 6.023      ; 0.728      ;
; -4.927 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 6.003      ; 0.717      ;
; -4.926 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 6.003      ; 0.718      ;
; -4.860 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 5.991      ; 0.772      ;
; -4.856 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 6.023      ; 0.808      ;
; -4.799 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 6.021      ; 0.863      ;
; -4.752 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 5.946      ; 0.835      ;
; -4.716 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 5.936      ; 0.861      ;
; -3.794 ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.187      ; 0.393      ;
; -3.558 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.187      ; 0.770      ;
; -3.452 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.017      ; 0.565      ;
; -3.429 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.017      ; 0.588      ;
; -3.307 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.017      ; 0.710      ;
; -3.294 ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 4.187      ; 0.393      ;
; -3.192 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.017      ; 0.825      ;
; -3.152 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.017      ; 0.865      ;
; -3.143 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.094      ; 0.951      ;
; -3.142 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.017      ; 0.875      ;
; -3.133 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.017      ; 0.884      ;
; -3.115 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.017      ; 0.902      ;
; -3.098 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.016      ; 0.918      ;
; -3.081 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.038      ; 0.957      ;
; -3.075 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.105      ; 1.030      ;
; -3.058 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.038      ; 0.980      ;
; -3.058 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 4.187      ; 0.770      ;
; -3.053 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.062      ; 1.009      ;
; -3.049 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.987      ; 0.938      ;
; -3.048 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.095      ; 1.047      ;
; -3.044 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.020      ; 0.976      ;
; -3.037 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.074      ; 1.037      ;
; -3.033 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.999      ; 0.966      ;
; -3.025 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.050      ; 1.025      ;
; -3.016 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.017      ; 1.001      ;
; -3.016 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.092      ; 1.076      ;
; -3.014 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.029      ; 1.015      ;
; -3.006 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.074      ; 1.068      ;
; -3.002 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.999      ; 0.997      ;
; -2.997 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.985      ; 0.988      ;
; -2.992 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.018      ; 1.026      ;
; -2.983 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.029      ; 1.046      ;
; -2.981 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.997      ; 1.016      ;
; -2.972 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.037      ; 1.065      ;
; -2.966 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.104      ; 1.138      ;
; -2.960 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.015      ; 1.055      ;
; -2.955 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.017      ; 1.062      ;
; -2.950 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.997      ; 1.047      ;
; -2.949 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.037      ; 1.088      ;
; -2.939 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.094      ; 1.155      ;
; -2.935 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.019      ; 1.084      ;
; -2.916 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.049      ; 1.133      ;
; -2.883 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.017      ; 1.134      ;
; -2.858 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.950      ; 1.092      ;
; -2.853 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.918      ; 0.565      ;
; -2.835 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.950      ; 1.115      ;
; -2.830 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.918      ; 0.588      ;
; -2.825 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.007      ; 1.182      ;
; -2.821 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.932      ; 1.111      ;
; -2.802 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.962      ; 1.160      ;
; -2.795 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.360      ; 0.565      ;
; -2.772 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.360      ; 0.588      ;
; -2.769 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.930      ; 1.161      ;
; -2.708 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.918      ; 0.710      ;
; -2.650 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.360      ; 0.710      ;
; -2.593 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.918      ; 0.825      ;
; -2.553 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.918      ; 0.865      ;
; -2.544 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.995      ; 0.951      ;
; -2.543 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.918      ; 0.875      ;
; -2.535 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.360      ; 0.825      ;
; -2.534 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.918      ; 0.884      ;
; -2.516 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.918      ; 0.902      ;
; -2.499 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.917      ; 0.918      ;
; -2.495 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.360      ; 0.865      ;
; -2.486 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.437      ; 0.951      ;
; -2.485 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.360      ; 0.875      ;
; -2.482 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.939      ; 0.957      ;
; -2.476 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 4.006      ; 1.030      ;
; -2.476 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.360      ; 0.884      ;
; -2.459 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.939      ; 0.980      ;
; -2.458 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.360      ; 0.902      ;
; -2.454 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.963      ; 1.009      ;
; -2.450 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.888      ; 0.938      ;
; -2.449 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.996      ; 1.047      ;
; -2.445 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.921      ; 0.976      ;
; -2.441 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.359      ; 0.918      ;
; -2.438 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.975      ; 1.037      ;
; -2.434 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.900      ; 0.966      ;
; -2.426 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.951      ; 1.025      ;
; -2.424 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.381      ; 0.957      ;
; -2.418 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.448      ; 1.030      ;
; -2.417 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.918      ; 1.001      ;
+--------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'reloj_ADS9223:inst2|clkSig'                                                                                                                             ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.424 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 2.007      ; 0.724      ;
; -1.419 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 2.006      ; 0.728      ;
; -1.410 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 1.986      ; 0.717      ;
; -1.409 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 1.986      ; 0.718      ;
; -1.343 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 1.974      ; 0.772      ;
; -1.339 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 2.006      ; 0.808      ;
; -1.282 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 2.004      ; 0.863      ;
; -1.235 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 1.929      ; 0.835      ;
; -1.199 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 1.919      ; 0.861      ;
; -0.924 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 2.007      ; 0.724      ;
; -0.919 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 2.006      ; 0.728      ;
; -0.910 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 1.986      ; 0.717      ;
; -0.909 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 1.986      ; 0.718      ;
; -0.843 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 1.974      ; 0.772      ;
; -0.839 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 2.006      ; 0.808      ;
; -0.782 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 2.004      ; 0.863      ;
; -0.735 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 1.929      ; 0.835      ;
; -0.699 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 1.919      ; 0.861      ;
; 0.565  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 0.565      ;
; 0.588  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 0.588      ;
; 0.710  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 0.710      ;
; 0.825  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 0.825      ;
; 0.865  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 0.865      ;
; 0.874  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.077      ; 0.951      ;
; 0.875  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 0.875      ;
; 0.884  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 0.884      ;
; 0.902  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 0.902      ;
; 0.919  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.001     ; 0.918      ;
; 0.936  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.021      ; 0.957      ;
; 0.942  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.088      ; 1.030      ;
; 0.959  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.021      ; 0.980      ;
; 0.964  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.045      ; 1.009      ;
; 0.968  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.030     ; 0.938      ;
; 0.969  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.078      ; 1.047      ;
; 0.973  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.003      ; 0.976      ;
; 0.980  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.057      ; 1.037      ;
; 0.984  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.018     ; 0.966      ;
; 0.992  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.033      ; 1.025      ;
; 1.001  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 1.001      ;
; 1.001  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.075      ; 1.076      ;
; 1.003  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.012      ; 1.015      ;
; 1.011  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.057      ; 1.068      ;
; 1.015  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.018     ; 0.997      ;
; 1.020  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.032     ; 0.988      ;
; 1.025  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.001      ; 1.026      ;
; 1.034  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.012      ; 1.046      ;
; 1.036  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.020     ; 1.016      ;
; 1.045  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.020      ; 1.065      ;
; 1.051  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.087      ; 1.138      ;
; 1.057  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.002     ; 1.055      ;
; 1.062  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 1.062      ;
; 1.067  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.020     ; 1.047      ;
; 1.068  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.020      ; 1.088      ;
; 1.078  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.077      ; 1.155      ;
; 1.082  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.002      ; 1.084      ;
; 1.101  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.032      ; 1.133      ;
; 1.134  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 1.134      ;
; 1.159  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.067     ; 1.092      ;
; 1.164  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.099     ; 0.565      ;
; 1.182  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.067     ; 1.115      ;
; 1.187  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.099     ; 0.588      ;
; 1.192  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.010     ; 1.182      ;
; 1.196  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.085     ; 1.111      ;
; 1.215  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.055     ; 1.160      ;
; 1.222  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.657     ; 0.565      ;
; 1.245  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.657     ; 0.588      ;
; 1.248  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.087     ; 1.161      ;
; 1.309  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.099     ; 0.710      ;
; 1.367  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.657     ; 0.710      ;
; 1.424  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.099     ; 0.825      ;
; 1.464  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.099     ; 0.865      ;
; 1.473  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.022     ; 0.951      ;
; 1.474  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.099     ; 0.875      ;
; 1.482  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.657     ; 0.825      ;
; 1.483  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.099     ; 0.884      ;
; 1.501  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.099     ; 0.902      ;
; 1.518  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.100     ; 0.918      ;
; 1.522  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.657     ; 0.865      ;
; 1.531  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.580     ; 0.951      ;
; 1.532  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.657     ; 0.875      ;
; 1.535  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.078     ; 0.957      ;
; 1.541  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.011     ; 1.030      ;
; 1.541  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.657     ; 0.884      ;
; 1.558  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.078     ; 0.980      ;
; 1.559  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.657     ; 0.902      ;
; 1.563  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.054     ; 1.009      ;
; 1.567  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.129     ; 0.938      ;
; 1.568  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.021     ; 1.047      ;
; 1.572  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.096     ; 0.976      ;
; 1.576  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.658     ; 0.918      ;
; 1.579  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.042     ; 1.037      ;
; 1.583  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.117     ; 0.966      ;
; 1.591  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.066     ; 1.025      ;
; 1.593  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.636     ; 0.957      ;
; 1.599  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.569     ; 1.030      ;
; 1.600  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.099     ; 1.001      ;
; 1.600  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.024     ; 1.076      ;
; 1.602  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.087     ; 1.015      ;
; 1.610  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.042     ; 1.068      ;
; 1.614  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.117     ; 0.997      ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.129 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.254      ; 0.535      ;
; 0.213 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.254      ; 0.619      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.395      ;
; 0.265 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.254      ; 0.671      ;
; 0.290 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.442      ;
; 0.323 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.476      ;
; 0.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                                ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.478      ;
; 0.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.478      ;
; 0.359 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.514      ;
; 0.364 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.254      ; 0.770      ;
; 0.372 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.525      ;
; 0.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.528      ;
; 0.379 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.531      ;
; 0.386 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.539      ;
; 0.388 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.539      ;
; 0.406 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.253      ; 0.811      ;
; 0.411 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.563      ;
; 0.413 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg6   ; ifclk                             ; ifclk       ; 0.000        ; 0.064      ; 0.615      ;
; 0.423 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ; ifclk                             ; ifclk       ; 0.000        ; 0.065      ; 0.626      ;
; 0.424 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; -0.002     ; 0.574      ;
; 0.427 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.580      ;
; 0.429 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.582      ;
; 0.431 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.254      ; 0.837      ;
; 0.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.587      ;
; 0.437 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.589      ;
; 0.441 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ; ifclk                             ; ifclk       ; 0.000        ; 0.065      ; 0.644      ;
; 0.443 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.595      ;
; 0.444 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.596      ;
; 0.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.609      ;
; 0.458 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.254      ; 0.864      ;
; 0.458 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.254      ; 0.864      ;
; 0.461 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.614      ;
; 0.463 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.615      ;
; 0.465 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.617      ;
; 0.468 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.621      ;
; 0.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.632      ;
; 0.487 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.254      ; 0.893      ;
; 0.494 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.647      ;
; 0.502 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.655      ;
; 0.508 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.660      ;
; 0.512 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.254      ; 0.918      ;
; 0.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.666      ;
; 0.516 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.668      ;
; 0.528 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.680      ;
; 0.529 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.681      ;
; 0.539 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.691      ;
; 0.544 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.253      ; 0.949      ;
; 0.545 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.254      ; 0.951      ;
; 0.552 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ; ifclk                             ; ifclk       ; 0.000        ; 0.067      ; 0.757      ;
; 0.558 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.253      ; 0.963      ;
; 0.560 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ; ifclk                             ; ifclk       ; 0.000        ; 0.067      ; 0.765      ;
; 0.564 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.717      ;
; 0.565 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.717      ;
; 0.568 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.720      ;
; 0.574 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg4   ; ifclk                             ; ifclk       ; 0.000        ; 0.061      ; 0.773      ;
; 0.577 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.729      ;
; 0.579 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.009     ; 0.722      ;
; 0.584 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg5   ; ifclk                             ; ifclk       ; 0.000        ; 0.061      ; 0.783      ;
; 0.584 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.736      ;
; 0.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg4   ; ifclk                             ; ifclk       ; 0.000        ; 0.064      ; 0.789      ;
; 0.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.743      ;
; 0.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.743      ;
; 0.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.254      ; 0.998      ;
; 0.594 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg4  ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.798      ;
; 0.595 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.009     ; 0.738      ;
; 0.600 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg6  ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.804      ;
; 0.602 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg4   ; ifclk                             ; ifclk       ; 0.000        ; 0.065      ; 0.805      ;
; 0.604 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ; ifclk                             ; ifclk       ; 0.000        ; 0.065      ; 0.807      ;
; 0.612 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg6   ; ifclk                             ; ifclk       ; 0.000        ; 0.065      ; 0.815      ;
; 0.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.771      ;
; 0.629 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.780      ;
; 0.629 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.781      ;
; 0.634 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.787      ;
; 0.635 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|out_address_reg_a[0]               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.787      ;
; 0.644 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ; ifclk                             ; ifclk       ; 0.000        ; 0.064      ; 0.846      ;
; 0.649 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                                ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.800      ;
; 0.650 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg0   ; ifclk                             ; ifclk       ; 0.000        ; 0.064      ; 0.852      ;
; 0.652 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.803      ;
; 0.657 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.808      ;
; 0.662 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.815      ;
; 0.662 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.814      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Retrasar_entrada:inst3|q5_Entrada'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.394      ;
; 0.244 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.399      ;
; 0.251 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.404      ;
; 0.292 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.444      ;
; 0.295 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.447      ;
; 0.297 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.449      ;
; 0.302 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.454      ;
; 0.312 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.464      ;
; 0.312 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.464      ;
; 0.326 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 0.479      ;
; 0.328 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 0.481      ;
; 0.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.481      ;
; 0.347 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.499      ;
; 0.351 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.503      ;
; 0.362 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.518      ;
; 0.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.524      ;
; 0.375 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.528      ;
; 0.380 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.532      ;
; 0.382 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.535      ;
; 0.384 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.536      ;
; 0.384 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.536      ;
; 0.390 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.542      ;
; 0.392 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.544      ;
; 0.416 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg0 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.069      ; 0.623      ;
; 0.428 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.001     ; 0.579      ;
; 0.440 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.001     ; 0.591      ;
; 0.442 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.001     ; 0.593      ;
; 0.454 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 0.607      ;
; 0.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 0.610      ;
; 0.460 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.004     ; 0.608      ;
; 0.466 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.618      ;
; 0.471 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.623      ;
; 0.475 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 0.628      ;
; 0.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.005     ; 0.625      ;
; 0.479 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.005     ; 0.626      ;
; 0.481 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.633      ;
; 0.481 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 0.634      ;
; 0.495 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.002      ; 0.649      ;
; 0.495 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.647      ;
; 0.497 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.649      ;
; 0.506 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.658      ;
; 0.513 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.001     ; 0.664      ;
; 0.519 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.671      ;
; 0.524 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.676      ;
; 0.525 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.677      ;
; 0.526 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.678      ;
; 0.533 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg2 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.068      ; 0.739      ;
; 0.537 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg6 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.068      ; 0.743      ;
; 0.538 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg7 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.068      ; 0.744      ;
; 0.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 0.693      ;
; 0.542 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 0.695      ;
; 0.549 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.701      ;
; 0.554 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.077      ; 0.769      ;
; 0.555 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.002      ; 0.709      ;
; 0.557 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.709      ;
; 0.558 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.710      ;
; 0.560 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 0.713      ;
; 0.560 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.002      ; 0.714      ;
; 0.562 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.004      ; 0.718      ;
; 0.564 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 0.717      ;
; 0.567 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_address_reg0 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.058      ; 0.763      ;
; 0.567 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.001     ; 0.718      ;
; 0.574 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.726      ;
; 0.575 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.001     ; 0.726      ;
; 0.576 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.004      ; 0.732      ;
; 0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 0.734      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.238 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; Retrasar_entrada:inst3|q4_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.558 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 0.722      ;
; 0.801 ; reloj_ADS9223:inst2|EA[0]         ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.302     ; 0.792      ;
; 0.801 ; reloj_ADS9223:inst2|EA[0]         ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.302     ; 0.792      ;
; 1.002 ; reloj_ADS9223:inst2|clkSig        ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.302     ; 0.852      ;
; 1.002 ; reloj_ADS9223:inst2|clkSig        ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.302     ; 0.852      ;
; 2.953 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.276     ; 0.829      ;
; 3.052 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.375     ; 0.829      ;
; 3.055 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.308     ; 0.899      ;
; 3.072 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.231     ; 0.993      ;
; 3.082 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.288     ; 0.946      ;
; 3.147 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.221     ; 1.078      ;
; 3.154 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.407     ; 0.899      ;
; 3.171 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.330     ; 0.993      ;
; 3.181 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.309     ; 1.024      ;
; 3.181 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.387     ; 0.946      ;
; 3.182 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.288     ; 1.046      ;
; 3.246 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.320     ; 1.078      ;
; 3.272 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.308     ; 1.116      ;
; 3.280 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.408     ; 1.024      ;
; 3.281 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.387     ; 1.046      ;
; 3.371 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.407     ; 1.116      ;
; 3.397 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.306     ; 1.243      ;
; 3.496 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.405     ; 1.243      ;
; 3.610 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.933     ; 0.829      ;
; 3.712 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.965     ; 0.899      ;
; 3.729 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.888     ; 0.993      ;
; 3.739 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.945     ; 0.946      ;
; 3.804 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.878     ; 1.078      ;
; 3.838 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.966     ; 1.024      ;
; 3.839 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.945     ; 1.046      ;
; 3.929 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.965     ; 1.116      ;
; 4.054 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.963     ; 1.243      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst4|altpll_component|pll|clk[0]'                                                                                                                        ;
+-------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                   ; Launch Clock               ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+
; 0.375 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.301     ; 0.367      ;
; 0.375 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.301     ; 0.367      ;
; 1.162 ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.301     ; 1.013      ;
; 1.162 ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.301     ; 1.013      ;
; 3.113 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.275     ; 0.990      ;
; 3.212 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.374     ; 0.990      ;
; 3.215 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.307     ; 1.060      ;
; 3.232 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.230     ; 1.154      ;
; 3.242 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.287     ; 1.107      ;
; 3.307 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.220     ; 1.239      ;
; 3.314 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.406     ; 1.060      ;
; 3.331 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.329     ; 1.154      ;
; 3.341 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.308     ; 1.185      ;
; 3.341 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.386     ; 1.107      ;
; 3.342 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.287     ; 1.207      ;
; 3.406 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.319     ; 1.239      ;
; 3.432 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.307     ; 1.277      ;
; 3.440 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.407     ; 1.185      ;
; 3.441 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.386     ; 1.207      ;
; 3.531 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.406     ; 1.277      ;
; 3.557 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.305     ; 1.404      ;
; 3.656 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.404     ; 1.404      ;
; 3.770 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.932     ; 0.990      ;
; 3.872 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.964     ; 1.060      ;
; 3.889 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.887     ; 1.154      ;
; 3.899 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.944     ; 1.107      ;
; 3.964 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.877     ; 1.239      ;
; 3.998 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.965     ; 1.185      ;
; 3.999 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.944     ; 1.207      ;
; 4.089 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.964     ; 1.277      ;
; 4.214 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.962     ; 1.404      ;
+-------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.269 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; -0.007     ; 1.173      ;
; 9.523 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.927      ;
; 9.523 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.927      ;
; 9.523 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.927      ;
; 9.523 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.927      ;
; 9.523 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.927      ;
; 9.523 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.927      ;
; 9.523 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.927      ;
; 9.643 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.806      ;
; 9.643 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.806      ;
; 9.643 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.806      ;
; 9.643 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.806      ;
; 9.643 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.806      ;
; 9.643 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.806      ;
; 9.717 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.732      ;
; 9.717 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.732      ;
; 9.717 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.732      ;
; 9.717 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.732      ;
; 9.717 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.732      ;
; 9.717 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.732      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.732      ;
; 10.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.732      ;
; 10.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.732      ;
; 10.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.732      ;
; 10.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.732      ;
; 10.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.732      ;
; 11.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.806      ;
; 11.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.806      ;
; 11.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.806      ;
; 11.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.806      ;
; 11.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.806      ;
; 11.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.806      ;
; 11.190 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.927      ;
; 11.190 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.927      ;
; 11.190 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.927      ;
; 11.190 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.927      ;
; 11.190 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.927      ;
; 11.190 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.927      ;
; 11.190 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.927      ;
; 11.444 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; -0.007     ; 1.173      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'reloj_ADS9223:inst2|EA[0]'                                                                         ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------+
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[0]|datad          ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[0]|datad          ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[1]|datac          ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[1]|datac          ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[2]|datac          ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[2]|datac          ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[3]|datac          ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[3]|datac          ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[4]|datac          ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[4]|datac          ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[5]|datac          ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[5]|datac          ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[6]|datad          ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[6]|datad          ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[7]|datac          ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[7]|datac          ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[8]|datac          ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[8]|datac          ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1clkctrl|inclk[0] ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1clkctrl|inclk[0] ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1clkctrl|outclk   ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1clkctrl|outclk   ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1|combout         ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1|combout         ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[0]  ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[0]  ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[1]  ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[1]  ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[2]  ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[2]  ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[3]  ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[3]  ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[4]  ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[4]  ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[5]  ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[5]  ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[6]  ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[6]  ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[7]  ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[7]  ;
; -2.860 ; -2.860       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[8]  ;
; -2.860 ; -2.860       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[8]  ;
; -2.707 ; -2.707       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|LessThan0~5|combout      ;
; -2.707 ; -2.707       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|LessThan0~5|combout      ;
; -2.707 ; -2.707       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datab           ;
; -2.707 ; -2.707       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datab           ;
; -2.644 ; -2.644       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|Add0~8|combout           ;
; -2.644 ; -2.644       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|Add0~8|combout           ;
; -2.644 ; -2.644       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datad           ;
; -2.644 ; -2.644       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datad           ;
; -2.040 ; -2.040       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig|datac             ;
; -2.040 ; -2.040       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig|datac             ;
; -2.040 ; -2.040       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig~1|combout         ;
; -2.040 ; -2.040       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig~1|combout         ;
; -2.040 ; -2.040       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|clkSig     ;
; -2.040 ; -2.040       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|clkSig     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|EA[0]|regout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|EA[0]|regout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|clkSig|datac             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|clkSig|datac             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|clkSig~1|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|clkSig~1|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig~1|datad           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig~1|datad           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|cuenta[0]~1|datad        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|cuenta[0]~1|datad        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|cuenta[1]~2|datac        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|cuenta[1]~2|datac        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[0]|datad          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[0]|datad          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[1]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[1]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[2]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[2]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[3]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[3]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[4]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[4]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[5]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[5]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[6]|datad          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[6]|datad          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[7]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[7]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[8]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[8]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datac           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datac           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|clkSig     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|clkSig     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|valClk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|valClk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|valClk[1]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|valClk[1]  ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Retrasar_entrada:inst3|q5_Entrada'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'reloj_ADS9223:inst2|clkSig'                                                                        ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Rise       ; inst2|clkSig|combout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Rise       ; inst2|clkSig|combout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[0]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[0]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[3]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[3]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[5]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[5]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[6]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[6]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[7]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[7]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[8]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[8]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Rise       ; inst2|valClk~1|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Rise       ; inst2|valClk~1|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[8]  ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; reloj_ADS9223:inst2|EA[0]                     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; reloj_ADS9223:inst2|EA[0]                     ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst2|EA[0]|clk                               ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst4|altpll_component|_clk0~clkctrl|inclk[0] ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst4|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst2|EA[0]|clk                               ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst4|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst4|altpll_component|_clk0~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q5_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q5_Entrada             ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q5_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q5_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+--------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port    ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+--------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; data_in[*]   ; Retrasar_entrada:inst3|q5_Entrada ; 2.768 ; 2.768 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[0]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.361 ; 2.361 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[1]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.339 ; 2.339 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[2]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.399 ; 2.399 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[3]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.165 ; 2.165 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[4]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.425 ; 2.425 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[5]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.332 ; 2.332 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[6]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.272 ; 2.272 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[7]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.349 ; 2.349 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[8]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.432 ; 2.432 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[9]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.322 ; 2.322 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[10] ; Retrasar_entrada:inst3|q5_Entrada ; 2.334 ; 2.334 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[11] ; Retrasar_entrada:inst3|q5_Entrada ; 2.768 ; 2.768 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; ren          ; ifclk                             ; 4.524 ; 4.524 ; Rise       ; ifclk                             ;
; IO_E13       ; ifclk                             ; 4.601 ; 4.601 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; IO_E13       ; ifclk                             ; 4.441 ; 4.441 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; 4.262 ; 4.262 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; 3.170 ; 3.170 ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|clkSig        ; 2.989 ; 2.989 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+--------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; Retrasar_entrada:inst3|q5_Entrada ; -1.939 ; -1.939 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[0]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.198 ; -2.198 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[1]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.194 ; -2.194 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[2]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.132 ; -2.132 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[3]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.005 ; -2.005 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[4]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.167 ; -2.167 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[5]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.137 ; -2.137 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[6]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.132 ; -2.132 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[7]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.154 ; -2.154 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[8]  ; Retrasar_entrada:inst3|q5_Entrada ; -1.939 ; -1.939 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[9]  ; Retrasar_entrada:inst3|q5_Entrada ; -1.951 ; -1.951 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[10] ; Retrasar_entrada:inst3|q5_Entrada ; -2.029 ; -2.029 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[11] ; Retrasar_entrada:inst3|q5_Entrada ; -2.272 ; -2.272 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; ren          ; ifclk                             ; -2.579 ; -2.579 ; Rise       ; ifclk                             ;
; IO_E13       ; ifclk                             ; -4.070 ; -4.070 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; IO_E13       ; ifclk                             ; -4.321 ; -4.321 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; -2.535 ; -2.535 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; 1.383  ; 1.383  ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|clkSig        ; -2.634 ; -2.634 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; IO_G16    ; Retrasar_entrada:inst3|q5_Entrada ; 4.759 ; 4.759 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ; 2.652 ;       ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ;       ; 2.652 ; Fall       ; Retrasar_entrada:inst3|q5_Entrada ;
; fd[*]     ; ifclk                             ; 6.040 ; 6.040 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                             ; 5.326 ; 5.326 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                             ; 5.616 ; 5.616 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                             ; 5.507 ; 5.507 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                             ; 6.040 ; 6.040 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                             ; 5.382 ; 5.382 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                             ; 5.202 ; 5.202 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                             ; 5.043 ; 5.043 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                             ; 5.690 ; 5.690 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                             ; 5.452 ; 5.452 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                             ; 5.326 ; 5.326 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                             ; 5.372 ; 5.372 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                             ; 5.692 ; 5.692 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                             ; 5.836 ; 5.836 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                             ; 5.759 ; 5.759 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                             ; 5.103 ; 5.103 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                             ; 5.830 ; 5.830 ; Rise       ; ifclk                             ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 7.830 ; 7.830 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 9.924 ; 9.924 ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 3.816 ; 3.816 ; Rise       ; reloj_ADS9223:inst2|clkSig        ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 5.907 ; 5.907 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; IO_G16    ; Retrasar_entrada:inst3|q5_Entrada ; 4.696 ; 4.696 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ; 2.652 ;       ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ;       ; 2.652 ; Fall       ; Retrasar_entrada:inst3|q5_Entrada ;
; fd[*]     ; ifclk                             ; 4.498 ; 4.498 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                             ; 4.691 ; 4.691 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                             ; 4.863 ; 4.863 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                             ; 4.848 ; 4.848 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                             ; 5.263 ; 5.263 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                             ; 4.686 ; 4.686 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                             ; 4.777 ; 4.777 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                             ; 4.715 ; 4.715 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                             ; 4.514 ; 4.514 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                             ; 4.974 ; 4.974 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                             ; 4.977 ; 4.977 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                             ; 4.974 ; 4.974 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                             ; 4.979 ; 4.979 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                             ; 4.877 ; 4.877 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                             ; 4.993 ; 4.993 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                             ; 4.498 ; 4.498 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                             ; 4.953 ; 4.953 ; Rise       ; ifclk                             ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 3.352 ; 3.364 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 3.364 ; 3.352 ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 3.213 ; 3.253 ; Rise       ; reloj_ADS9223:inst2|clkSig        ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 3.253 ; 3.213 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IO_E13     ; IO_C15      ; 6.884 ; 6.884 ; 6.884 ; 6.884 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IO_E13     ; IO_C15      ; 6.884 ; 6.884 ; 6.884 ; 6.884 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                  ;
+------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                              ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                   ; -20.240   ; -13.784  ; 7.830    ; 10.996  ; -9.067              ;
;  Retrasar_entrada:inst3|q5_Entrada ; -5.118    ; 0.215    ; N/A      ; N/A     ; -2.064              ;
;  ifclk                             ; -2.640    ; 0.129    ; 7.830    ; 10.996  ; 7.852               ;
;  inst4|altpll_component|pll|clk[0] ; -20.240   ; 0.101    ; N/A      ; N/A     ; 3.888               ;
;  inst4|altpll_component|pll|clk[1] ; -19.777   ; 0.238    ; N/A      ; N/A     ; 8.888               ;
;  reloj_ADS9223:inst2|EA[0]         ; -15.136   ; -13.784  ; N/A      ; N/A     ; -9.067              ;
;  reloj_ADS9223:inst2|clkSig        ; -14.784   ; -2.452   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                    ; -2417.688 ; -153.353 ; 0.0      ; 0.0     ; -2538.066           ;
;  Retrasar_entrada:inst3|q5_Entrada ; -2111.853 ; 0.000    ; N/A      ; N/A     ; -2047.428           ;
;  ifclk                             ; -5.054    ; 0.000    ; 0.000    ; 0.000   ; 0.000               ;
;  inst4|altpll_component|pll|clk[0] ; -20.240   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  inst4|altpll_component|pll|clk[1] ; -19.777   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  reloj_ADS9223:inst2|EA[0]         ; -132.410  ; -133.010 ; N/A      ; N/A     ; -490.638            ;
;  reloj_ADS9223:inst2|clkSig        ; -128.354  ; -20.343  ; N/A      ; N/A     ; 0.000               ;
+------------------------------------+-----------+----------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; Retrasar_entrada:inst3|q5_Entrada ; 5.900  ; 5.900  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[0]  ; Retrasar_entrada:inst3|q5_Entrada ; 5.029  ; 5.029  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[1]  ; Retrasar_entrada:inst3|q5_Entrada ; 5.084  ; 5.084  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[2]  ; Retrasar_entrada:inst3|q5_Entrada ; 5.272  ; 5.272  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[3]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.618  ; 4.618  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[4]  ; Retrasar_entrada:inst3|q5_Entrada ; 5.315  ; 5.315  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[5]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.923  ; 4.923  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[6]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.841  ; 4.841  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[7]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.957  ; 4.957  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[8]  ; Retrasar_entrada:inst3|q5_Entrada ; 5.191  ; 5.191  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[9]  ; Retrasar_entrada:inst3|q5_Entrada ; 5.020  ; 5.020  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[10] ; Retrasar_entrada:inst3|q5_Entrada ; 5.010  ; 5.010  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[11] ; Retrasar_entrada:inst3|q5_Entrada ; 5.900  ; 5.900  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; ren          ; ifclk                             ; 10.457 ; 10.457 ; Rise       ; ifclk                             ;
; IO_E13       ; ifclk                             ; 8.551  ; 8.551  ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; IO_E13       ; ifclk                             ; 8.088  ; 8.088  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; 8.529  ; 8.529  ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; 5.507  ; 5.507  ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|clkSig        ; 6.399  ; 6.399  ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; Retrasar_entrada:inst3|q5_Entrada ; -1.939 ; -1.939 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[0]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.198 ; -2.198 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[1]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.194 ; -2.194 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[2]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.132 ; -2.132 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[3]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.005 ; -2.005 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[4]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.167 ; -2.167 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[5]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.137 ; -2.137 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[6]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.132 ; -2.132 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[7]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.154 ; -2.154 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[8]  ; Retrasar_entrada:inst3|q5_Entrada ; -1.939 ; -1.939 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[9]  ; Retrasar_entrada:inst3|q5_Entrada ; -1.951 ; -1.951 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[10] ; Retrasar_entrada:inst3|q5_Entrada ; -2.029 ; -2.029 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[11] ; Retrasar_entrada:inst3|q5_Entrada ; -2.272 ; -2.272 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; ren          ; ifclk                             ; -2.579 ; -2.579 ; Rise       ; ifclk                             ;
; IO_E13       ; ifclk                             ; -4.070 ; -4.070 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; IO_E13       ; ifclk                             ; -4.321 ; -4.321 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; -2.535 ; -2.535 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; 5.949  ; 5.949  ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|clkSig        ; -2.634 ; -2.634 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; IO_G16    ; Retrasar_entrada:inst3|q5_Entrada ; 10.092 ; 10.092 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ; 5.749  ;        ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ;        ; 5.749  ; Fall       ; Retrasar_entrada:inst3|q5_Entrada ;
; fd[*]     ; ifclk                             ; 12.443 ; 12.443 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                             ; 10.951 ; 10.951 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                             ; 11.588 ; 11.588 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                             ; 11.449 ; 11.449 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                             ; 12.443 ; 12.443 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                             ; 11.033 ; 11.033 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                             ; 10.567 ; 10.567 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                             ; 10.210 ; 10.210 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                             ; 11.949 ; 11.949 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                             ; 11.198 ; 11.198 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                             ; 10.863 ; 10.863 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                             ; 10.983 ; 10.983 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                             ; 11.859 ; 11.859 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                             ; 12.191 ; 12.191 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                             ; 12.037 ; 12.037 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                             ; 10.072 ; 10.072 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                             ; 12.198 ; 12.198 ; Rise       ; ifclk                             ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 20.774 ; 20.774 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 24.853 ; 24.853 ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 9.435  ; 9.435  ; Rise       ; reloj_ADS9223:inst2|clkSig        ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 13.521 ; 13.521 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; IO_G16    ; Retrasar_entrada:inst3|q5_Entrada ; 4.696 ; 4.696 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ; 2.652 ;       ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ;       ; 2.652 ; Fall       ; Retrasar_entrada:inst3|q5_Entrada ;
; fd[*]     ; ifclk                             ; 4.498 ; 4.498 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                             ; 4.691 ; 4.691 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                             ; 4.863 ; 4.863 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                             ; 4.848 ; 4.848 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                             ; 5.263 ; 5.263 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                             ; 4.686 ; 4.686 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                             ; 4.777 ; 4.777 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                             ; 4.715 ; 4.715 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                             ; 4.514 ; 4.514 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                             ; 4.974 ; 4.974 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                             ; 4.977 ; 4.977 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                             ; 4.974 ; 4.974 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                             ; 4.979 ; 4.979 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                             ; 4.877 ; 4.877 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                             ; 4.993 ; 4.993 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                             ; 4.498 ; 4.498 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                             ; 4.953 ; 4.953 ; Rise       ; ifclk                             ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 3.352 ; 3.364 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 3.364 ; 3.352 ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 3.213 ; 3.253 ; Rise       ; reloj_ADS9223:inst2|clkSig        ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 3.253 ; 3.213 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IO_E13     ; IO_C15      ; 14.660 ; 14.660 ; 14.660 ; 14.660 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IO_E13     ; IO_C15      ; 6.884 ; 6.884 ; 6.884 ; 6.884 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; ifclk                             ; ifclk                             ; 2998     ; 0        ; 0        ; 0        ;
; Retrasar_entrada:inst3|q5_Entrada ; ifclk                             ; 28       ; 0        ; 0        ; 0        ;
; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[0] ; 12       ; 65       ; 0        ; 0        ;
; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[0] ; 139      ; 139      ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 5        ; 0        ; 0        ; 0        ;
; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 12       ; 65       ; 0        ; 0        ;
; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 138      ; 138      ; 0        ; 0        ;
; reloj_ADS9223:inst2|clkSig        ; reloj_ADS9223:inst2|clkSig        ; 0        ; 0        ; 0        ; 45       ;
; reloj_ADS9223:inst2|EA[0]         ; reloj_ADS9223:inst2|clkSig        ; 0        ; 0        ; 54       ; 54       ;
; reloj_ADS9223:inst2|clkSig        ; reloj_ADS9223:inst2|EA[0]         ; 2        ; 92       ; 2        ; 92       ;
; reloj_ADS9223:inst2|EA[0]         ; reloj_ADS9223:inst2|EA[0]         ; 110      ; 110      ; 110      ; 110      ;
; ifclk                             ; Retrasar_entrada:inst3|q5_Entrada ; 28       ; 0        ; 0        ; 0        ;
; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 7857     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; ifclk                             ; ifclk                             ; 2998     ; 0        ; 0        ; 0        ;
; Retrasar_entrada:inst3|q5_Entrada ; ifclk                             ; 28       ; 0        ; 0        ; 0        ;
; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[0] ; 12       ; 65       ; 0        ; 0        ;
; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[0] ; 139      ; 139      ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 5        ; 0        ; 0        ; 0        ;
; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 12       ; 65       ; 0        ; 0        ;
; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 138      ; 138      ; 0        ; 0        ;
; reloj_ADS9223:inst2|clkSig        ; reloj_ADS9223:inst2|clkSig        ; 0        ; 0        ; 0        ; 45       ;
; reloj_ADS9223:inst2|EA[0]         ; reloj_ADS9223:inst2|clkSig        ; 0        ; 0        ; 54       ; 54       ;
; reloj_ADS9223:inst2|clkSig        ; reloj_ADS9223:inst2|EA[0]         ; 2        ; 92       ; 2        ; 92       ;
; reloj_ADS9223:inst2|EA[0]         ; reloj_ADS9223:inst2|EA[0]         ; 110      ; 110      ; 110      ; 110      ;
; ifclk                             ; Retrasar_entrada:inst3|q5_Entrada ; 28       ; 0        ; 0        ; 0        ;
; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 7857     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 478   ; 478  ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 63    ; 63   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Mon Jul 30 11:57:00 2012
Info: Command: quartus_sta daq_fpga_ads9223 -c QUSBEVB_REVA_EP2C20_Template
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "inst2|valClk[0]|combout" is a latch
    Warning (335094): Node "inst2|clkSig|combout" is a latch
    Warning (335094): Node "inst2|valClk[3]|combout" is a latch
    Warning (335094): Node "inst2|valClk[1]|combout" is a latch
    Warning (335094): Node "inst2|valClk[6]|combout" is a latch
    Warning (335094): Node "inst2|valClk[2]|combout" is a latch
    Warning (335094): Node "inst2|valClk[4]|combout" is a latch
    Warning (335094): Node "inst2|valClk[7]|combout" is a latch
    Warning (335094): Node "inst2|valClk[5]|combout" is a latch
    Warning (335094): Node "inst2|valClk[8]|combout" is a latch
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hnj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Critical Warning (332012): Synopsys Design Constraints File file not found: 'QUSBEVB_REVA_EP2C20_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name ifclk ifclk
    Info (332110): create_generated_clock -source {inst4|altpll_component|pll|inclk[0]} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name {inst4|altpll_component|pll|clk[0]} {inst4|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst4|altpll_component|pll|inclk[0]} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name {inst4|altpll_component|pll|clk[1]} {inst4|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Retrasar_entrada:inst3|q5_Entrada Retrasar_entrada:inst3|q5_Entrada
    Info (332105): create_clock -period 1.000 -name reloj_ADS9223:inst2|clkSig reloj_ADS9223:inst2|clkSig
    Info (332105): create_clock -period 1.000 -name reloj_ADS9223:inst2|EA[0] reloj_ADS9223:inst2|EA[0]
Warning (332125): Found combinational loop of 37 nodes
    Warning (332126): Node "inst2|Add0~8|combout"
    Warning (332126): Node "inst2|cuenta[0]~1|dataa"
    Warning (332126): Node "inst2|cuenta[0]~1|combout"
    Warning (332126): Node "inst2|cuenta[0]~1|datab"
    Warning (332126): Node "inst2|Add0~0|datab"
    Warning (332126): Node "inst2|Add0~0|cout"
    Warning (332126): Node "inst2|Add0~2|cin"
    Warning (332126): Node "inst2|Add0~2|cout"
    Warning (332126): Node "inst2|Add0~4|cin"
    Warning (332126): Node "inst2|Add0~4|cout"
    Warning (332126): Node "inst2|Add0~6|cin"
    Warning (332126): Node "inst2|Add0~6|cout"
    Warning (332126): Node "inst2|Add0~8|cin"
    Warning (332126): Node "inst2|Add0~6|combout"
    Warning (332126): Node "inst2|Add0~6|dataa"
    Warning (332126): Node "inst2|LessThan0~5|datad"
    Warning (332126): Node "inst2|LessThan0~5|combout"
    Warning (332126): Node "inst2|cuenta[0]~1|datac"
    Warning (332126): Node "inst2|cuenta[1]~2|dataa"
    Warning (332126): Node "inst2|cuenta[1]~2|combout"
    Warning (332126): Node "inst2|Add0~0|dataa"
    Warning (332126): Node "inst2|Add0~0|combout"
    Warning (332126): Node "inst2|cuenta[1]~2|datab"
    Warning (332126): Node "inst2|LessThan0~5|dataa"
    Warning (332126): Node "inst2|clkSig~1|datac"
    Warning (332126): Node "inst2|clkSig~1|combout"
    Warning (332126): Node "inst2|Add0~6|datab"
    Warning (332126): Node "inst2|Add0~2|dataa"
    Warning (332126): Node "inst2|Add0~2|combout"
    Warning (332126): Node "inst2|Add0~2|datab"
    Warning (332126): Node "inst2|LessThan0~5|datac"
    Warning (332126): Node "inst2|Add0~4|datab"
    Warning (332126): Node "inst2|Add0~4|combout"
    Warning (332126): Node "inst2|Add0~4|dataa"
    Warning (332126): Node "inst2|LessThan0~5|datab"
    Warning (332126): Node "inst2|cuenta[1]~2|datad"
    Warning (332126): Node "inst2|clkSig~1|dataa"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: inst2|clkSig~1|datad  to: inst2|LessThan0~5|combout
    Info (332098): From: inst2|cuenta[0]~1|datad  to: inst2|clkSig~1|combout
    Info (332098): From: inst2|cuenta[1]~2|datac  to: inst2|clkSig~1|combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -20.240
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -20.240       -20.240 inst4|altpll_component|pll|clk[0] 
    Info (332119):   -19.777       -19.777 inst4|altpll_component|pll|clk[1] 
    Info (332119):   -15.136      -132.410 reloj_ADS9223:inst2|EA[0] 
    Info (332119):   -14.784      -128.354 reloj_ADS9223:inst2|clkSig 
    Info (332119):    -5.118     -2111.853 Retrasar_entrada:inst3|q5_Entrada 
    Info (332119):    -2.640        -5.054 ifclk 
Info (332146): Worst-case hold slack is -13.784
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.784      -133.010 reloj_ADS9223:inst2|EA[0] 
    Info (332119):    -2.452       -20.343 reloj_ADS9223:inst2|clkSig 
    Info (332119):     0.101         0.000 inst4|altpll_component|pll|clk[0] 
    Info (332119):     0.445         0.000 Retrasar_entrada:inst3|q5_Entrada 
    Info (332119):     0.445         0.000 ifclk 
    Info (332119):     0.615         0.000 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 7.830
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.830         0.000 ifclk 
Info (332146): Worst-case removal slack is 11.586
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.586         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -9.067
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.067      -490.638 reloj_ADS9223:inst2|EA[0] 
    Info (332119):    -2.064     -2047.428 Retrasar_entrada:inst3|q5_Entrada 
    Info (332119):     0.500         0.000 reloj_ADS9223:inst2|clkSig 
    Info (332119):     3.888         0.000 inst4|altpll_component|pll|clk[0] 
    Info (332119):     7.852         0.000 ifclk 
    Info (332119):     8.888         0.000 inst4|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 19 output pins without output pin load capacitance assignment
    Info (306007): Pin "IO_C15" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "IO_G16" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "IO_M2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: inst2|clkSig~1|datad  to: inst2|LessThan0~5|combout
    Info (332098): From: inst2|cuenta[0]~1|datad  to: inst2|clkSig~1|combout
    Info (332098): From: inst2|cuenta[1]~2|datac  to: inst2|clkSig~1|combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.121
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.121        -8.121 inst4|altpll_component|pll|clk[0] 
    Info (332119):    -7.961        -7.961 inst4|altpll_component|pll|clk[1] 
    Info (332119):    -5.012       -43.383 reloj_ADS9223:inst2|EA[0] 
    Info (332119):    -4.611       -39.774 reloj_ADS9223:inst2|clkSig 
    Info (332119):    -1.514      -583.002 Retrasar_entrada:inst3|q5_Entrada 
    Info (332119):    -0.885        -1.687 ifclk 
Info (332146): Worst-case hold slack is -5.441
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.441       -52.007 reloj_ADS9223:inst2|EA[0] 
    Info (332119):    -1.424       -12.060 reloj_ADS9223:inst2|clkSig 
    Info (332119):     0.129         0.000 ifclk 
    Info (332119):     0.215         0.000 Retrasar_entrada:inst3|q5_Entrada 
    Info (332119):     0.238         0.000 inst4|altpll_component|pll|clk[1] 
    Info (332119):     0.375         0.000 inst4|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 9.269
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.269         0.000 ifclk 
Info (332146): Worst-case removal slack is 10.996
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.996         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -2.860
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.860      -153.764 reloj_ADS9223:inst2|EA[0] 
    Info (332119):    -1.880     -1858.800 Retrasar_entrada:inst3|q5_Entrada 
    Info (332119):     0.500         0.000 reloj_ADS9223:inst2|clkSig 
    Info (332119):     3.999         0.000 inst4|altpll_component|pll|clk[0] 
    Info (332119):     8.036         0.000 ifclk 
    Info (332119):     8.999         0.000 inst4|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 239 megabytes
    Info: Processing ended: Mon Jul 30 11:57:30 2012
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:13


