// Seed: 1926961291
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  output id_2;
  inout id_1;
  assign id_3[1] = id_1;
  logic id_4;
  assign id_3 = id_1;
  assign id_4 = 1;
endmodule
