#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Sun Sep 22 16:55:19 2024
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 55)] Syntax error near £
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 28)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 29)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 60)] Identifier count_limit is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 61)] Identifier count_limit is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 62)] Identifier count_limit is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 67)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 68)] Identifier rst_n is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 69)] Identifier valid is not declared
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 70)] Assignment target counter must be of type reg or genvar
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 73)] Identifier valid is not declared
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 74)] Assignment target counter must be of type reg or genvar
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 76)] Identifier count_limit is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 77)] Identifier valid is not declared
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 78)] Assignment target counter must be of type reg or genvar
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 81)] Identifier valid is not declared
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 82)] Assignment target counter must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v". 
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 56)] Syntax error near £
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 61)] Identifier count_limit is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 62)] Identifier count_limit is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 63)] Identifier count_limit is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 70)] Identifier valid is not declared
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 71)] Assignment target counter must be of type reg or genvar
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 74)] Identifier valid is not declared
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 75)] Assignment target counter must be of type reg or genvar
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 77)] Identifier count_limit is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 78)] Identifier valid is not declared
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 79)] Assignment target counter must be of type reg or genvar
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 82)] Identifier valid is not declared
E: Verilog-4073: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 83)] Assignment target counter must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v". 
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 70)] Identifier valid is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 74)] Identifier valid is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 78)] Identifier valid is not declared
E: Verilog-4039: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 82)] Identifier valid is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v". 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v". 
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v". 
