# SystemVerilog Basics ğŸš€

This repository provides a clean, beginner-friendly collection of SystemVerilog modules along with a coding style guide. It's designed to help students, interns, and entry-level engineers learn and follow consistent design practices.

---

## ğŸ“ Project Structure

| File                | Description                                  |
|---------------------|----------------------------------------------|
| `style_guide.md`    | SystemVerilog coding conventions             |
| `counter.sv`        | Parameterized up-counter                     |
| `mux2to1.sv`        | Parameterized 2-to-1 multiplexer             |
| `dff_async.sv`      | D Flip-Flop with asynchronous active-low reset |
| `decoder_3to8.sv`   | 3-to-8 binary decoder                        |
| `...`               | More modules coming daily (Encoders, FSMs...)|

---

## ğŸ¯ Goals

- âœ… Promote clean and reusable SV coding
- âœ… Provide example modules that are easy to simulate and learn
- âœ… Build a strong foundation for ASIC/FPGA/VLSI roles

---

## ğŸ› ï¸ How to Use

1. Refer to `style_guide.md` to follow consistent code practices
2. Explore each module (`.sv`) and simulate with your own testbenches
3. Clone the repo and contribute with improvements if desired!

---

## ğŸ§  Concepts Covered (So Far)

- `always_ff` for synchronous logic
- `always_comb` for combinational logic
- Parameterized modules
- Active-low reset convention
- Multiplexers, counters, flip-flops, decoders

---

## ğŸ“Œ Upcoming Modules

- Encoders, Priority Encoders
- FSMs (Traffic Light Controller)
- ALU, Shift Registers, Arbiters

---

## ğŸ‘¨â€ğŸ’» Author

**Brahma Ganesh Katrapalli** â€“ Passionate about VLSI & ASIC Verification.  
Connect with me on [LinkedIn](https://www.linkedin.com/in/katrapallibrahmaganesh)  
â­ Star the repo if you find it helpful!
