// Seed: 2755038239
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  supply0 id_3 = 1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_1
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(negedge ~id_3) id_6 = id_8;
  assign id_4 = 0;
  module_0(
      id_4, id_6
  );
endmodule
