INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/7th Semester/EDS LAB/RV321/RV321/RV321.srcs/sources_1/new/RV32I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/7th Semester/EDS LAB/RV321/RV321/RV321.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/7th Semester/EDS LAB/RV321/RV321/RV321.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/7th Semester/EDS LAB/RV321/RV321/RV321.srcs/sources_1/new/branch_determining_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_determining_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/7th Semester/EDS LAB/RV321/RV321/RV321.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/7th Semester/EDS LAB/RV321/RV321/RV321.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/7th Semester/EDS LAB/RV321/RV321/RV321.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/7th Semester/EDS LAB/RV321/RV321/RV321.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/7th Semester/EDS LAB/RV321/RV321/RV321.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/7th Semester/EDS LAB/RV321/RV321/RV321.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/7th Semester/EDS LAB/RV321/RV321/RV321.srcs/sources_1/new/mux_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/7th Semester/EDS LAB/RV321/RV321/RV321.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/7th Semester/EDS LAB/RV321/RV321/RV321.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/7th Semester/EDS LAB/RV321/RV321/RV321.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/7th Semester/EDS LAB/RV321/RV321/RV321.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
