<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › firewire › init_ohci1394_dma.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>init_ohci1394_dma.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * init_ohci1394_dma.c - Initializes physical DMA on all OHCI 1394 controllers</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006-2007      Bernhard Kaindl &lt;bk@suse.de&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Derived from drivers/ieee1394/ohci1394.c and arch/x86/kernel/early-quirks.c</span>
<span class="cm"> * this file has functions to:</span>
<span class="cm"> * - scan the PCI very early on boot for all OHCI 1394-compliant controllers</span>
<span class="cm"> * - reset and initialize them and make them join the IEEE1394 bus and</span>
<span class="cm"> * - enable physical DMA on them to allow remote debugging</span>
<span class="cm"> *</span>
<span class="cm"> * All code and data is marked as __init and __initdata, respective as</span>
<span class="cm"> * during boot, all OHCI1394 controllers may be claimed by the firewire</span>
<span class="cm"> * stack and at this point, this code should not touch them anymore.</span>
<span class="cm"> *</span>
<span class="cm"> * To use physical DMA after the initialization of the firewire stack,</span>
<span class="cm"> * be sure that the stack enables it and (re-)attach after the bus reset</span>
<span class="cm"> * which may be caused by the firewire stack initialization.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software Foundation,</span>
<span class="cm"> * Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;		</span><span class="cm">/* for PCI defines */</span><span class="cp"></span>
<span class="cp">#include &lt;linux/string.h&gt;</span>

<span class="cp">#include &lt;asm/pci-direct.h&gt;	</span><span class="cm">/* for direct PCI config space access */</span><span class="cp"></span>
<span class="cp">#include &lt;asm/fixmap.h&gt;</span>

<span class="cp">#include &lt;linux/init_ohci1394_dma.h&gt;</span>
<span class="cp">#include &quot;ohci.h&quot;</span>

<span class="kt">int</span> <span class="n">__initdata</span> <span class="n">init_ohci1394_dma_early</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">ohci</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">registers</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">reg_write</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">ohci</span> <span class="o">*</span><span class="n">ohci</span><span class="p">,</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">ohci</span><span class="o">-&gt;</span><span class="n">registers</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">reg_read</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">ohci</span> <span class="o">*</span><span class="n">ohci</span><span class="p">,</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">ohci</span><span class="o">-&gt;</span><span class="n">registers</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define OHCI_LOOP_COUNT		100	</span><span class="cm">/* Number of loops for reg read waits */</span><span class="cp"></span>

<span class="cm">/* Reads a PHY register of an OHCI-1394 controller */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u8</span> <span class="n">__init</span> <span class="nf">get_phy_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ohci</span> <span class="o">*</span><span class="n">ohci</span><span class="p">,</span> <span class="n">u8</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_PhyControl</span><span class="p">,</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00008000</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">OHCI_LOOP_COUNT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reg_read</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_PhyControl</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">reg_read</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_PhyControl</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">r</span> <span class="o">&amp;</span> <span class="mh">0x00ff0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Writes to a PHY register of an OHCI-1394 controller */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">set_phy_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ohci</span> <span class="o">*</span><span class="n">ohci</span><span class="p">,</span> <span class="n">u8</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u8</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_PhyControl</span><span class="p">,</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">data</span> <span class="o">|</span> <span class="mh">0x00004000</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">OHCI_LOOP_COUNT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg_read</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_PhyControl</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00004000</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Resets an OHCI-1394 controller (for sane state before initialization) */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_ohci1394_soft_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ohci</span> <span class="o">*</span><span class="n">ohci</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_HCControlSet</span><span class="p">,</span> <span class="n">OHCI1394_HCControl_softReset</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">OHCI_LOOP_COUNT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg_read</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_HCControlSet</span><span class="p">)</span>
				   <span class="o">&amp;</span> <span class="n">OHCI1394_HCControl_softReset</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#define OHCI1394_MAX_AT_REQ_RETRIES	0xf</span>
<span class="cp">#define OHCI1394_MAX_AT_RESP_RETRIES	0x2</span>
<span class="cp">#define OHCI1394_MAX_PHYS_RESP_RETRIES	0x8</span>

<span class="cm">/* Basic OHCI-1394 register and port inititalization */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_ohci1394_initialize</span><span class="p">(</span><span class="k">struct</span> <span class="n">ohci</span> <span class="o">*</span><span class="n">ohci</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">bus_options</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_ports</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Put some defaults to these undefined bus options */</span>
	<span class="n">bus_options</span> <span class="o">=</span> <span class="n">reg_read</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_BusOptions</span><span class="p">);</span>
	<span class="n">bus_options</span> <span class="o">|=</span>  <span class="mh">0x60000000</span><span class="p">;</span> <span class="cm">/* Enable CMC and ISC */</span>
	<span class="n">bus_options</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00ff0000</span><span class="p">;</span> <span class="cm">/* XXX: Set cyc_clk_acc to zero for now */</span>
	<span class="n">bus_options</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x18000000</span><span class="p">;</span> <span class="cm">/* Disable PMC and BMC */</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_BusOptions</span><span class="p">,</span> <span class="n">bus_options</span><span class="p">);</span>

	<span class="cm">/* Set the bus number */</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_NodeID</span><span class="p">,</span> <span class="mh">0x0000ffc0</span><span class="p">);</span>

	<span class="cm">/* Enable posted writes */</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_HCControlSet</span><span class="p">,</span>
			<span class="n">OHCI1394_HCControl_postedWriteEnable</span><span class="p">);</span>

	<span class="cm">/* Clear link control register */</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_LinkControlClear</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>

	<span class="cm">/* enable phys */</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_LinkControlSet</span><span class="p">,</span>
			<span class="n">OHCI1394_LinkControl_rcvPhyPkt</span><span class="p">);</span>

	<span class="cm">/* Don&#39;t accept phy packets into AR request context */</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_LinkControlClear</span><span class="p">,</span> <span class="mh">0x00000400</span><span class="p">);</span>

	<span class="cm">/* Clear the Isochonouys interrupt masks */</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_IsoRecvIntMaskClear</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_IsoRecvIntEventClear</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_IsoXmitIntMaskClear</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_IsoXmitIntEventClear</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>

	<span class="cm">/* Accept asyncronous transfer requests from all nodes for now */</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_AsReqFilterHiSet</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">);</span>

	<span class="cm">/* Specify asyncronous transfer retries */</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_ATRetries</span><span class="p">,</span>
		  <span class="n">OHCI1394_MAX_AT_REQ_RETRIES</span> <span class="o">|</span>
		  <span class="p">(</span><span class="n">OHCI1394_MAX_AT_RESP_RETRIES</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
		  <span class="p">(</span><span class="n">OHCI1394_MAX_PHYS_RESP_RETRIES</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">));</span>

	<span class="cm">/* We don&#39;t want hardware swapping */</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_HCControlClear</span><span class="p">,</span>
		  <span class="n">OHCI1394_HCControl_noByteSwapData</span><span class="p">);</span>

	<span class="cm">/* Enable link */</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_HCControlSet</span><span class="p">,</span> <span class="n">OHCI1394_HCControl_linkEnable</span><span class="p">);</span>

	<span class="cm">/* If anything is connected to a port, make sure it is enabled */</span>
	<span class="n">num_ports</span> <span class="o">=</span> <span class="n">get_phy_reg</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_ports</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="p">;</span>

		<span class="n">set_phy_reg</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">get_phy_reg</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">)</span>
			<span class="n">set_phy_reg</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="n">status</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * init_ohci1394_wait_for_busresets - wait until bus resets are completed</span>
<span class="cm"> *</span>
<span class="cm"> * OHCI1394 initialization itself and any device going on- or offline</span>
<span class="cm"> * and any cable issue cause a IEEE1394 bus reset. The OHCI1394 spec</span>
<span class="cm"> * specifies that physical DMA is disabled on each bus reset and it</span>
<span class="cm"> * has to be enabled after each bus reset when needed. We resort</span>
<span class="cm"> * to polling here because on early boot, we have no interrupts.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_ohci1394_wait_for_busresets</span><span class="p">(</span><span class="k">struct</span> <span class="n">ohci</span> <span class="o">*</span><span class="n">ohci</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">events</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">9</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">200</span><span class="p">);</span>
		<span class="n">events</span> <span class="o">=</span> <span class="n">reg_read</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_IntEventSet</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">events</span> <span class="o">&amp;</span> <span class="n">OHCI1394_busReset</span><span class="p">)</span>
			<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_IntEventClear</span><span class="p">,</span>
					<span class="n">OHCI1394_busReset</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * init_ohci1394_enable_physical_dma - Enable physical DMA for remote debugging</span>
<span class="cm"> * This enables remote DMA access over IEEE1394 from every host for the low</span>
<span class="cm"> * 4GB of address space. DMA accesses above 4GB are not available currently.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_ohci1394_enable_physical_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">ohci</span> <span class="o">*</span><span class="n">ohci</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_PhyReqFilterHiSet</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_PhyReqFilterLoSet</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_PhyUpperBound</span><span class="p">,</span> <span class="mh">0xffff0000</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * init_ohci1394_reset_and_init_dma - init controller and enable DMA</span>
<span class="cm"> * This initializes the given controller and enables physical DMA engine in it.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_ohci1394_reset_and_init_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">ohci</span> <span class="o">*</span><span class="n">ohci</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Start off with a soft reset, clears everything to a sane state. */</span>
	<span class="n">init_ohci1394_soft_reset</span><span class="p">(</span><span class="n">ohci</span><span class="p">);</span>

	<span class="cm">/* Accessing some registers without LPS enabled may cause lock up */</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_HCControlSet</span><span class="p">,</span> <span class="n">OHCI1394_HCControl_LPS</span><span class="p">);</span>

	<span class="cm">/* Disable and clear interrupts */</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_IntEventClear</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">reg_write</span><span class="p">(</span><span class="n">ohci</span><span class="p">,</span> <span class="n">OHCI1394_IntMaskClear</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>

	<span class="n">mdelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span> <span class="cm">/* Wait 50msec to make sure we have full link enabled */</span>

	<span class="n">init_ohci1394_initialize</span><span class="p">(</span><span class="n">ohci</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * The initialization causes at least one IEEE1394 bus reset. Enabling</span>
<span class="cm">	 * physical DMA only works *after* *all* bus resets have calmed down:</span>
<span class="cm">	 */</span>
	<span class="n">init_ohci1394_wait_for_busresets</span><span class="p">(</span><span class="n">ohci</span><span class="p">);</span>

	<span class="cm">/* We had to wait and do this now if we want to debug early problems */</span>
	<span class="n">init_ohci1394_enable_physical_dma</span><span class="p">(</span><span class="n">ohci</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * init_ohci1394_controller - Map the registers of the controller and init DMA</span>
<span class="cm"> * This maps the registers of the specified controller and initializes it</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_ohci1394_controller</span><span class="p">(</span><span class="kt">int</span> <span class="n">num</span><span class="p">,</span> <span class="kt">int</span> <span class="n">slot</span><span class="p">,</span> <span class="kt">int</span> <span class="n">func</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ohci_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ohci</span> <span class="n">ohci</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;init_ohci1394_dma: initializing OHCI-1394&quot;</span>
			 <span class="s">&quot; at %02x:%02x.%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">num</span><span class="p">,</span> <span class="n">slot</span><span class="p">,</span> <span class="n">func</span><span class="p">);</span>

	<span class="n">ohci_base</span> <span class="o">=</span> <span class="n">read_pci_config</span><span class="p">(</span><span class="n">num</span><span class="p">,</span> <span class="n">slot</span><span class="p">,</span> <span class="n">func</span><span class="p">,</span> <span class="n">PCI_BASE_ADDRESS_0</span><span class="o">+</span><span class="p">(</span><span class="mi">0</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">))</span>
						   <span class="o">&amp;</span> <span class="n">PCI_BASE_ADDRESS_MEM_MASK</span><span class="p">;</span>

	<span class="n">set_fixmap_nocache</span><span class="p">(</span><span class="n">FIX_OHCI1394_BASE</span><span class="p">,</span> <span class="n">ohci_base</span><span class="p">);</span>

	<span class="n">ohci</span><span class="p">.</span><span class="n">registers</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">fix_to_virt</span><span class="p">(</span><span class="n">FIX_OHCI1394_BASE</span><span class="p">);</span>

	<span class="n">init_ohci1394_reset_and_init_dma</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ohci</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * debug_init_ohci1394_dma - scan for OHCI1394 controllers and init DMA on them</span>
<span class="cm"> * Scans the whole PCI space for OHCI1394 controllers and inits DMA on them</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_ohci1394_dma_on_all_controllers</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">num</span><span class="p">,</span> <span class="n">slot</span><span class="p">,</span> <span class="n">func</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">class</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">early_pci_allowed</span><span class="p">())</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Poor man&#39;s PCI discovery, the only thing we can do at early boot */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">num</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">num</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">num</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">slot</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">slot</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">slot</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">func</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">func</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">func</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">class</span> <span class="o">=</span> <span class="n">read_pci_config</span><span class="p">(</span><span class="n">num</span><span class="p">,</span> <span class="n">slot</span><span class="p">,</span> <span class="n">func</span><span class="p">,</span>
							<span class="n">PCI_CLASS_REVISION</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">class</span> <span class="o">==</span> <span class="mh">0xffffffff</span><span class="p">)</span>
					<span class="k">continue</span><span class="p">;</span> <span class="cm">/* No device at this func */</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">class</span><span class="o">&gt;&gt;</span><span class="mi">8</span> <span class="o">!=</span> <span class="n">PCI_CLASS_SERIAL_FIREWIRE_OHCI</span><span class="p">)</span>
					<span class="k">continue</span><span class="p">;</span> <span class="cm">/* Not an OHCI-1394 device */</span>

				<span class="n">init_ohci1394_controller</span><span class="p">(</span><span class="n">num</span><span class="p">,</span> <span class="n">slot</span><span class="p">,</span> <span class="n">func</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span> <span class="cm">/* Assume one controller per device */</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;init_ohci1394_dma: finished initializing OHCI DMA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * setup_init_ohci1394_early - enables early OHCI1394 DMA initialization</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">setup_ohci1394_dma</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">opt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">opt</span><span class="p">,</span> <span class="s">&quot;early&quot;</span><span class="p">))</span>
		<span class="n">init_ohci1394_dma_early</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* passing ohci1394_dma=early on boot causes early OHCI1394 DMA initialization */</span>
<span class="n">early_param</span><span class="p">(</span><span class="s">&quot;ohci1394_dma&quot;</span><span class="p">,</span> <span class="n">setup_ohci1394_dma</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
