INFO: [VRFC 10-2263] Analyzing Verilog file "/users/btech/rohitv23/assignment3_monday1/assignment3_monday1.sim/sim_1/impl/timing/xsim/test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_FSM
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/btech/rohitv23/assignment3_monday1/assignment3_monday1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
