// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "07/12/2025 17:06:27"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module neuron (
	clk,
	reset,
	inp_ready,
	inp_data,
	weight,
	bias,
	out,
	out_ready,
	product_q16_16,
	product,
	acc,
	count);
input 	clk;
input 	reset;
input 	inp_ready;
input 	[15:0] inp_data;
input 	[15:0] weight;
input 	[15:0] bias;
output 	[15:0] out;
output 	out_ready;
output 	[31:0] product_q16_16;
output 	[15:0] product;
output 	[31:0] acc;
output 	[9:0] count;

// Design Ports Information
// out[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[1]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[2]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[3]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[4]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[6]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[7]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[8]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[9]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[10]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[11]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[12]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[13]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[14]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_ready	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[1]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[2]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[4]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[5]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[6]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[7]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[8]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[9]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[10]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[11]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[12]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[13]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[14]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[15]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[16]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[17]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[18]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[19]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[20]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[21]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[22]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[23]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[24]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[25]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[26]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[27]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[28]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[29]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[30]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product_q16_16[31]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[0]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[1]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[2]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[3]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[4]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[5]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[6]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[7]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[8]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[9]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[10]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[11]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[12]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[13]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[14]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[15]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[0]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[1]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[2]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[3]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[4]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[5]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[7]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[8]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[9]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[10]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[11]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[13]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[14]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[15]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[16]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[17]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[18]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[19]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[20]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[21]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[22]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[23]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[24]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[25]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[26]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[27]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[28]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[29]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[30]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc[31]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[0]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[1]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[2]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[3]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[4]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[5]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[6]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[7]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[8]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[9]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bias[0]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bias[15]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bias[14]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bias[13]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bias[12]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bias[11]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bias[10]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bias[9]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bias[8]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bias[7]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bias[6]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bias[5]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bias[4]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bias[3]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bias[2]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bias[1]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_ready	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[0]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[1]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[2]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[3]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[5]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[6]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[7]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[8]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[9]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[10]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[11]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[12]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[13]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[14]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inp_data[15]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight[0]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight[1]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight[2]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight[3]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight[4]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight[5]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight[7]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight[8]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight[9]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight[10]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight[11]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight[12]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight[13]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight[14]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// weight[15]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult0|auto_generated|mac_out2~0 ;
wire \Mult0|auto_generated|mac_out2~1 ;
wire \Mult0|auto_generated|mac_out2~2 ;
wire \Mult0|auto_generated|mac_out2~3 ;
wire \out[0]~output_o ;
wire \out[1]~output_o ;
wire \out[2]~output_o ;
wire \out[3]~output_o ;
wire \out[4]~output_o ;
wire \out[5]~output_o ;
wire \out[6]~output_o ;
wire \out[7]~output_o ;
wire \out[8]~output_o ;
wire \out[9]~output_o ;
wire \out[10]~output_o ;
wire \out[11]~output_o ;
wire \out[12]~output_o ;
wire \out[13]~output_o ;
wire \out[14]~output_o ;
wire \out[15]~output_o ;
wire \out_ready~output_o ;
wire \product_q16_16[0]~output_o ;
wire \product_q16_16[1]~output_o ;
wire \product_q16_16[2]~output_o ;
wire \product_q16_16[3]~output_o ;
wire \product_q16_16[4]~output_o ;
wire \product_q16_16[5]~output_o ;
wire \product_q16_16[6]~output_o ;
wire \product_q16_16[7]~output_o ;
wire \product_q16_16[8]~output_o ;
wire \product_q16_16[9]~output_o ;
wire \product_q16_16[10]~output_o ;
wire \product_q16_16[11]~output_o ;
wire \product_q16_16[12]~output_o ;
wire \product_q16_16[13]~output_o ;
wire \product_q16_16[14]~output_o ;
wire \product_q16_16[15]~output_o ;
wire \product_q16_16[16]~output_o ;
wire \product_q16_16[17]~output_o ;
wire \product_q16_16[18]~output_o ;
wire \product_q16_16[19]~output_o ;
wire \product_q16_16[20]~output_o ;
wire \product_q16_16[21]~output_o ;
wire \product_q16_16[22]~output_o ;
wire \product_q16_16[23]~output_o ;
wire \product_q16_16[24]~output_o ;
wire \product_q16_16[25]~output_o ;
wire \product_q16_16[26]~output_o ;
wire \product_q16_16[27]~output_o ;
wire \product_q16_16[28]~output_o ;
wire \product_q16_16[29]~output_o ;
wire \product_q16_16[30]~output_o ;
wire \product_q16_16[31]~output_o ;
wire \product[0]~output_o ;
wire \product[1]~output_o ;
wire \product[2]~output_o ;
wire \product[3]~output_o ;
wire \product[4]~output_o ;
wire \product[5]~output_o ;
wire \product[6]~output_o ;
wire \product[7]~output_o ;
wire \product[8]~output_o ;
wire \product[9]~output_o ;
wire \product[10]~output_o ;
wire \product[11]~output_o ;
wire \product[12]~output_o ;
wire \product[13]~output_o ;
wire \product[14]~output_o ;
wire \product[15]~output_o ;
wire \acc[0]~output_o ;
wire \acc[1]~output_o ;
wire \acc[2]~output_o ;
wire \acc[3]~output_o ;
wire \acc[4]~output_o ;
wire \acc[5]~output_o ;
wire \acc[6]~output_o ;
wire \acc[7]~output_o ;
wire \acc[8]~output_o ;
wire \acc[9]~output_o ;
wire \acc[10]~output_o ;
wire \acc[11]~output_o ;
wire \acc[12]~output_o ;
wire \acc[13]~output_o ;
wire \acc[14]~output_o ;
wire \acc[15]~output_o ;
wire \acc[16]~output_o ;
wire \acc[17]~output_o ;
wire \acc[18]~output_o ;
wire \acc[19]~output_o ;
wire \acc[20]~output_o ;
wire \acc[21]~output_o ;
wire \acc[22]~output_o ;
wire \acc[23]~output_o ;
wire \acc[24]~output_o ;
wire \acc[25]~output_o ;
wire \acc[26]~output_o ;
wire \acc[27]~output_o ;
wire \acc[28]~output_o ;
wire \acc[29]~output_o ;
wire \acc[30]~output_o ;
wire \acc[31]~output_o ;
wire \count[0]~output_o ;
wire \count[1]~output_o ;
wire \count[2]~output_o ;
wire \count[3]~output_o ;
wire \count[4]~output_o ;
wire \count[5]~output_o ;
wire \count[6]~output_o ;
wire \count[7]~output_o ;
wire \count[8]~output_o ;
wire \count[9]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \bias[0]~input_o ;
wire \inp_data[0]~input_o ;
wire \inp_data[1]~input_o ;
wire \inp_data[2]~input_o ;
wire \inp_data[3]~input_o ;
wire \inp_data[4]~input_o ;
wire \inp_data[5]~input_o ;
wire \inp_data[6]~input_o ;
wire \inp_data[7]~input_o ;
wire \inp_data[8]~input_o ;
wire \inp_data[9]~input_o ;
wire \inp_data[10]~input_o ;
wire \inp_data[11]~input_o ;
wire \inp_data[12]~input_o ;
wire \inp_data[13]~input_o ;
wire \inp_data[14]~input_o ;
wire \inp_data[15]~input_o ;
wire \weight[0]~input_o ;
wire \weight[1]~input_o ;
wire \weight[2]~input_o ;
wire \weight[3]~input_o ;
wire \weight[4]~input_o ;
wire \weight[5]~input_o ;
wire \weight[6]~input_o ;
wire \weight[7]~input_o ;
wire \weight[8]~input_o ;
wire \weight[9]~input_o ;
wire \weight[10]~input_o ;
wire \weight[11]~input_o ;
wire \weight[12]~input_o ;
wire \weight[13]~input_o ;
wire \weight[14]~input_o ;
wire \weight[15]~input_o ;
wire \Mult0|auto_generated|mac_mult1~dataout ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \Mult0|auto_generated|mac_mult1~0 ;
wire \Mult0|auto_generated|mac_mult1~1 ;
wire \Mult0|auto_generated|mac_mult1~2 ;
wire \Mult0|auto_generated|mac_mult1~3 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out2~dataout ;
wire \acc[0]~32_combout ;
wire \reset~input_o ;
wire \inp_ready~input_o ;
wire \acc[26]~34_combout ;
wire \acc[0]~reg0_q ;
wire \acc[0]~33 ;
wire \acc[1]~35_combout ;
wire \acc[1]~reg0_q ;
wire \acc[1]~36 ;
wire \acc[2]~37_combout ;
wire \acc[2]~reg0_q ;
wire \acc[2]~38 ;
wire \acc[3]~39_combout ;
wire \acc[3]~reg0_q ;
wire \acc[3]~40 ;
wire \acc[4]~41_combout ;
wire \acc[4]~reg0_q ;
wire \acc[4]~42 ;
wire \acc[5]~43_combout ;
wire \acc[5]~reg0_q ;
wire \acc[5]~44 ;
wire \acc[6]~45_combout ;
wire \acc[6]~reg0_q ;
wire \acc[6]~46 ;
wire \acc[7]~47_combout ;
wire \acc[7]~reg0_q ;
wire \acc[7]~48 ;
wire \acc[8]~49_combout ;
wire \acc[8]~reg0_q ;
wire \Add2~0_combout ;
wire \Add3~1_cout ;
wire \Add3~3_cout ;
wire \Add3~5_cout ;
wire \Add3~7_cout ;
wire \Add3~9_cout ;
wire \Add3~11_cout ;
wire \Add3~13_cout ;
wire \Add3~14_combout ;
wire \out[0]~16_combout ;
wire \bias[15]~input_o ;
wire \Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \acc[8]~50 ;
wire \acc[9]~51_combout ;
wire \acc[9]~reg0_q ;
wire \acc[9]~52 ;
wire \acc[10]~53_combout ;
wire \acc[10]~reg0_q ;
wire \acc[10]~54 ;
wire \acc[11]~55_combout ;
wire \acc[11]~reg0_q ;
wire \acc[11]~56 ;
wire \acc[12]~57_combout ;
wire \acc[12]~reg0_q ;
wire \acc[12]~58 ;
wire \acc[13]~59_combout ;
wire \acc[13]~reg0_q ;
wire \acc[13]~60 ;
wire \acc[14]~61_combout ;
wire \acc[14]~reg0_q ;
wire \acc[14]~62 ;
wire \acc[15]~63_combout ;
wire \acc[15]~reg0_q ;
wire \acc[15]~64 ;
wire \acc[16]~65_combout ;
wire \acc[16]~reg0_q ;
wire \acc[16]~66 ;
wire \acc[17]~67_combout ;
wire \acc[17]~reg0_q ;
wire \acc[17]~68 ;
wire \acc[18]~69_combout ;
wire \acc[18]~reg0_q ;
wire \acc[18]~70 ;
wire \acc[19]~71_combout ;
wire \acc[19]~reg0_q ;
wire \acc[19]~72 ;
wire \acc[20]~73_combout ;
wire \acc[20]~reg0_q ;
wire \acc[20]~74 ;
wire \acc[21]~75_combout ;
wire \acc[21]~reg0_q ;
wire \acc[21]~76 ;
wire \acc[22]~77_combout ;
wire \acc[22]~reg0_q ;
wire \acc[22]~78 ;
wire \acc[23]~79_combout ;
wire \acc[23]~reg0_q ;
wire \acc[23]~80 ;
wire \acc[24]~81_combout ;
wire \acc[24]~reg0_q ;
wire \acc[24]~82 ;
wire \acc[25]~83_combout ;
wire \acc[25]~reg0_q ;
wire \acc[25]~84 ;
wire \acc[26]~85_combout ;
wire \acc[26]~reg0_q ;
wire \acc[26]~86 ;
wire \acc[27]~87_combout ;
wire \acc[27]~reg0_q ;
wire \acc[27]~88 ;
wire \acc[28]~89_combout ;
wire \acc[28]~reg0_q ;
wire \acc[28]~90 ;
wire \acc[29]~91_combout ;
wire \acc[29]~reg0_q ;
wire \acc[29]~92 ;
wire \acc[30]~93_combout ;
wire \acc[30]~reg0_q ;
wire \acc[30]~94 ;
wire \acc[31]~95_combout ;
wire \acc[31]~reg0_q ;
wire \bias[14]~input_o ;
wire \bias[13]~input_o ;
wire \bias[12]~input_o ;
wire \bias[11]~input_o ;
wire \bias[10]~input_o ;
wire \bias[9]~input_o ;
wire \bias[8]~input_o ;
wire \bias[7]~input_o ;
wire \bias[6]~input_o ;
wire \bias[5]~input_o ;
wire \bias[4]~input_o ;
wire \bias[3]~input_o ;
wire \bias[2]~input_o ;
wire \bias[1]~input_o ;
wire \Add2~1 ;
wire \Add2~3 ;
wire \Add2~5 ;
wire \Add2~7 ;
wire \Add2~9 ;
wire \Add2~11 ;
wire \Add2~13 ;
wire \Add2~15 ;
wire \Add2~17 ;
wire \Add2~19 ;
wire \Add2~21 ;
wire \Add2~23 ;
wire \Add2~25 ;
wire \Add2~27 ;
wire \Add2~29 ;
wire \Add2~31 ;
wire \Add2~33_cout ;
wire \Add2~35_cout ;
wire \Add2~37_cout ;
wire \Add2~39_cout ;
wire \Add2~41_cout ;
wire \Add2~43_cout ;
wire \Add2~45_cout ;
wire \Add2~46_combout ;
wire \count[0]~10_combout ;
wire \~GND~combout ;
wire \count[0]~reg0_q ;
wire \count[0]~11 ;
wire \count[1]~12_combout ;
wire \count[1]~reg0_q ;
wire \count[1]~13 ;
wire \count[2]~14_combout ;
wire \count[2]~reg0_q ;
wire \count[2]~15 ;
wire \count[3]~16_combout ;
wire \count[3]~reg0_q ;
wire \count[3]~17 ;
wire \count[4]~18_combout ;
wire \count[4]~reg0_q ;
wire \count[4]~19 ;
wire \count[5]~20_combout ;
wire \count[5]~reg0_q ;
wire \count[5]~21 ;
wire \count[6]~22_combout ;
wire \count[6]~reg0_q ;
wire \count[6]~23 ;
wire \count[7]~24_combout ;
wire \count[7]~reg0_q ;
wire \count[7]~25 ;
wire \count[8]~26_combout ;
wire \count[8]~reg0_q ;
wire \count[8]~27 ;
wire \count[9]~28_combout ;
wire \count[9]~reg0_q ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \out[1]~18_combout ;
wire \out[0]~reg0_q ;
wire \Add2~2_combout ;
wire \Add3~15 ;
wire \Add3~16_combout ;
wire \out[0]~17 ;
wire \out[1]~19_combout ;
wire \out[1]~reg0_q ;
wire \Add2~4_combout ;
wire \Add3~17 ;
wire \Add3~18_combout ;
wire \out[1]~20 ;
wire \out[2]~21_combout ;
wire \out[2]~reg0_q ;
wire \Add2~6_combout ;
wire \Add3~19 ;
wire \Add3~20_combout ;
wire \out[2]~22 ;
wire \out[3]~23_combout ;
wire \out[3]~reg0_q ;
wire \Add2~8_combout ;
wire \Add3~21 ;
wire \Add3~22_combout ;
wire \out[3]~24 ;
wire \out[4]~25_combout ;
wire \out[4]~reg0_q ;
wire \Add2~10_combout ;
wire \Add3~23 ;
wire \Add3~24_combout ;
wire \out[4]~26 ;
wire \out[5]~27_combout ;
wire \out[5]~reg0_q ;
wire \Add2~12_combout ;
wire \Add3~25 ;
wire \Add3~26_combout ;
wire \out[5]~28 ;
wire \out[6]~29_combout ;
wire \out[6]~reg0_q ;
wire \Add2~14_combout ;
wire \Add3~27 ;
wire \Add3~28_combout ;
wire \out[6]~30 ;
wire \out[7]~31_combout ;
wire \out[7]~reg0_q ;
wire \Add2~16_combout ;
wire \Add3~29 ;
wire \Add3~30_combout ;
wire \out[7]~32 ;
wire \out[8]~33_combout ;
wire \out[8]~reg0_q ;
wire \Add2~18_combout ;
wire \Add3~31 ;
wire \Add3~32_combout ;
wire \out[8]~34 ;
wire \out[9]~35_combout ;
wire \out[9]~reg0_q ;
wire \Add2~20_combout ;
wire \Add3~33 ;
wire \Add3~34_combout ;
wire \out[9]~36 ;
wire \out[10]~37_combout ;
wire \out[10]~reg0_q ;
wire \Add2~22_combout ;
wire \Add3~35 ;
wire \Add3~36_combout ;
wire \out[10]~38 ;
wire \out[11]~39_combout ;
wire \out[11]~reg0_q ;
wire \Add2~24_combout ;
wire \Add3~37 ;
wire \Add3~38_combout ;
wire \out[11]~40 ;
wire \out[12]~41_combout ;
wire \out[12]~reg0_q ;
wire \Add2~26_combout ;
wire \Add3~39 ;
wire \Add3~40_combout ;
wire \out[12]~42 ;
wire \out[13]~43_combout ;
wire \out[13]~reg0_q ;
wire \Add2~28_combout ;
wire \Add3~41 ;
wire \Add3~42_combout ;
wire \out[13]~44 ;
wire \out[14]~45_combout ;
wire \out[14]~reg0_q ;
wire \Add2~30_combout ;
wire \Add3~43 ;
wire \Add3~44_combout ;
wire \out[14]~46 ;
wire \out[15]~47_combout ;
wire \out[15]~reg0_q ;
wire \out_ready~0_combout ;
wire \out_ready~reg0_q ;

wire [35:0] \Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \Mult0|auto_generated|mac_out2~0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out2~1  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out2~2  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out2~3  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out2~dataout  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out2~DATAOUT1  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out2~DATAOUT2  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out2~DATAOUT3  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out2~DATAOUT4  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out2~DATAOUT5  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out2~DATAOUT6  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out2~DATAOUT7  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out2~DATAOUT8  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out2~DATAOUT9  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out2~DATAOUT10  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out2~DATAOUT11  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out2~DATAOUT12  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out2~DATAOUT13  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out2~DATAOUT14  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out2~DATAOUT15  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out2~DATAOUT16  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out2~DATAOUT17  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out2~DATAOUT18  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out2~DATAOUT19  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out2~DATAOUT20  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out2~DATAOUT21  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out2~DATAOUT22  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out2~DATAOUT23  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out2~DATAOUT24  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out2~DATAOUT25  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out2~DATAOUT26  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out2~DATAOUT27  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out2~DATAOUT28  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out2~DATAOUT29  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out2~DATAOUT30  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out2~DATAOUT31  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult1~0  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult1~1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult1~2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult1~3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult1~dataout  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult1~DATAOUT1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult1~DATAOUT2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult1~DATAOUT3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult1~DATAOUT4  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult1~DATAOUT5  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult1~DATAOUT6  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult1~DATAOUT7  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult1~DATAOUT8  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult1~DATAOUT9  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult1~DATAOUT10  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult1~DATAOUT11  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult1~DATAOUT12  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult1~DATAOUT13  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult1~DATAOUT14  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult1~DATAOUT15  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult1~DATAOUT16  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult1~DATAOUT17  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult1~DATAOUT18  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult1~DATAOUT19  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult1~DATAOUT20  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult1~DATAOUT21  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult1~DATAOUT22  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult1~DATAOUT23  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult1~DATAOUT24  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult1~DATAOUT25  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult1~DATAOUT26  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult1~DATAOUT27  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult1~DATAOUT28  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult1~DATAOUT29  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult1~DATAOUT30  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult1~DATAOUT31  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \out[0]~output (
	.i(\out[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[0]~output .bus_hold = "false";
defparam \out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \out[1]~output (
	.i(\out[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[1]~output .bus_hold = "false";
defparam \out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \out[2]~output (
	.i(\out[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[2]~output .bus_hold = "false";
defparam \out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \out[3]~output (
	.i(\out[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[3]~output .bus_hold = "false";
defparam \out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \out[4]~output (
	.i(\out[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[4]~output .bus_hold = "false";
defparam \out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \out[5]~output (
	.i(\out[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[5]~output .bus_hold = "false";
defparam \out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \out[6]~output (
	.i(\out[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[6]~output .bus_hold = "false";
defparam \out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \out[7]~output (
	.i(\out[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[7]~output .bus_hold = "false";
defparam \out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \out[8]~output (
	.i(\out[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[8]~output .bus_hold = "false";
defparam \out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \out[9]~output (
	.i(\out[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[9]~output .bus_hold = "false";
defparam \out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \out[10]~output (
	.i(\out[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[10]~output .bus_hold = "false";
defparam \out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \out[11]~output (
	.i(\out[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[11]~output .bus_hold = "false";
defparam \out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \out[12]~output (
	.i(\out[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[12]~output .bus_hold = "false";
defparam \out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \out[13]~output (
	.i(\out[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[13]~output .bus_hold = "false";
defparam \out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \out[14]~output (
	.i(\out[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[14]~output .bus_hold = "false";
defparam \out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \out[15]~output (
	.i(\out[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[15]~output .bus_hold = "false";
defparam \out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \out_ready~output (
	.i(\out_ready~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \out_ready~output .bus_hold = "false";
defparam \out_ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \product_q16_16[0]~output (
	.i(\Mult0|auto_generated|mac_out2~dataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[0]~output .bus_hold = "false";
defparam \product_q16_16[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \product_q16_16[1]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[1]~output .bus_hold = "false";
defparam \product_q16_16[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \product_q16_16[2]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[2]~output .bus_hold = "false";
defparam \product_q16_16[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \product_q16_16[3]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[3]~output .bus_hold = "false";
defparam \product_q16_16[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \product_q16_16[4]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[4]~output .bus_hold = "false";
defparam \product_q16_16[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \product_q16_16[5]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[5]~output .bus_hold = "false";
defparam \product_q16_16[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \product_q16_16[6]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[6]~output .bus_hold = "false";
defparam \product_q16_16[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \product_q16_16[7]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[7]~output .bus_hold = "false";
defparam \product_q16_16[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \product_q16_16[8]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[8]~output .bus_hold = "false";
defparam \product_q16_16[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \product_q16_16[9]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[9]~output .bus_hold = "false";
defparam \product_q16_16[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \product_q16_16[10]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[10]~output .bus_hold = "false";
defparam \product_q16_16[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \product_q16_16[11]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[11]~output .bus_hold = "false";
defparam \product_q16_16[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \product_q16_16[12]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[12]~output .bus_hold = "false";
defparam \product_q16_16[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \product_q16_16[13]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[13]~output .bus_hold = "false";
defparam \product_q16_16[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \product_q16_16[14]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[14]~output .bus_hold = "false";
defparam \product_q16_16[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \product_q16_16[15]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[15]~output .bus_hold = "false";
defparam \product_q16_16[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \product_q16_16[16]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[16]~output .bus_hold = "false";
defparam \product_q16_16[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \product_q16_16[17]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[17]~output .bus_hold = "false";
defparam \product_q16_16[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \product_q16_16[18]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[18]~output .bus_hold = "false";
defparam \product_q16_16[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \product_q16_16[19]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[19]~output .bus_hold = "false";
defparam \product_q16_16[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \product_q16_16[20]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[20]~output .bus_hold = "false";
defparam \product_q16_16[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \product_q16_16[21]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[21]~output .bus_hold = "false";
defparam \product_q16_16[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \product_q16_16[22]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[22]~output .bus_hold = "false";
defparam \product_q16_16[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \product_q16_16[23]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[23]~output .bus_hold = "false";
defparam \product_q16_16[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \product_q16_16[24]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[24]~output .bus_hold = "false";
defparam \product_q16_16[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \product_q16_16[25]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[25]~output .bus_hold = "false";
defparam \product_q16_16[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \product_q16_16[26]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[26]~output .bus_hold = "false";
defparam \product_q16_16[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \product_q16_16[27]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[27]~output .bus_hold = "false";
defparam \product_q16_16[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \product_q16_16[28]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[28]~output .bus_hold = "false";
defparam \product_q16_16[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \product_q16_16[29]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[29]~output .bus_hold = "false";
defparam \product_q16_16[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \product_q16_16[30]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[30]~output .bus_hold = "false";
defparam \product_q16_16[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \product_q16_16[31]~output (
	.i(\Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product_q16_16[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \product_q16_16[31]~output .bus_hold = "false";
defparam \product_q16_16[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \product[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \product[0]~output .bus_hold = "false";
defparam \product[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \product[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \product[1]~output .bus_hold = "false";
defparam \product[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \product[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \product[2]~output .bus_hold = "false";
defparam \product[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \product[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \product[3]~output .bus_hold = "false";
defparam \product[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \product[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \product[4]~output .bus_hold = "false";
defparam \product[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \product[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \product[5]~output .bus_hold = "false";
defparam \product[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \product[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \product[6]~output .bus_hold = "false";
defparam \product[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \product[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \product[7]~output .bus_hold = "false";
defparam \product[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \product[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \product[8]~output .bus_hold = "false";
defparam \product[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \product[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \product[9]~output .bus_hold = "false";
defparam \product[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \product[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \product[10]~output .bus_hold = "false";
defparam \product[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \product[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \product[11]~output .bus_hold = "false";
defparam \product[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \product[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \product[12]~output .bus_hold = "false";
defparam \product[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \product[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \product[13]~output .bus_hold = "false";
defparam \product[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \product[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \product[14]~output .bus_hold = "false";
defparam \product[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \product[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\product[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \product[15]~output .bus_hold = "false";
defparam \product[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \acc[0]~output (
	.i(\acc[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[0]~output .bus_hold = "false";
defparam \acc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \acc[1]~output (
	.i(\acc[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[1]~output .bus_hold = "false";
defparam \acc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \acc[2]~output (
	.i(\acc[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[2]~output .bus_hold = "false";
defparam \acc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \acc[3]~output (
	.i(\acc[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[3]~output .bus_hold = "false";
defparam \acc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \acc[4]~output (
	.i(\acc[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[4]~output .bus_hold = "false";
defparam \acc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \acc[5]~output (
	.i(\acc[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[5]~output .bus_hold = "false";
defparam \acc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \acc[6]~output (
	.i(\acc[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[6]~output .bus_hold = "false";
defparam \acc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \acc[7]~output (
	.i(\acc[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[7]~output .bus_hold = "false";
defparam \acc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \acc[8]~output (
	.i(\acc[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[8]~output .bus_hold = "false";
defparam \acc[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \acc[9]~output (
	.i(\acc[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[9]~output .bus_hold = "false";
defparam \acc[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \acc[10]~output (
	.i(\acc[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[10]~output .bus_hold = "false";
defparam \acc[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y9_N23
cycloneive_io_obuf \acc[11]~output (
	.i(\acc[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[11]~output .bus_hold = "false";
defparam \acc[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \acc[12]~output (
	.i(\acc[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[12]~output .bus_hold = "false";
defparam \acc[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \acc[13]~output (
	.i(\acc[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[13]~output .bus_hold = "false";
defparam \acc[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \acc[14]~output (
	.i(\acc[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[14]~output .bus_hold = "false";
defparam \acc[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \acc[15]~output (
	.i(\acc[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[15]~output .bus_hold = "false";
defparam \acc[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \acc[16]~output (
	.i(\acc[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[16]~output .bus_hold = "false";
defparam \acc[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \acc[17]~output (
	.i(\acc[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[17]~output .bus_hold = "false";
defparam \acc[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \acc[18]~output (
	.i(\acc[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[18]~output .bus_hold = "false";
defparam \acc[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \acc[19]~output (
	.i(\acc[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[19]~output .bus_hold = "false";
defparam \acc[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \acc[20]~output (
	.i(\acc[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[20]~output .bus_hold = "false";
defparam \acc[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \acc[21]~output (
	.i(\acc[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[21]~output .bus_hold = "false";
defparam \acc[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \acc[22]~output (
	.i(\acc[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[22]~output .bus_hold = "false";
defparam \acc[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \acc[23]~output (
	.i(\acc[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[23]~output .bus_hold = "false";
defparam \acc[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \acc[24]~output (
	.i(\acc[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[24]~output .bus_hold = "false";
defparam \acc[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \acc[25]~output (
	.i(\acc[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[25]~output .bus_hold = "false";
defparam \acc[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \acc[26]~output (
	.i(\acc[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[26]~output .bus_hold = "false";
defparam \acc[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \acc[27]~output (
	.i(\acc[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[27]~output .bus_hold = "false";
defparam \acc[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \acc[28]~output (
	.i(\acc[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[28]~output .bus_hold = "false";
defparam \acc[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \acc[29]~output (
	.i(\acc[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[29]~output .bus_hold = "false";
defparam \acc[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \acc[30]~output (
	.i(\acc[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[30]~output .bus_hold = "false";
defparam \acc[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \acc[31]~output (
	.i(\acc[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acc[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \acc[31]~output .bus_hold = "false";
defparam \acc[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \count[0]~output (
	.i(\count[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[0]~output .bus_hold = "false";
defparam \count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \count[1]~output (
	.i(\count[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[1]~output .bus_hold = "false";
defparam \count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \count[2]~output (
	.i(\count[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[2]~output .bus_hold = "false";
defparam \count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \count[3]~output (
	.i(\count[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[3]~output .bus_hold = "false";
defparam \count[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \count[4]~output (
	.i(\count[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[4]~output .bus_hold = "false";
defparam \count[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \count[5]~output (
	.i(\count[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[5]~output .bus_hold = "false";
defparam \count[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \count[6]~output (
	.i(\count[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[6]~output .bus_hold = "false";
defparam \count[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \count[7]~output (
	.i(\count[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[7]~output .bus_hold = "false";
defparam \count[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \count[8]~output (
	.i(\count[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[8]~output .bus_hold = "false";
defparam \count[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \count[9]~output (
	.i(\count[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[9]~output .bus_hold = "false";
defparam \count[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \bias[0]~input (
	.i(bias[0]),
	.ibar(gnd),
	.o(\bias[0]~input_o ));
// synopsys translate_off
defparam \bias[0]~input .bus_hold = "false";
defparam \bias[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N1
cycloneive_io_ibuf \inp_data[0]~input (
	.i(inp_data[0]),
	.ibar(gnd),
	.o(\inp_data[0]~input_o ));
// synopsys translate_off
defparam \inp_data[0]~input .bus_hold = "false";
defparam \inp_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N8
cycloneive_io_ibuf \inp_data[1]~input (
	.i(inp_data[1]),
	.ibar(gnd),
	.o(\inp_data[1]~input_o ));
// synopsys translate_off
defparam \inp_data[1]~input .bus_hold = "false";
defparam \inp_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cycloneive_io_ibuf \inp_data[2]~input (
	.i(inp_data[2]),
	.ibar(gnd),
	.o(\inp_data[2]~input_o ));
// synopsys translate_off
defparam \inp_data[2]~input .bus_hold = "false";
defparam \inp_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N15
cycloneive_io_ibuf \inp_data[3]~input (
	.i(inp_data[3]),
	.ibar(gnd),
	.o(\inp_data[3]~input_o ));
// synopsys translate_off
defparam \inp_data[3]~input .bus_hold = "false";
defparam \inp_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N8
cycloneive_io_ibuf \inp_data[4]~input (
	.i(inp_data[4]),
	.ibar(gnd),
	.o(\inp_data[4]~input_o ));
// synopsys translate_off
defparam \inp_data[4]~input .bus_hold = "false";
defparam \inp_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N8
cycloneive_io_ibuf \inp_data[5]~input (
	.i(inp_data[5]),
	.ibar(gnd),
	.o(\inp_data[5]~input_o ));
// synopsys translate_off
defparam \inp_data[5]~input .bus_hold = "false";
defparam \inp_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N1
cycloneive_io_ibuf \inp_data[6]~input (
	.i(inp_data[6]),
	.ibar(gnd),
	.o(\inp_data[6]~input_o ));
// synopsys translate_off
defparam \inp_data[6]~input .bus_hold = "false";
defparam \inp_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N1
cycloneive_io_ibuf \inp_data[7]~input (
	.i(inp_data[7]),
	.ibar(gnd),
	.o(\inp_data[7]~input_o ));
// synopsys translate_off
defparam \inp_data[7]~input .bus_hold = "false";
defparam \inp_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N8
cycloneive_io_ibuf \inp_data[8]~input (
	.i(inp_data[8]),
	.ibar(gnd),
	.o(\inp_data[8]~input_o ));
// synopsys translate_off
defparam \inp_data[8]~input .bus_hold = "false";
defparam \inp_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N22
cycloneive_io_ibuf \inp_data[9]~input (
	.i(inp_data[9]),
	.ibar(gnd),
	.o(\inp_data[9]~input_o ));
// synopsys translate_off
defparam \inp_data[9]~input .bus_hold = "false";
defparam \inp_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N22
cycloneive_io_ibuf \inp_data[10]~input (
	.i(inp_data[10]),
	.ibar(gnd),
	.o(\inp_data[10]~input_o ));
// synopsys translate_off
defparam \inp_data[10]~input .bus_hold = "false";
defparam \inp_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N1
cycloneive_io_ibuf \inp_data[11]~input (
	.i(inp_data[11]),
	.ibar(gnd),
	.o(\inp_data[11]~input_o ));
// synopsys translate_off
defparam \inp_data[11]~input .bus_hold = "false";
defparam \inp_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y0_N8
cycloneive_io_ibuf \inp_data[12]~input (
	.i(inp_data[12]),
	.ibar(gnd),
	.o(\inp_data[12]~input_o ));
// synopsys translate_off
defparam \inp_data[12]~input .bus_hold = "false";
defparam \inp_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N15
cycloneive_io_ibuf \inp_data[13]~input (
	.i(inp_data[13]),
	.ibar(gnd),
	.o(\inp_data[13]~input_o ));
// synopsys translate_off
defparam \inp_data[13]~input .bus_hold = "false";
defparam \inp_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y0_N15
cycloneive_io_ibuf \inp_data[14]~input (
	.i(inp_data[14]),
	.ibar(gnd),
	.o(\inp_data[14]~input_o ));
// synopsys translate_off
defparam \inp_data[14]~input .bus_hold = "false";
defparam \inp_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N15
cycloneive_io_ibuf \inp_data[15]~input (
	.i(inp_data[15]),
	.ibar(gnd),
	.o(\inp_data[15]~input_o ));
// synopsys translate_off
defparam \inp_data[15]~input .bus_hold = "false";
defparam \inp_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N15
cycloneive_io_ibuf \weight[0]~input (
	.i(weight[0]),
	.ibar(gnd),
	.o(\weight[0]~input_o ));
// synopsys translate_off
defparam \weight[0]~input .bus_hold = "false";
defparam \weight[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N1
cycloneive_io_ibuf \weight[1]~input (
	.i(weight[1]),
	.ibar(gnd),
	.o(\weight[1]~input_o ));
// synopsys translate_off
defparam \weight[1]~input .bus_hold = "false";
defparam \weight[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cycloneive_io_ibuf \weight[2]~input (
	.i(weight[2]),
	.ibar(gnd),
	.o(\weight[2]~input_o ));
// synopsys translate_off
defparam \weight[2]~input .bus_hold = "false";
defparam \weight[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \weight[3]~input (
	.i(weight[3]),
	.ibar(gnd),
	.o(\weight[3]~input_o ));
// synopsys translate_off
defparam \weight[3]~input .bus_hold = "false";
defparam \weight[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y0_N22
cycloneive_io_ibuf \weight[4]~input (
	.i(weight[4]),
	.ibar(gnd),
	.o(\weight[4]~input_o ));
// synopsys translate_off
defparam \weight[4]~input .bus_hold = "false";
defparam \weight[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N8
cycloneive_io_ibuf \weight[5]~input (
	.i(weight[5]),
	.ibar(gnd),
	.o(\weight[5]~input_o ));
// synopsys translate_off
defparam \weight[5]~input .bus_hold = "false";
defparam \weight[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N22
cycloneive_io_ibuf \weight[6]~input (
	.i(weight[6]),
	.ibar(gnd),
	.o(\weight[6]~input_o ));
// synopsys translate_off
defparam \weight[6]~input .bus_hold = "false";
defparam \weight[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N22
cycloneive_io_ibuf \weight[7]~input (
	.i(weight[7]),
	.ibar(gnd),
	.o(\weight[7]~input_o ));
// synopsys translate_off
defparam \weight[7]~input .bus_hold = "false";
defparam \weight[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \weight[8]~input (
	.i(weight[8]),
	.ibar(gnd),
	.o(\weight[8]~input_o ));
// synopsys translate_off
defparam \weight[8]~input .bus_hold = "false";
defparam \weight[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N8
cycloneive_io_ibuf \weight[9]~input (
	.i(weight[9]),
	.ibar(gnd),
	.o(\weight[9]~input_o ));
// synopsys translate_off
defparam \weight[9]~input .bus_hold = "false";
defparam \weight[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y0_N1
cycloneive_io_ibuf \weight[10]~input (
	.i(weight[10]),
	.ibar(gnd),
	.o(\weight[10]~input_o ));
// synopsys translate_off
defparam \weight[10]~input .bus_hold = "false";
defparam \weight[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N22
cycloneive_io_ibuf \weight[11]~input (
	.i(weight[11]),
	.ibar(gnd),
	.o(\weight[11]~input_o ));
// synopsys translate_off
defparam \weight[11]~input .bus_hold = "false";
defparam \weight[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N1
cycloneive_io_ibuf \weight[12]~input (
	.i(weight[12]),
	.ibar(gnd),
	.o(\weight[12]~input_o ));
// synopsys translate_off
defparam \weight[12]~input .bus_hold = "false";
defparam \weight[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N22
cycloneive_io_ibuf \weight[13]~input (
	.i(weight[13]),
	.ibar(gnd),
	.o(\weight[13]~input_o ));
// synopsys translate_off
defparam \weight[13]~input .bus_hold = "false";
defparam \weight[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N15
cycloneive_io_ibuf \weight[14]~input (
	.i(weight[14]),
	.ibar(gnd),
	.o(\weight[14]~input_o ));
// synopsys translate_off
defparam \weight[14]~input .bus_hold = "false";
defparam \weight[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y0_N15
cycloneive_io_ibuf \weight[15]~input (
	.i(weight[15]),
	.ibar(gnd),
	.o(\weight[15]~input_o ));
// synopsys translate_off
defparam \weight[15]~input .bus_hold = "false";
defparam \weight[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSPMULT_X71_Y1_N0
cycloneive_mac_mult \Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inp_data[15]~input_o ,\inp_data[14]~input_o ,\inp_data[13]~input_o ,\inp_data[12]~input_o ,\inp_data[11]~input_o ,\inp_data[10]~input_o ,\inp_data[9]~input_o ,\inp_data[8]~input_o ,\inp_data[7]~input_o ,\inp_data[6]~input_o ,\inp_data[5]~input_o ,
\inp_data[4]~input_o ,\inp_data[3]~input_o ,\inp_data[2]~input_o ,\inp_data[1]~input_o ,\inp_data[0]~input_o ,gnd,gnd}),
	.datab({\weight[15]~input_o ,\weight[14]~input_o ,\weight[13]~input_o ,\weight[12]~input_o ,\weight[11]~input_o ,\weight[10]~input_o ,\weight[9]~input_o ,\weight[8]~input_o ,\weight[7]~input_o ,\weight[6]~input_o ,\weight[5]~input_o ,\weight[4]~input_o ,\weight[3]~input_o ,
\weight[2]~input_o ,\weight[1]~input_o ,\weight[0]~input_o ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y1_N2
cycloneive_mac_out \Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult1~DATAOUT31 ,\Mult0|auto_generated|mac_mult1~DATAOUT30 ,\Mult0|auto_generated|mac_mult1~DATAOUT29 ,\Mult0|auto_generated|mac_mult1~DATAOUT28 ,\Mult0|auto_generated|mac_mult1~DATAOUT27 ,\Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\Mult0|auto_generated|mac_mult1~DATAOUT25 ,\Mult0|auto_generated|mac_mult1~DATAOUT24 ,\Mult0|auto_generated|mac_mult1~DATAOUT23 ,\Mult0|auto_generated|mac_mult1~DATAOUT22 ,\Mult0|auto_generated|mac_mult1~DATAOUT21 ,\Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\Mult0|auto_generated|mac_mult1~DATAOUT19 ,\Mult0|auto_generated|mac_mult1~DATAOUT18 ,\Mult0|auto_generated|mac_mult1~DATAOUT17 ,\Mult0|auto_generated|mac_mult1~DATAOUT16 ,\Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Mult0|auto_generated|mac_mult1~DATAOUT14 ,
\Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Mult0|auto_generated|mac_mult1~DATAOUT12 ,\Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Mult0|auto_generated|mac_mult1~DATAOUT10 ,\Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\Mult0|auto_generated|mac_mult1~DATAOUT7 ,\Mult0|auto_generated|mac_mult1~DATAOUT6 ,\Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Mult0|auto_generated|mac_mult1~DATAOUT4 ,\Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Mult0|auto_generated|mac_mult1~dataout ,\Mult0|auto_generated|mac_mult1~3 ,\Mult0|auto_generated|mac_mult1~2 ,\Mult0|auto_generated|mac_mult1~1 ,\Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N0
cycloneive_lcell_comb \acc[0]~32 (
// Equation(s):
// \acc[0]~32_combout  = (\Mult0|auto_generated|mac_out2~dataout  & (\acc[0]~reg0_q  $ (VCC))) # (!\Mult0|auto_generated|mac_out2~dataout  & (\acc[0]~reg0_q  & VCC))
// \acc[0]~33  = CARRY((\Mult0|auto_generated|mac_out2~dataout  & \acc[0]~reg0_q ))

	.dataa(\Mult0|auto_generated|mac_out2~dataout ),
	.datab(\acc[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\acc[0]~32_combout ),
	.cout(\acc[0]~33 ));
// synopsys translate_off
defparam \acc[0]~32 .lut_mask = 16'h6688;
defparam \acc[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneive_io_ibuf \inp_ready~input (
	.i(inp_ready),
	.ibar(gnd),
	.o(\inp_ready~input_o ));
// synopsys translate_off
defparam \inp_ready~input .bus_hold = "false";
defparam \inp_ready~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N2
cycloneive_lcell_comb \acc[26]~34 (
// Equation(s):
// \acc[26]~34_combout  = (\reset~input_o ) # (\inp_ready~input_o )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\inp_ready~input_o ),
	.cin(gnd),
	.combout(\acc[26]~34_combout ),
	.cout());
// synopsys translate_off
defparam \acc[26]~34 .lut_mask = 16'hFFCC;
defparam \acc[26]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N9
dffeas \acc[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acc[0]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[0]~reg0 .is_wysiwyg = "true";
defparam \acc[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N2
cycloneive_lcell_comb \acc[1]~35 (
// Equation(s):
// \acc[1]~35_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT1  & ((\acc[1]~reg0_q  & (\acc[0]~33  & VCC)) # (!\acc[1]~reg0_q  & (!\acc[0]~33 )))) # (!\Mult0|auto_generated|mac_out2~DATAOUT1  & ((\acc[1]~reg0_q  & (!\acc[0]~33 )) # (!\acc[1]~reg0_q  & 
// ((\acc[0]~33 ) # (GND)))))
// \acc[1]~36  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT1  & (!\acc[1]~reg0_q  & !\acc[0]~33 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT1  & ((!\acc[0]~33 ) # (!\acc[1]~reg0_q ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datab(\acc[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[0]~33 ),
	.combout(\acc[1]~35_combout ),
	.cout(\acc[1]~36 ));
// synopsys translate_off
defparam \acc[1]~35 .lut_mask = 16'h9617;
defparam \acc[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N3
dffeas \acc[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[1]~reg0 .is_wysiwyg = "true";
defparam \acc[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N4
cycloneive_lcell_comb \acc[2]~37 (
// Equation(s):
// \acc[2]~37_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT2  $ (\acc[2]~reg0_q  $ (!\acc[1]~36 )))) # (GND)
// \acc[2]~38  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT2  & ((\acc[2]~reg0_q ) # (!\acc[1]~36 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT2  & (\acc[2]~reg0_q  & !\acc[1]~36 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\acc[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[1]~36 ),
	.combout(\acc[2]~37_combout ),
	.cout(\acc[2]~38 ));
// synopsys translate_off
defparam \acc[2]~37 .lut_mask = 16'h698E;
defparam \acc[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N5
dffeas \acc[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[2]~reg0 .is_wysiwyg = "true";
defparam \acc[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N6
cycloneive_lcell_comb \acc[3]~39 (
// Equation(s):
// \acc[3]~39_combout  = (\acc[3]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT3  & (\acc[2]~38  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT3  & (!\acc[2]~38 )))) # (!\acc[3]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT3  & (!\acc[2]~38 )) 
// # (!\Mult0|auto_generated|mac_out2~DATAOUT3  & ((\acc[2]~38 ) # (GND)))))
// \acc[3]~40  = CARRY((\acc[3]~reg0_q  & (!\Mult0|auto_generated|mac_out2~DATAOUT3  & !\acc[2]~38 )) # (!\acc[3]~reg0_q  & ((!\acc[2]~38 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\acc[3]~reg0_q ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[2]~38 ),
	.combout(\acc[3]~39_combout ),
	.cout(\acc[3]~40 ));
// synopsys translate_off
defparam \acc[3]~39 .lut_mask = 16'h9617;
defparam \acc[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N7
dffeas \acc[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[3]~reg0 .is_wysiwyg = "true";
defparam \acc[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N8
cycloneive_lcell_comb \acc[4]~41 (
// Equation(s):
// \acc[4]~41_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT4  $ (\acc[4]~reg0_q  $ (!\acc[3]~40 )))) # (GND)
// \acc[4]~42  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT4  & ((\acc[4]~reg0_q ) # (!\acc[3]~40 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT4  & (\acc[4]~reg0_q  & !\acc[3]~40 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\acc[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[3]~40 ),
	.combout(\acc[4]~41_combout ),
	.cout(\acc[4]~42 ));
// synopsys translate_off
defparam \acc[4]~41 .lut_mask = 16'h698E;
defparam \acc[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N9
dffeas \acc[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[4]~reg0 .is_wysiwyg = "true";
defparam \acc[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N10
cycloneive_lcell_comb \acc[5]~43 (
// Equation(s):
// \acc[5]~43_combout  = (\acc[5]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT5  & (\acc[4]~42  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT5  & (!\acc[4]~42 )))) # (!\acc[5]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT5  & (!\acc[4]~42 )) 
// # (!\Mult0|auto_generated|mac_out2~DATAOUT5  & ((\acc[4]~42 ) # (GND)))))
// \acc[5]~44  = CARRY((\acc[5]~reg0_q  & (!\Mult0|auto_generated|mac_out2~DATAOUT5  & !\acc[4]~42 )) # (!\acc[5]~reg0_q  & ((!\acc[4]~42 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\acc[5]~reg0_q ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[4]~42 ),
	.combout(\acc[5]~43_combout ),
	.cout(\acc[5]~44 ));
// synopsys translate_off
defparam \acc[5]~43 .lut_mask = 16'h9617;
defparam \acc[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N11
dffeas \acc[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[5]~reg0 .is_wysiwyg = "true";
defparam \acc[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N12
cycloneive_lcell_comb \acc[6]~45 (
// Equation(s):
// \acc[6]~45_combout  = ((\acc[6]~reg0_q  $ (\Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\acc[5]~44 )))) # (GND)
// \acc[6]~46  = CARRY((\acc[6]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\acc[5]~44 ))) # (!\acc[6]~reg0_q  & (\Mult0|auto_generated|mac_out2~DATAOUT6  & !\acc[5]~44 )))

	.dataa(\acc[6]~reg0_q ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[5]~44 ),
	.combout(\acc[6]~45_combout ),
	.cout(\acc[6]~46 ));
// synopsys translate_off
defparam \acc[6]~45 .lut_mask = 16'h698E;
defparam \acc[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N13
dffeas \acc[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[6]~reg0 .is_wysiwyg = "true";
defparam \acc[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N14
cycloneive_lcell_comb \acc[7]~47 (
// Equation(s):
// \acc[7]~47_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT7  & ((\acc[7]~reg0_q  & (\acc[6]~46  & VCC)) # (!\acc[7]~reg0_q  & (!\acc[6]~46 )))) # (!\Mult0|auto_generated|mac_out2~DATAOUT7  & ((\acc[7]~reg0_q  & (!\acc[6]~46 )) # (!\acc[7]~reg0_q  & 
// ((\acc[6]~46 ) # (GND)))))
// \acc[7]~48  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT7  & (!\acc[7]~reg0_q  & !\acc[6]~46 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\acc[6]~46 ) # (!\acc[7]~reg0_q ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\acc[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[6]~46 ),
	.combout(\acc[7]~47_combout ),
	.cout(\acc[7]~48 ));
// synopsys translate_off
defparam \acc[7]~47 .lut_mask = 16'h9617;
defparam \acc[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y7_N15
dffeas \acc[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[7]~reg0 .is_wysiwyg = "true";
defparam \acc[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N16
cycloneive_lcell_comb \acc[8]~49 (
// Equation(s):
// \acc[8]~49_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT8  $ (\acc[8]~reg0_q  $ (!\acc[7]~48 )))) # (GND)
// \acc[8]~50  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT8  & ((\acc[8]~reg0_q ) # (!\acc[7]~48 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT8  & (\acc[8]~reg0_q  & !\acc[7]~48 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\acc[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[7]~48 ),
	.combout(\acc[8]~49_combout ),
	.cout(\acc[8]~50 ));
// synopsys translate_off
defparam \acc[8]~49 .lut_mask = 16'h698E;
defparam \acc[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N1
dffeas \acc[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acc[8]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[8]~reg0 .is_wysiwyg = "true";
defparam \acc[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N8
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (\bias[0]~input_o  & (\acc[8]~reg0_q  $ (VCC))) # (!\bias[0]~input_o  & (\acc[8]~reg0_q  & VCC))
// \Add2~1  = CARRY((\bias[0]~input_o  & \acc[8]~reg0_q ))

	.dataa(\bias[0]~input_o ),
	.datab(\acc[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h6688;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N10
cycloneive_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_cout  = CARRY((!\acc[0]~reg0_q  & !\acc[1]~reg0_q ))

	.dataa(\acc[0]~reg0_q ),
	.datab(\acc[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add3~1_cout ));
// synopsys translate_off
defparam \Add3~1 .lut_mask = 16'h0011;
defparam \Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N12
cycloneive_lcell_comb \Add3~3 (
// Equation(s):
// \Add3~3_cout  = CARRY((\acc[2]~reg0_q ) # (!\Add3~1_cout ))

	.dataa(gnd),
	.datab(\acc[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1_cout ),
	.combout(),
	.cout(\Add3~3_cout ));
// synopsys translate_off
defparam \Add3~3 .lut_mask = 16'h00CF;
defparam \Add3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N14
cycloneive_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_cout  = CARRY((!\acc[3]~reg0_q  & !\Add3~3_cout ))

	.dataa(gnd),
	.datab(\acc[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3_cout ),
	.combout(),
	.cout(\Add3~5_cout ));
// synopsys translate_off
defparam \Add3~5 .lut_mask = 16'h0003;
defparam \Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N16
cycloneive_lcell_comb \Add3~7 (
// Equation(s):
// \Add3~7_cout  = CARRY((\acc[4]~reg0_q ) # (!\Add3~5_cout ))

	.dataa(gnd),
	.datab(\acc[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5_cout ),
	.combout(),
	.cout(\Add3~7_cout ));
// synopsys translate_off
defparam \Add3~7 .lut_mask = 16'h00CF;
defparam \Add3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N18
cycloneive_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_cout  = CARRY((!\acc[5]~reg0_q  & !\Add3~7_cout ))

	.dataa(\acc[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7_cout ),
	.combout(),
	.cout(\Add3~9_cout ));
// synopsys translate_off
defparam \Add3~9 .lut_mask = 16'h0005;
defparam \Add3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N20
cycloneive_lcell_comb \Add3~11 (
// Equation(s):
// \Add3~11_cout  = CARRY((\acc[6]~reg0_q ) # (!\Add3~9_cout ))

	.dataa(gnd),
	.datab(\acc[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~9_cout ),
	.combout(),
	.cout(\Add3~11_cout ));
// synopsys translate_off
defparam \Add3~11 .lut_mask = 16'h00CF;
defparam \Add3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N22
cycloneive_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_cout  = CARRY((!\acc[7]~reg0_q  & !\Add3~11_cout ))

	.dataa(\acc[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~11_cout ),
	.combout(),
	.cout(\Add3~13_cout ));
// synopsys translate_off
defparam \Add3~13 .lut_mask = 16'h0005;
defparam \Add3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N24
cycloneive_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (\Add2~0_combout  & ((\Add3~13_cout ) # (GND))) # (!\Add2~0_combout  & (!\Add3~13_cout ))
// \Add3~15  = CARRY((\Add2~0_combout ) # (!\Add3~13_cout ))

	.dataa(\Add2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~13_cout ),
	.combout(\Add3~14_combout ),
	.cout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'hA5AF;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N0
cycloneive_lcell_comb \out[0]~16 (
// Equation(s):
// \out[0]~16_combout  = \Add3~14_combout  $ (GND)
// \out[0]~17  = CARRY(!\Add3~14_combout )

	.dataa(gnd),
	.datab(\Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\out[0]~16_combout ),
	.cout(\out[0]~17 ));
// synopsys translate_off
defparam \out[0]~16 .lut_mask = 16'hCC33;
defparam \out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \bias[15]~input (
	.i(bias[15]),
	.ibar(gnd),
	.o(\bias[15]~input_o ));
// synopsys translate_off
defparam \bias[15]~input .bus_hold = "false";
defparam \bias[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N18
cycloneive_lcell_comb \acc[9]~51 (
// Equation(s):
// \acc[9]~51_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT9  & ((\acc[9]~reg0_q  & (\acc[8]~50  & VCC)) # (!\acc[9]~reg0_q  & (!\acc[8]~50 )))) # (!\Mult0|auto_generated|mac_out2~DATAOUT9  & ((\acc[9]~reg0_q  & (!\acc[8]~50 )) # (!\acc[9]~reg0_q  & 
// ((\acc[8]~50 ) # (GND)))))
// \acc[9]~52  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT9  & (!\acc[9]~reg0_q  & !\acc[8]~50 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\acc[8]~50 ) # (!\acc[9]~reg0_q ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\acc[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[8]~50 ),
	.combout(\acc[9]~51_combout ),
	.cout(\acc[9]~52 ));
// synopsys translate_off
defparam \acc[9]~51 .lut_mask = 16'h9617;
defparam \acc[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N19
dffeas \acc[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acc[9]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[9]~reg0 .is_wysiwyg = "true";
defparam \acc[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N20
cycloneive_lcell_comb \acc[10]~53 (
// Equation(s):
// \acc[10]~53_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT10  $ (\acc[10]~reg0_q  $ (!\acc[9]~52 )))) # (GND)
// \acc[10]~54  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT10  & ((\acc[10]~reg0_q ) # (!\acc[9]~52 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT10  & (\acc[10]~reg0_q  & !\acc[9]~52 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\acc[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[9]~52 ),
	.combout(\acc[10]~53_combout ),
	.cout(\acc[10]~54 ));
// synopsys translate_off
defparam \acc[10]~53 .lut_mask = 16'h698E;
defparam \acc[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N3
dffeas \acc[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acc[10]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[10]~reg0 .is_wysiwyg = "true";
defparam \acc[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N22
cycloneive_lcell_comb \acc[11]~55 (
// Equation(s):
// \acc[11]~55_combout  = (\acc[11]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT11  & (\acc[10]~54  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT11  & (!\acc[10]~54 )))) # (!\acc[11]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT11  & 
// (!\acc[10]~54 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT11  & ((\acc[10]~54 ) # (GND)))))
// \acc[11]~56  = CARRY((\acc[11]~reg0_q  & (!\Mult0|auto_generated|mac_out2~DATAOUT11  & !\acc[10]~54 )) # (!\acc[11]~reg0_q  & ((!\acc[10]~54 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\acc[11]~reg0_q ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[10]~54 ),
	.combout(\acc[11]~55_combout ),
	.cout(\acc[11]~56 ));
// synopsys translate_off
defparam \acc[11]~55 .lut_mask = 16'h9617;
defparam \acc[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N5
dffeas \acc[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acc[11]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[11]~reg0 .is_wysiwyg = "true";
defparam \acc[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N24
cycloneive_lcell_comb \acc[12]~57 (
// Equation(s):
// \acc[12]~57_combout  = ((\acc[12]~reg0_q  $ (\Mult0|auto_generated|mac_out2~DATAOUT12  $ (!\acc[11]~56 )))) # (GND)
// \acc[12]~58  = CARRY((\acc[12]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT12 ) # (!\acc[11]~56 ))) # (!\acc[12]~reg0_q  & (\Mult0|auto_generated|mac_out2~DATAOUT12  & !\acc[11]~56 )))

	.dataa(\acc[12]~reg0_q ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[11]~56 ),
	.combout(\acc[12]~57_combout ),
	.cout(\acc[12]~58 ));
// synopsys translate_off
defparam \acc[12]~57 .lut_mask = 16'h698E;
defparam \acc[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N7
dffeas \acc[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acc[12]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[12]~reg0 .is_wysiwyg = "true";
defparam \acc[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N26
cycloneive_lcell_comb \acc[13]~59 (
// Equation(s):
// \acc[13]~59_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT13  & ((\acc[13]~reg0_q  & (\acc[12]~58  & VCC)) # (!\acc[13]~reg0_q  & (!\acc[12]~58 )))) # (!\Mult0|auto_generated|mac_out2~DATAOUT13  & ((\acc[13]~reg0_q  & (!\acc[12]~58 )) # 
// (!\acc[13]~reg0_q  & ((\acc[12]~58 ) # (GND)))))
// \acc[13]~60  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT13  & (!\acc[13]~reg0_q  & !\acc[12]~58 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\acc[12]~58 ) # (!\acc[13]~reg0_q ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\acc[13]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[12]~58 ),
	.combout(\acc[13]~59_combout ),
	.cout(\acc[13]~60 ));
// synopsys translate_off
defparam \acc[13]~59 .lut_mask = 16'h9617;
defparam \acc[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N17
dffeas \acc[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acc[13]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[13]~reg0 .is_wysiwyg = "true";
defparam \acc[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N28
cycloneive_lcell_comb \acc[14]~61 (
// Equation(s):
// \acc[14]~61_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT14  $ (\acc[14]~reg0_q  $ (!\acc[13]~60 )))) # (GND)
// \acc[14]~62  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT14  & ((\acc[14]~reg0_q ) # (!\acc[13]~60 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT14  & (\acc[14]~reg0_q  & !\acc[13]~60 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\acc[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[13]~60 ),
	.combout(\acc[14]~61_combout ),
	.cout(\acc[14]~62 ));
// synopsys translate_off
defparam \acc[14]~61 .lut_mask = 16'h698E;
defparam \acc[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N15
dffeas \acc[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acc[14]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[14]~reg0 .is_wysiwyg = "true";
defparam \acc[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N30
cycloneive_lcell_comb \acc[15]~63 (
// Equation(s):
// \acc[15]~63_combout  = (\acc[15]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT15  & (\acc[14]~62  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT15  & (!\acc[14]~62 )))) # (!\acc[15]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT15  & 
// (!\acc[14]~62 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT15  & ((\acc[14]~62 ) # (GND)))))
// \acc[15]~64  = CARRY((\acc[15]~reg0_q  & (!\Mult0|auto_generated|mac_out2~DATAOUT15  & !\acc[14]~62 )) # (!\acc[15]~reg0_q  & ((!\acc[14]~62 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\acc[15]~reg0_q ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[14]~62 ),
	.combout(\acc[15]~63_combout ),
	.cout(\acc[15]~64 ));
// synopsys translate_off
defparam \acc[15]~63 .lut_mask = 16'h9617;
defparam \acc[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N29
dffeas \acc[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acc[15]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[15]~reg0 .is_wysiwyg = "true";
defparam \acc[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N0
cycloneive_lcell_comb \acc[16]~65 (
// Equation(s):
// \acc[16]~65_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT16  $ (\acc[16]~reg0_q  $ (!\acc[15]~64 )))) # (GND)
// \acc[16]~66  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT16  & ((\acc[16]~reg0_q ) # (!\acc[15]~64 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT16  & (\acc[16]~reg0_q  & !\acc[15]~64 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\acc[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[15]~64 ),
	.combout(\acc[16]~65_combout ),
	.cout(\acc[16]~66 ));
// synopsys translate_off
defparam \acc[16]~65 .lut_mask = 16'h698E;
defparam \acc[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N31
dffeas \acc[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acc[16]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[16]~reg0 .is_wysiwyg = "true";
defparam \acc[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N2
cycloneive_lcell_comb \acc[17]~67 (
// Equation(s):
// \acc[17]~67_combout  = (\acc[17]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT17  & (\acc[16]~66  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT17  & (!\acc[16]~66 )))) # (!\acc[17]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT17  & 
// (!\acc[16]~66 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT17  & ((\acc[16]~66 ) # (GND)))))
// \acc[17]~68  = CARRY((\acc[17]~reg0_q  & (!\Mult0|auto_generated|mac_out2~DATAOUT17  & !\acc[16]~66 )) # (!\acc[17]~reg0_q  & ((!\acc[16]~66 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT17 ))))

	.dataa(\acc[17]~reg0_q ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[16]~66 ),
	.combout(\acc[17]~67_combout ),
	.cout(\acc[17]~68 ));
// synopsys translate_off
defparam \acc[17]~67 .lut_mask = 16'h9617;
defparam \acc[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N25
dffeas \acc[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acc[17]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[17]~reg0 .is_wysiwyg = "true";
defparam \acc[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N4
cycloneive_lcell_comb \acc[18]~69 (
// Equation(s):
// \acc[18]~69_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT18  $ (\acc[18]~reg0_q  $ (!\acc[17]~68 )))) # (GND)
// \acc[18]~70  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT18  & ((\acc[18]~reg0_q ) # (!\acc[17]~68 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT18  & (\acc[18]~reg0_q  & !\acc[17]~68 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\acc[18]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[17]~68 ),
	.combout(\acc[18]~69_combout ),
	.cout(\acc[18]~70 ));
// synopsys translate_off
defparam \acc[18]~69 .lut_mask = 16'h698E;
defparam \acc[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y7_N13
dffeas \acc[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\acc[18]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[18]~reg0 .is_wysiwyg = "true";
defparam \acc[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N6
cycloneive_lcell_comb \acc[19]~71 (
// Equation(s):
// \acc[19]~71_combout  = (\acc[19]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT19  & (\acc[18]~70  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT19  & (!\acc[18]~70 )))) # (!\acc[19]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT19  & 
// (!\acc[18]~70 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT19  & ((\acc[18]~70 ) # (GND)))))
// \acc[19]~72  = CARRY((\acc[19]~reg0_q  & (!\Mult0|auto_generated|mac_out2~DATAOUT19  & !\acc[18]~70 )) # (!\acc[19]~reg0_q  & ((!\acc[18]~70 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\acc[19]~reg0_q ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[18]~70 ),
	.combout(\acc[19]~71_combout ),
	.cout(\acc[19]~72 ));
// synopsys translate_off
defparam \acc[19]~71 .lut_mask = 16'h9617;
defparam \acc[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N7
dffeas \acc[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[19]~reg0 .is_wysiwyg = "true";
defparam \acc[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N8
cycloneive_lcell_comb \acc[20]~73 (
// Equation(s):
// \acc[20]~73_combout  = ((\acc[20]~reg0_q  $ (\Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\acc[19]~72 )))) # (GND)
// \acc[20]~74  = CARRY((\acc[20]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\acc[19]~72 ))) # (!\acc[20]~reg0_q  & (\Mult0|auto_generated|mac_out2~DATAOUT20  & !\acc[19]~72 )))

	.dataa(\acc[20]~reg0_q ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[19]~72 ),
	.combout(\acc[20]~73_combout ),
	.cout(\acc[20]~74 ));
// synopsys translate_off
defparam \acc[20]~73 .lut_mask = 16'h698E;
defparam \acc[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N9
dffeas \acc[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[20]~reg0 .is_wysiwyg = "true";
defparam \acc[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N10
cycloneive_lcell_comb \acc[21]~75 (
// Equation(s):
// \acc[21]~75_combout  = (\acc[21]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT21  & (\acc[20]~74  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT21  & (!\acc[20]~74 )))) # (!\acc[21]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT21  & 
// (!\acc[20]~74 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT21  & ((\acc[20]~74 ) # (GND)))))
// \acc[21]~76  = CARRY((\acc[21]~reg0_q  & (!\Mult0|auto_generated|mac_out2~DATAOUT21  & !\acc[20]~74 )) # (!\acc[21]~reg0_q  & ((!\acc[20]~74 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\acc[21]~reg0_q ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[20]~74 ),
	.combout(\acc[21]~75_combout ),
	.cout(\acc[21]~76 ));
// synopsys translate_off
defparam \acc[21]~75 .lut_mask = 16'h9617;
defparam \acc[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N11
dffeas \acc[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[21]~reg0 .is_wysiwyg = "true";
defparam \acc[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N12
cycloneive_lcell_comb \acc[22]~77 (
// Equation(s):
// \acc[22]~77_combout  = ((\acc[22]~reg0_q  $ (\Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\acc[21]~76 )))) # (GND)
// \acc[22]~78  = CARRY((\acc[22]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\acc[21]~76 ))) # (!\acc[22]~reg0_q  & (\Mult0|auto_generated|mac_out2~DATAOUT22  & !\acc[21]~76 )))

	.dataa(\acc[22]~reg0_q ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[21]~76 ),
	.combout(\acc[22]~77_combout ),
	.cout(\acc[22]~78 ));
// synopsys translate_off
defparam \acc[22]~77 .lut_mask = 16'h698E;
defparam \acc[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N13
dffeas \acc[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[22]~reg0 .is_wysiwyg = "true";
defparam \acc[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N14
cycloneive_lcell_comb \acc[23]~79 (
// Equation(s):
// \acc[23]~79_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT23  & ((\acc[23]~reg0_q  & (\acc[22]~78  & VCC)) # (!\acc[23]~reg0_q  & (!\acc[22]~78 )))) # (!\Mult0|auto_generated|mac_out2~DATAOUT23  & ((\acc[23]~reg0_q  & (!\acc[22]~78 )) # 
// (!\acc[23]~reg0_q  & ((\acc[22]~78 ) # (GND)))))
// \acc[23]~80  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT23  & (!\acc[23]~reg0_q  & !\acc[22]~78 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT23  & ((!\acc[22]~78 ) # (!\acc[23]~reg0_q ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\acc[23]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[22]~78 ),
	.combout(\acc[23]~79_combout ),
	.cout(\acc[23]~80 ));
// synopsys translate_off
defparam \acc[23]~79 .lut_mask = 16'h9617;
defparam \acc[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N15
dffeas \acc[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[23]~reg0 .is_wysiwyg = "true";
defparam \acc[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N16
cycloneive_lcell_comb \acc[24]~81 (
// Equation(s):
// \acc[24]~81_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT24  $ (\acc[24]~reg0_q  $ (!\acc[23]~80 )))) # (GND)
// \acc[24]~82  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT24  & ((\acc[24]~reg0_q ) # (!\acc[23]~80 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT24  & (\acc[24]~reg0_q  & !\acc[23]~80 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\acc[24]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[23]~80 ),
	.combout(\acc[24]~81_combout ),
	.cout(\acc[24]~82 ));
// synopsys translate_off
defparam \acc[24]~81 .lut_mask = 16'h698E;
defparam \acc[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N17
dffeas \acc[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[24]~reg0 .is_wysiwyg = "true";
defparam \acc[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N18
cycloneive_lcell_comb \acc[25]~83 (
// Equation(s):
// \acc[25]~83_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT25  & ((\acc[25]~reg0_q  & (\acc[24]~82  & VCC)) # (!\acc[25]~reg0_q  & (!\acc[24]~82 )))) # (!\Mult0|auto_generated|mac_out2~DATAOUT25  & ((\acc[25]~reg0_q  & (!\acc[24]~82 )) # 
// (!\acc[25]~reg0_q  & ((\acc[24]~82 ) # (GND)))))
// \acc[25]~84  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT25  & (!\acc[25]~reg0_q  & !\acc[24]~82 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\acc[24]~82 ) # (!\acc[25]~reg0_q ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\acc[25]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[24]~82 ),
	.combout(\acc[25]~83_combout ),
	.cout(\acc[25]~84 ));
// synopsys translate_off
defparam \acc[25]~83 .lut_mask = 16'h9617;
defparam \acc[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N19
dffeas \acc[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[25]~reg0 .is_wysiwyg = "true";
defparam \acc[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N20
cycloneive_lcell_comb \acc[26]~85 (
// Equation(s):
// \acc[26]~85_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT26  $ (\acc[26]~reg0_q  $ (!\acc[25]~84 )))) # (GND)
// \acc[26]~86  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT26  & ((\acc[26]~reg0_q ) # (!\acc[25]~84 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT26  & (\acc[26]~reg0_q  & !\acc[25]~84 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\acc[26]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[25]~84 ),
	.combout(\acc[26]~85_combout ),
	.cout(\acc[26]~86 ));
// synopsys translate_off
defparam \acc[26]~85 .lut_mask = 16'h698E;
defparam \acc[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N21
dffeas \acc[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[26]~reg0 .is_wysiwyg = "true";
defparam \acc[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N22
cycloneive_lcell_comb \acc[27]~87 (
// Equation(s):
// \acc[27]~87_combout  = (\acc[27]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT27  & (\acc[26]~86  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT27  & (!\acc[26]~86 )))) # (!\acc[27]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT27  & 
// (!\acc[26]~86 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT27  & ((\acc[26]~86 ) # (GND)))))
// \acc[27]~88  = CARRY((\acc[27]~reg0_q  & (!\Mult0|auto_generated|mac_out2~DATAOUT27  & !\acc[26]~86 )) # (!\acc[27]~reg0_q  & ((!\acc[26]~86 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\acc[27]~reg0_q ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[26]~86 ),
	.combout(\acc[27]~87_combout ),
	.cout(\acc[27]~88 ));
// synopsys translate_off
defparam \acc[27]~87 .lut_mask = 16'h9617;
defparam \acc[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N23
dffeas \acc[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[27]~reg0 .is_wysiwyg = "true";
defparam \acc[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N24
cycloneive_lcell_comb \acc[28]~89 (
// Equation(s):
// \acc[28]~89_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT28  $ (\acc[28]~reg0_q  $ (!\acc[27]~88 )))) # (GND)
// \acc[28]~90  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT28  & ((\acc[28]~reg0_q ) # (!\acc[27]~88 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT28  & (\acc[28]~reg0_q  & !\acc[27]~88 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\acc[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[27]~88 ),
	.combout(\acc[28]~89_combout ),
	.cout(\acc[28]~90 ));
// synopsys translate_off
defparam \acc[28]~89 .lut_mask = 16'h698E;
defparam \acc[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N25
dffeas \acc[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[28]~reg0 .is_wysiwyg = "true";
defparam \acc[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N26
cycloneive_lcell_comb \acc[29]~91 (
// Equation(s):
// \acc[29]~91_combout  = (\acc[29]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT29  & (\acc[28]~90  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT29  & (!\acc[28]~90 )))) # (!\acc[29]~reg0_q  & ((\Mult0|auto_generated|mac_out2~DATAOUT29  & 
// (!\acc[28]~90 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT29  & ((\acc[28]~90 ) # (GND)))))
// \acc[29]~92  = CARRY((\acc[29]~reg0_q  & (!\Mult0|auto_generated|mac_out2~DATAOUT29  & !\acc[28]~90 )) # (!\acc[29]~reg0_q  & ((!\acc[28]~90 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\acc[29]~reg0_q ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[28]~90 ),
	.combout(\acc[29]~91_combout ),
	.cout(\acc[29]~92 ));
// synopsys translate_off
defparam \acc[29]~91 .lut_mask = 16'h9617;
defparam \acc[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N27
dffeas \acc[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[29]~reg0 .is_wysiwyg = "true";
defparam \acc[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N28
cycloneive_lcell_comb \acc[30]~93 (
// Equation(s):
// \acc[30]~93_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT30  $ (\acc[30]~reg0_q  $ (!\acc[29]~92 )))) # (GND)
// \acc[30]~94  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT30  & ((\acc[30]~reg0_q ) # (!\acc[29]~92 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT30  & (\acc[30]~reg0_q  & !\acc[29]~92 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\acc[30]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\acc[29]~92 ),
	.combout(\acc[30]~93_combout ),
	.cout(\acc[30]~94 ));
// synopsys translate_off
defparam \acc[30]~93 .lut_mask = 16'h698E;
defparam \acc[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N29
dffeas \acc[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[30]~reg0 .is_wysiwyg = "true";
defparam \acc[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N30
cycloneive_lcell_comb \acc[31]~95 (
// Equation(s):
// \acc[31]~95_combout  = \acc[31]~reg0_q  $ (\acc[30]~94  $ (\Mult0|auto_generated|mac_out2~DATAOUT31 ))

	.dataa(\acc[31]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.cin(\acc[30]~94 ),
	.combout(\acc[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \acc[31]~95 .lut_mask = 16'hA55A;
defparam \acc[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y6_N31
dffeas \acc[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\acc[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\acc[26]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \acc[31]~reg0 .is_wysiwyg = "true";
defparam \acc[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \bias[14]~input (
	.i(bias[14]),
	.ibar(gnd),
	.o(\bias[14]~input_o ));
// synopsys translate_off
defparam \bias[14]~input .bus_hold = "false";
defparam \bias[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N15
cycloneive_io_ibuf \bias[13]~input (
	.i(bias[13]),
	.ibar(gnd),
	.o(\bias[13]~input_o ));
// synopsys translate_off
defparam \bias[13]~input .bus_hold = "false";
defparam \bias[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \bias[12]~input (
	.i(bias[12]),
	.ibar(gnd),
	.o(\bias[12]~input_o ));
// synopsys translate_off
defparam \bias[12]~input .bus_hold = "false";
defparam \bias[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \bias[11]~input (
	.i(bias[11]),
	.ibar(gnd),
	.o(\bias[11]~input_o ));
// synopsys translate_off
defparam \bias[11]~input .bus_hold = "false";
defparam \bias[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
cycloneive_io_ibuf \bias[10]~input (
	.i(bias[10]),
	.ibar(gnd),
	.o(\bias[10]~input_o ));
// synopsys translate_off
defparam \bias[10]~input .bus_hold = "false";
defparam \bias[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \bias[9]~input (
	.i(bias[9]),
	.ibar(gnd),
	.o(\bias[9]~input_o ));
// synopsys translate_off
defparam \bias[9]~input .bus_hold = "false";
defparam \bias[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \bias[8]~input (
	.i(bias[8]),
	.ibar(gnd),
	.o(\bias[8]~input_o ));
// synopsys translate_off
defparam \bias[8]~input .bus_hold = "false";
defparam \bias[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \bias[7]~input (
	.i(bias[7]),
	.ibar(gnd),
	.o(\bias[7]~input_o ));
// synopsys translate_off
defparam \bias[7]~input .bus_hold = "false";
defparam \bias[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \bias[6]~input (
	.i(bias[6]),
	.ibar(gnd),
	.o(\bias[6]~input_o ));
// synopsys translate_off
defparam \bias[6]~input .bus_hold = "false";
defparam \bias[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \bias[5]~input (
	.i(bias[5]),
	.ibar(gnd),
	.o(\bias[5]~input_o ));
// synopsys translate_off
defparam \bias[5]~input .bus_hold = "false";
defparam \bias[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N22
cycloneive_io_ibuf \bias[4]~input (
	.i(bias[4]),
	.ibar(gnd),
	.o(\bias[4]~input_o ));
// synopsys translate_off
defparam \bias[4]~input .bus_hold = "false";
defparam \bias[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N22
cycloneive_io_ibuf \bias[3]~input (
	.i(bias[3]),
	.ibar(gnd),
	.o(\bias[3]~input_o ));
// synopsys translate_off
defparam \bias[3]~input .bus_hold = "false";
defparam \bias[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \bias[2]~input (
	.i(bias[2]),
	.ibar(gnd),
	.o(\bias[2]~input_o ));
// synopsys translate_off
defparam \bias[2]~input .bus_hold = "false";
defparam \bias[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \bias[1]~input (
	.i(bias[1]),
	.ibar(gnd),
	.o(\bias[1]~input_o ));
// synopsys translate_off
defparam \bias[1]~input .bus_hold = "false";
defparam \bias[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N10
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (\bias[1]~input_o  & ((\acc[9]~reg0_q  & (\Add2~1  & VCC)) # (!\acc[9]~reg0_q  & (!\Add2~1 )))) # (!\bias[1]~input_o  & ((\acc[9]~reg0_q  & (!\Add2~1 )) # (!\acc[9]~reg0_q  & ((\Add2~1 ) # (GND)))))
// \Add2~3  = CARRY((\bias[1]~input_o  & (!\acc[9]~reg0_q  & !\Add2~1 )) # (!\bias[1]~input_o  & ((!\Add2~1 ) # (!\acc[9]~reg0_q ))))

	.dataa(\bias[1]~input_o ),
	.datab(\acc[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h9617;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N12
cycloneive_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = ((\bias[2]~input_o  $ (\acc[10]~reg0_q  $ (!\Add2~3 )))) # (GND)
// \Add2~5  = CARRY((\bias[2]~input_o  & ((\acc[10]~reg0_q ) # (!\Add2~3 ))) # (!\bias[2]~input_o  & (\acc[10]~reg0_q  & !\Add2~3 )))

	.dataa(\bias[2]~input_o ),
	.datab(\acc[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h698E;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N14
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (\bias[3]~input_o  & ((\acc[11]~reg0_q  & (\Add2~5  & VCC)) # (!\acc[11]~reg0_q  & (!\Add2~5 )))) # (!\bias[3]~input_o  & ((\acc[11]~reg0_q  & (!\Add2~5 )) # (!\acc[11]~reg0_q  & ((\Add2~5 ) # (GND)))))
// \Add2~7  = CARRY((\bias[3]~input_o  & (!\acc[11]~reg0_q  & !\Add2~5 )) # (!\bias[3]~input_o  & ((!\Add2~5 ) # (!\acc[11]~reg0_q ))))

	.dataa(\bias[3]~input_o ),
	.datab(\acc[11]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h9617;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N16
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = ((\acc[12]~reg0_q  $ (\bias[4]~input_o  $ (!\Add2~7 )))) # (GND)
// \Add2~9  = CARRY((\acc[12]~reg0_q  & ((\bias[4]~input_o ) # (!\Add2~7 ))) # (!\acc[12]~reg0_q  & (\bias[4]~input_o  & !\Add2~7 )))

	.dataa(\acc[12]~reg0_q ),
	.datab(\bias[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h698E;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N18
cycloneive_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (\bias[5]~input_o  & ((\acc[13]~reg0_q  & (\Add2~9  & VCC)) # (!\acc[13]~reg0_q  & (!\Add2~9 )))) # (!\bias[5]~input_o  & ((\acc[13]~reg0_q  & (!\Add2~9 )) # (!\acc[13]~reg0_q  & ((\Add2~9 ) # (GND)))))
// \Add2~11  = CARRY((\bias[5]~input_o  & (!\acc[13]~reg0_q  & !\Add2~9 )) # (!\bias[5]~input_o  & ((!\Add2~9 ) # (!\acc[13]~reg0_q ))))

	.dataa(\bias[5]~input_o ),
	.datab(\acc[13]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h9617;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N20
cycloneive_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = ((\bias[6]~input_o  $ (\acc[14]~reg0_q  $ (!\Add2~11 )))) # (GND)
// \Add2~13  = CARRY((\bias[6]~input_o  & ((\acc[14]~reg0_q ) # (!\Add2~11 ))) # (!\bias[6]~input_o  & (\acc[14]~reg0_q  & !\Add2~11 )))

	.dataa(\bias[6]~input_o ),
	.datab(\acc[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h698E;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N22
cycloneive_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (\bias[7]~input_o  & ((\acc[15]~reg0_q  & (\Add2~13  & VCC)) # (!\acc[15]~reg0_q  & (!\Add2~13 )))) # (!\bias[7]~input_o  & ((\acc[15]~reg0_q  & (!\Add2~13 )) # (!\acc[15]~reg0_q  & ((\Add2~13 ) # (GND)))))
// \Add2~15  = CARRY((\bias[7]~input_o  & (!\acc[15]~reg0_q  & !\Add2~13 )) # (!\bias[7]~input_o  & ((!\Add2~13 ) # (!\acc[15]~reg0_q ))))

	.dataa(\bias[7]~input_o ),
	.datab(\acc[15]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h9617;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N24
cycloneive_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = ((\acc[16]~reg0_q  $ (\bias[8]~input_o  $ (!\Add2~15 )))) # (GND)
// \Add2~17  = CARRY((\acc[16]~reg0_q  & ((\bias[8]~input_o ) # (!\Add2~15 ))) # (!\acc[16]~reg0_q  & (\bias[8]~input_o  & !\Add2~15 )))

	.dataa(\acc[16]~reg0_q ),
	.datab(\bias[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout(\Add2~17 ));
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'h698E;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N26
cycloneive_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = (\bias[9]~input_o  & ((\acc[17]~reg0_q  & (\Add2~17  & VCC)) # (!\acc[17]~reg0_q  & (!\Add2~17 )))) # (!\bias[9]~input_o  & ((\acc[17]~reg0_q  & (!\Add2~17 )) # (!\acc[17]~reg0_q  & ((\Add2~17 ) # (GND)))))
// \Add2~19  = CARRY((\bias[9]~input_o  & (!\acc[17]~reg0_q  & !\Add2~17 )) # (!\bias[9]~input_o  & ((!\Add2~17 ) # (!\acc[17]~reg0_q ))))

	.dataa(\bias[9]~input_o ),
	.datab(\acc[17]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~17 ),
	.combout(\Add2~18_combout ),
	.cout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'h9617;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N28
cycloneive_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = ((\acc[18]~reg0_q  $ (\bias[10]~input_o  $ (!\Add2~19 )))) # (GND)
// \Add2~21  = CARRY((\acc[18]~reg0_q  & ((\bias[10]~input_o ) # (!\Add2~19 ))) # (!\acc[18]~reg0_q  & (\bias[10]~input_o  & !\Add2~19 )))

	.dataa(\acc[18]~reg0_q ),
	.datab(\bias[10]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~19 ),
	.combout(\Add2~20_combout ),
	.cout(\Add2~21 ));
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'h698E;
defparam \Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N30
cycloneive_lcell_comb \Add2~22 (
// Equation(s):
// \Add2~22_combout  = (\bias[11]~input_o  & ((\acc[19]~reg0_q  & (\Add2~21  & VCC)) # (!\acc[19]~reg0_q  & (!\Add2~21 )))) # (!\bias[11]~input_o  & ((\acc[19]~reg0_q  & (!\Add2~21 )) # (!\acc[19]~reg0_q  & ((\Add2~21 ) # (GND)))))
// \Add2~23  = CARRY((\bias[11]~input_o  & (!\acc[19]~reg0_q  & !\Add2~21 )) # (!\bias[11]~input_o  & ((!\Add2~21 ) # (!\acc[19]~reg0_q ))))

	.dataa(\bias[11]~input_o ),
	.datab(\acc[19]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~21 ),
	.combout(\Add2~22_combout ),
	.cout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~22 .lut_mask = 16'h9617;
defparam \Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N0
cycloneive_lcell_comb \Add2~24 (
// Equation(s):
// \Add2~24_combout  = ((\acc[20]~reg0_q  $ (\bias[12]~input_o  $ (!\Add2~23 )))) # (GND)
// \Add2~25  = CARRY((\acc[20]~reg0_q  & ((\bias[12]~input_o ) # (!\Add2~23 ))) # (!\acc[20]~reg0_q  & (\bias[12]~input_o  & !\Add2~23 )))

	.dataa(\acc[20]~reg0_q ),
	.datab(\bias[12]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~23 ),
	.combout(\Add2~24_combout ),
	.cout(\Add2~25 ));
// synopsys translate_off
defparam \Add2~24 .lut_mask = 16'h698E;
defparam \Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N2
cycloneive_lcell_comb \Add2~26 (
// Equation(s):
// \Add2~26_combout  = (\acc[21]~reg0_q  & ((\bias[13]~input_o  & (\Add2~25  & VCC)) # (!\bias[13]~input_o  & (!\Add2~25 )))) # (!\acc[21]~reg0_q  & ((\bias[13]~input_o  & (!\Add2~25 )) # (!\bias[13]~input_o  & ((\Add2~25 ) # (GND)))))
// \Add2~27  = CARRY((\acc[21]~reg0_q  & (!\bias[13]~input_o  & !\Add2~25 )) # (!\acc[21]~reg0_q  & ((!\Add2~25 ) # (!\bias[13]~input_o ))))

	.dataa(\acc[21]~reg0_q ),
	.datab(\bias[13]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~25 ),
	.combout(\Add2~26_combout ),
	.cout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~26 .lut_mask = 16'h9617;
defparam \Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N4
cycloneive_lcell_comb \Add2~28 (
// Equation(s):
// \Add2~28_combout  = ((\acc[22]~reg0_q  $ (\bias[14]~input_o  $ (!\Add2~27 )))) # (GND)
// \Add2~29  = CARRY((\acc[22]~reg0_q  & ((\bias[14]~input_o ) # (!\Add2~27 ))) # (!\acc[22]~reg0_q  & (\bias[14]~input_o  & !\Add2~27 )))

	.dataa(\acc[22]~reg0_q ),
	.datab(\bias[14]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~27 ),
	.combout(\Add2~28_combout ),
	.cout(\Add2~29 ));
// synopsys translate_off
defparam \Add2~28 .lut_mask = 16'h698E;
defparam \Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N6
cycloneive_lcell_comb \Add2~30 (
// Equation(s):
// \Add2~30_combout  = (\acc[23]~reg0_q  & ((\bias[15]~input_o  & (\Add2~29  & VCC)) # (!\bias[15]~input_o  & (!\Add2~29 )))) # (!\acc[23]~reg0_q  & ((\bias[15]~input_o  & (!\Add2~29 )) # (!\bias[15]~input_o  & ((\Add2~29 ) # (GND)))))
// \Add2~31  = CARRY((\acc[23]~reg0_q  & (!\bias[15]~input_o  & !\Add2~29 )) # (!\acc[23]~reg0_q  & ((!\Add2~29 ) # (!\bias[15]~input_o ))))

	.dataa(\acc[23]~reg0_q ),
	.datab(\bias[15]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~29 ),
	.combout(\Add2~30_combout ),
	.cout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~30 .lut_mask = 16'h9617;
defparam \Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N8
cycloneive_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_cout  = CARRY((\acc[24]~reg0_q  & ((\bias[15]~input_o ) # (!\Add2~31 ))) # (!\acc[24]~reg0_q  & (\bias[15]~input_o  & !\Add2~31 )))

	.dataa(\acc[24]~reg0_q ),
	.datab(\bias[15]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~31 ),
	.combout(),
	.cout(\Add2~33_cout ));
// synopsys translate_off
defparam \Add2~33 .lut_mask = 16'h008E;
defparam \Add2~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N10
cycloneive_lcell_comb \Add2~35 (
// Equation(s):
// \Add2~35_cout  = CARRY((\bias[15]~input_o  & (!\acc[25]~reg0_q  & !\Add2~33_cout )) # (!\bias[15]~input_o  & ((!\Add2~33_cout ) # (!\acc[25]~reg0_q ))))

	.dataa(\bias[15]~input_o ),
	.datab(\acc[25]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~33_cout ),
	.combout(),
	.cout(\Add2~35_cout ));
// synopsys translate_off
defparam \Add2~35 .lut_mask = 16'h0017;
defparam \Add2~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N12
cycloneive_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_cout  = CARRY((\bias[15]~input_o  & ((\acc[26]~reg0_q ) # (!\Add2~35_cout ))) # (!\bias[15]~input_o  & (\acc[26]~reg0_q  & !\Add2~35_cout )))

	.dataa(\bias[15]~input_o ),
	.datab(\acc[26]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~35_cout ),
	.combout(),
	.cout(\Add2~37_cout ));
// synopsys translate_off
defparam \Add2~37 .lut_mask = 16'h008E;
defparam \Add2~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N14
cycloneive_lcell_comb \Add2~39 (
// Equation(s):
// \Add2~39_cout  = CARRY((\bias[15]~input_o  & (!\acc[27]~reg0_q  & !\Add2~37_cout )) # (!\bias[15]~input_o  & ((!\Add2~37_cout ) # (!\acc[27]~reg0_q ))))

	.dataa(\bias[15]~input_o ),
	.datab(\acc[27]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~37_cout ),
	.combout(),
	.cout(\Add2~39_cout ));
// synopsys translate_off
defparam \Add2~39 .lut_mask = 16'h0017;
defparam \Add2~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N16
cycloneive_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_cout  = CARRY((\bias[15]~input_o  & ((\acc[28]~reg0_q ) # (!\Add2~39_cout ))) # (!\bias[15]~input_o  & (\acc[28]~reg0_q  & !\Add2~39_cout )))

	.dataa(\bias[15]~input_o ),
	.datab(\acc[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~39_cout ),
	.combout(),
	.cout(\Add2~41_cout ));
// synopsys translate_off
defparam \Add2~41 .lut_mask = 16'h008E;
defparam \Add2~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N18
cycloneive_lcell_comb \Add2~43 (
// Equation(s):
// \Add2~43_cout  = CARRY((\acc[29]~reg0_q  & (!\bias[15]~input_o  & !\Add2~41_cout )) # (!\acc[29]~reg0_q  & ((!\Add2~41_cout ) # (!\bias[15]~input_o ))))

	.dataa(\acc[29]~reg0_q ),
	.datab(\bias[15]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~41_cout ),
	.combout(),
	.cout(\Add2~43_cout ));
// synopsys translate_off
defparam \Add2~43 .lut_mask = 16'h0017;
defparam \Add2~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N20
cycloneive_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_cout  = CARRY((\bias[15]~input_o  & ((\acc[30]~reg0_q ) # (!\Add2~43_cout ))) # (!\bias[15]~input_o  & (\acc[30]~reg0_q  & !\Add2~43_cout )))

	.dataa(\bias[15]~input_o ),
	.datab(\acc[30]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~43_cout ),
	.combout(),
	.cout(\Add2~45_cout ));
// synopsys translate_off
defparam \Add2~45 .lut_mask = 16'h008E;
defparam \Add2~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N22
cycloneive_lcell_comb \Add2~46 (
// Equation(s):
// \Add2~46_combout  = \bias[15]~input_o  $ (\Add2~45_cout  $ (\acc[31]~reg0_q ))

	.dataa(\bias[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\acc[31]~reg0_q ),
	.cin(\Add2~45_cout ),
	.combout(\Add2~46_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~46 .lut_mask = 16'hA55A;
defparam \Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N8
cycloneive_lcell_comb \count[0]~10 (
// Equation(s):
// \count[0]~10_combout  = (\inp_ready~input_o  & (\count[0]~reg0_q  $ (VCC))) # (!\inp_ready~input_o  & (\count[0]~reg0_q  & VCC))
// \count[0]~11  = CARRY((\inp_ready~input_o  & \count[0]~reg0_q ))

	.dataa(\inp_ready~input_o ),
	.datab(\count[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\count[0]~10_combout ),
	.cout(\count[0]~11 ));
// synopsys translate_off
defparam \count[0]~10 .lut_mask = 16'h6688;
defparam \count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N30
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N9
dffeas \count[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[0]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[0]~reg0 .is_wysiwyg = "true";
defparam \count[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
cycloneive_lcell_comb \count[1]~12 (
// Equation(s):
// \count[1]~12_combout  = (\count[1]~reg0_q  & (!\count[0]~11 )) # (!\count[1]~reg0_q  & ((\count[0]~11 ) # (GND)))
// \count[1]~13  = CARRY((!\count[0]~11 ) # (!\count[1]~reg0_q ))

	.dataa(\count[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[0]~11 ),
	.combout(\count[1]~12_combout ),
	.cout(\count[1]~13 ));
// synopsys translate_off
defparam \count[1]~12 .lut_mask = 16'h5A5F;
defparam \count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N11
dffeas \count[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[1]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[1]~reg0 .is_wysiwyg = "true";
defparam \count[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N12
cycloneive_lcell_comb \count[2]~14 (
// Equation(s):
// \count[2]~14_combout  = (\count[2]~reg0_q  & (\count[1]~13  $ (GND))) # (!\count[2]~reg0_q  & (!\count[1]~13  & VCC))
// \count[2]~15  = CARRY((\count[2]~reg0_q  & !\count[1]~13 ))

	.dataa(\count[2]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[1]~13 ),
	.combout(\count[2]~14_combout ),
	.cout(\count[2]~15 ));
// synopsys translate_off
defparam \count[2]~14 .lut_mask = 16'hA50A;
defparam \count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N13
dffeas \count[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[2]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[2]~reg0 .is_wysiwyg = "true";
defparam \count[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N14
cycloneive_lcell_comb \count[3]~16 (
// Equation(s):
// \count[3]~16_combout  = (\count[3]~reg0_q  & (!\count[2]~15 )) # (!\count[3]~reg0_q  & ((\count[2]~15 ) # (GND)))
// \count[3]~17  = CARRY((!\count[2]~15 ) # (!\count[3]~reg0_q ))

	.dataa(gnd),
	.datab(\count[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[2]~15 ),
	.combout(\count[3]~16_combout ),
	.cout(\count[3]~17 ));
// synopsys translate_off
defparam \count[3]~16 .lut_mask = 16'h3C3F;
defparam \count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N15
dffeas \count[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[3]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[3]~reg0 .is_wysiwyg = "true";
defparam \count[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N16
cycloneive_lcell_comb \count[4]~18 (
// Equation(s):
// \count[4]~18_combout  = (\count[4]~reg0_q  & (\count[3]~17  $ (GND))) # (!\count[4]~reg0_q  & (!\count[3]~17  & VCC))
// \count[4]~19  = CARRY((\count[4]~reg0_q  & !\count[3]~17 ))

	.dataa(gnd),
	.datab(\count[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[3]~17 ),
	.combout(\count[4]~18_combout ),
	.cout(\count[4]~19 ));
// synopsys translate_off
defparam \count[4]~18 .lut_mask = 16'hC30C;
defparam \count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N17
dffeas \count[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[4]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[4]~reg0 .is_wysiwyg = "true";
defparam \count[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
cycloneive_lcell_comb \count[5]~20 (
// Equation(s):
// \count[5]~20_combout  = (\count[5]~reg0_q  & (!\count[4]~19 )) # (!\count[5]~reg0_q  & ((\count[4]~19 ) # (GND)))
// \count[5]~21  = CARRY((!\count[4]~19 ) # (!\count[5]~reg0_q ))

	.dataa(gnd),
	.datab(\count[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[4]~19 ),
	.combout(\count[5]~20_combout ),
	.cout(\count[5]~21 ));
// synopsys translate_off
defparam \count[5]~20 .lut_mask = 16'h3C3F;
defparam \count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N19
dffeas \count[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[5]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[5]~reg0 .is_wysiwyg = "true";
defparam \count[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
cycloneive_lcell_comb \count[6]~22 (
// Equation(s):
// \count[6]~22_combout  = (\count[6]~reg0_q  & (\count[5]~21  $ (GND))) # (!\count[6]~reg0_q  & (!\count[5]~21  & VCC))
// \count[6]~23  = CARRY((\count[6]~reg0_q  & !\count[5]~21 ))

	.dataa(gnd),
	.datab(\count[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[5]~21 ),
	.combout(\count[6]~22_combout ),
	.cout(\count[6]~23 ));
// synopsys translate_off
defparam \count[6]~22 .lut_mask = 16'hC30C;
defparam \count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N21
dffeas \count[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[6]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[6]~reg0 .is_wysiwyg = "true";
defparam \count[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N22
cycloneive_lcell_comb \count[7]~24 (
// Equation(s):
// \count[7]~24_combout  = (\count[7]~reg0_q  & (!\count[6]~23 )) # (!\count[7]~reg0_q  & ((\count[6]~23 ) # (GND)))
// \count[7]~25  = CARRY((!\count[6]~23 ) # (!\count[7]~reg0_q ))

	.dataa(\count[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[6]~23 ),
	.combout(\count[7]~24_combout ),
	.cout(\count[7]~25 ));
// synopsys translate_off
defparam \count[7]~24 .lut_mask = 16'h5A5F;
defparam \count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N23
dffeas \count[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[7]~reg0 .is_wysiwyg = "true";
defparam \count[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N24
cycloneive_lcell_comb \count[8]~26 (
// Equation(s):
// \count[8]~26_combout  = (\count[8]~reg0_q  & (\count[7]~25  $ (GND))) # (!\count[8]~reg0_q  & (!\count[7]~25  & VCC))
// \count[8]~27  = CARRY((\count[8]~reg0_q  & !\count[7]~25 ))

	.dataa(gnd),
	.datab(\count[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[7]~25 ),
	.combout(\count[8]~26_combout ),
	.cout(\count[8]~27 ));
// synopsys translate_off
defparam \count[8]~26 .lut_mask = 16'hC30C;
defparam \count[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N25
dffeas \count[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[8]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[8]~reg0 .is_wysiwyg = "true";
defparam \count[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N26
cycloneive_lcell_comb \count[9]~28 (
// Equation(s):
// \count[9]~28_combout  = \count[9]~reg0_q  $ (\count[8]~27 )

	.dataa(\count[9]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\count[8]~27 ),
	.combout(\count[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \count[9]~28 .lut_mask = 16'h5A5A;
defparam \count[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N27
dffeas \count[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[9]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\Equal0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[9]~reg0 .is_wysiwyg = "true";
defparam \count[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\count[1]~reg0_q  & (\count[3]~reg0_q  & (\count[0]~reg0_q  & \count[2]~reg0_q )))

	.dataa(\count[1]~reg0_q ),
	.datab(\count[3]~reg0_q ),
	.datac(\count[0]~reg0_q ),
	.datad(\count[2]~reg0_q ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N4
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\count[6]~reg0_q  & (!\count[5]~reg0_q  & (!\count[7]~reg0_q  & !\count[4]~reg0_q )))

	.dataa(\count[6]~reg0_q ),
	.datab(\count[5]~reg0_q ),
	.datac(\count[7]~reg0_q ),
	.datad(\count[4]~reg0_q ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N6
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\count[9]~reg0_q  & (\Equal0~0_combout  & (\Equal0~1_combout  & \count[8]~reg0_q )))

	.dataa(\count[9]~reg0_q ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\count[8]~reg0_q ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h8000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
cycloneive_lcell_comb \out[1]~18 (
// Equation(s):
// \out[1]~18_combout  = (\reset~input_o ) # ((\inp_ready~input_o  & \Equal0~2_combout ))

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\inp_ready~input_o ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\out[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \out[1]~18 .lut_mask = 16'hFCCC;
defparam \out[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N1
dffeas \out[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out[0]~16_combout ),
	.asdata(\Add2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\Add2~46_combout ),
	.ena(\out[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[0]~reg0 .is_wysiwyg = "true";
defparam \out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N26
cycloneive_lcell_comb \Add3~16 (
// Equation(s):
// \Add3~16_combout  = (\Add2~2_combout  & (!\Add3~15  & VCC)) # (!\Add2~2_combout  & (\Add3~15  $ (GND)))
// \Add3~17  = CARRY((!\Add2~2_combout  & !\Add3~15 ))

	.dataa(\Add2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~15 ),
	.combout(\Add3~16_combout ),
	.cout(\Add3~17 ));
// synopsys translate_off
defparam \Add3~16 .lut_mask = 16'h5A05;
defparam \Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N2
cycloneive_lcell_comb \out[1]~19 (
// Equation(s):
// \out[1]~19_combout  = (\Add3~16_combout  & ((\out[0]~17 ) # (GND))) # (!\Add3~16_combout  & (!\out[0]~17 ))
// \out[1]~20  = CARRY((\Add3~16_combout ) # (!\out[0]~17 ))

	.dataa(gnd),
	.datab(\Add3~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out[0]~17 ),
	.combout(\out[1]~19_combout ),
	.cout(\out[1]~20 ));
// synopsys translate_off
defparam \out[1]~19 .lut_mask = 16'hC3CF;
defparam \out[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y6_N3
dffeas \out[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out[1]~19_combout ),
	.asdata(\Add2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\Add2~46_combout ),
	.ena(\out[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[1]~reg0 .is_wysiwyg = "true";
defparam \out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N28
cycloneive_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = (\Add2~4_combout  & ((\Add3~17 ) # (GND))) # (!\Add2~4_combout  & (!\Add3~17 ))
// \Add3~19  = CARRY((\Add2~4_combout ) # (!\Add3~17 ))

	.dataa(\Add2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~17 ),
	.combout(\Add3~18_combout ),
	.cout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'hA5AF;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N4
cycloneive_lcell_comb \out[2]~21 (
// Equation(s):
// \out[2]~21_combout  = (\Add3~18_combout  & (!\out[1]~20  & VCC)) # (!\Add3~18_combout  & (\out[1]~20  $ (GND)))
// \out[2]~22  = CARRY((!\Add3~18_combout  & !\out[1]~20 ))

	.dataa(\Add3~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out[1]~20 ),
	.combout(\out[2]~21_combout ),
	.cout(\out[2]~22 ));
// synopsys translate_off
defparam \out[2]~21 .lut_mask = 16'h5A05;
defparam \out[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y6_N5
dffeas \out[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out[2]~21_combout ),
	.asdata(\Add2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\Add2~46_combout ),
	.ena(\out[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[2]~reg0 .is_wysiwyg = "true";
defparam \out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N30
cycloneive_lcell_comb \Add3~20 (
// Equation(s):
// \Add3~20_combout  = (\Add2~6_combout  & (!\Add3~19  & VCC)) # (!\Add2~6_combout  & (\Add3~19  $ (GND)))
// \Add3~21  = CARRY((!\Add2~6_combout  & !\Add3~19 ))

	.dataa(\Add2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~19 ),
	.combout(\Add3~20_combout ),
	.cout(\Add3~21 ));
// synopsys translate_off
defparam \Add3~20 .lut_mask = 16'h5A05;
defparam \Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N6
cycloneive_lcell_comb \out[3]~23 (
// Equation(s):
// \out[3]~23_combout  = (\Add3~20_combout  & ((\out[2]~22 ) # (GND))) # (!\Add3~20_combout  & (!\out[2]~22 ))
// \out[3]~24  = CARRY((\Add3~20_combout ) # (!\out[2]~22 ))

	.dataa(gnd),
	.datab(\Add3~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out[2]~22 ),
	.combout(\out[3]~23_combout ),
	.cout(\out[3]~24 ));
// synopsys translate_off
defparam \out[3]~23 .lut_mask = 16'hC3CF;
defparam \out[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y6_N7
dffeas \out[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out[3]~23_combout ),
	.asdata(\Add2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\Add2~46_combout ),
	.ena(\out[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[3]~reg0 .is_wysiwyg = "true";
defparam \out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N0
cycloneive_lcell_comb \Add3~22 (
// Equation(s):
// \Add3~22_combout  = (\Add2~8_combout  & ((\Add3~21 ) # (GND))) # (!\Add2~8_combout  & (!\Add3~21 ))
// \Add3~23  = CARRY((\Add2~8_combout ) # (!\Add3~21 ))

	.dataa(\Add2~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~21 ),
	.combout(\Add3~22_combout ),
	.cout(\Add3~23 ));
// synopsys translate_off
defparam \Add3~22 .lut_mask = 16'hA5AF;
defparam \Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N8
cycloneive_lcell_comb \out[4]~25 (
// Equation(s):
// \out[4]~25_combout  = (\Add3~22_combout  & (!\out[3]~24  & VCC)) # (!\Add3~22_combout  & (\out[3]~24  $ (GND)))
// \out[4]~26  = CARRY((!\Add3~22_combout  & !\out[3]~24 ))

	.dataa(\Add3~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out[3]~24 ),
	.combout(\out[4]~25_combout ),
	.cout(\out[4]~26 ));
// synopsys translate_off
defparam \out[4]~25 .lut_mask = 16'h5A05;
defparam \out[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y6_N9
dffeas \out[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out[4]~25_combout ),
	.asdata(\Add2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\Add2~46_combout ),
	.ena(\out[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[4]~reg0 .is_wysiwyg = "true";
defparam \out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N2
cycloneive_lcell_comb \Add3~24 (
// Equation(s):
// \Add3~24_combout  = (\Add2~10_combout  & (!\Add3~23  & VCC)) # (!\Add2~10_combout  & (\Add3~23  $ (GND)))
// \Add3~25  = CARRY((!\Add2~10_combout  & !\Add3~23 ))

	.dataa(\Add2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~23 ),
	.combout(\Add3~24_combout ),
	.cout(\Add3~25 ));
// synopsys translate_off
defparam \Add3~24 .lut_mask = 16'h5A05;
defparam \Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N10
cycloneive_lcell_comb \out[5]~27 (
// Equation(s):
// \out[5]~27_combout  = (\Add3~24_combout  & ((\out[4]~26 ) # (GND))) # (!\Add3~24_combout  & (!\out[4]~26 ))
// \out[5]~28  = CARRY((\Add3~24_combout ) # (!\out[4]~26 ))

	.dataa(\Add3~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out[4]~26 ),
	.combout(\out[5]~27_combout ),
	.cout(\out[5]~28 ));
// synopsys translate_off
defparam \out[5]~27 .lut_mask = 16'hA5AF;
defparam \out[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y6_N11
dffeas \out[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out[5]~27_combout ),
	.asdata(\Add2~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\Add2~46_combout ),
	.ena(\out[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[5]~reg0 .is_wysiwyg = "true";
defparam \out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N4
cycloneive_lcell_comb \Add3~26 (
// Equation(s):
// \Add3~26_combout  = (\Add2~12_combout  & ((\Add3~25 ) # (GND))) # (!\Add2~12_combout  & (!\Add3~25 ))
// \Add3~27  = CARRY((\Add2~12_combout ) # (!\Add3~25 ))

	.dataa(gnd),
	.datab(\Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~25 ),
	.combout(\Add3~26_combout ),
	.cout(\Add3~27 ));
// synopsys translate_off
defparam \Add3~26 .lut_mask = 16'hC3CF;
defparam \Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N12
cycloneive_lcell_comb \out[6]~29 (
// Equation(s):
// \out[6]~29_combout  = (\Add3~26_combout  & (!\out[5]~28  & VCC)) # (!\Add3~26_combout  & (\out[5]~28  $ (GND)))
// \out[6]~30  = CARRY((!\Add3~26_combout  & !\out[5]~28 ))

	.dataa(\Add3~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out[5]~28 ),
	.combout(\out[6]~29_combout ),
	.cout(\out[6]~30 ));
// synopsys translate_off
defparam \out[6]~29 .lut_mask = 16'h5A05;
defparam \out[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y6_N13
dffeas \out[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out[6]~29_combout ),
	.asdata(\Add2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\Add2~46_combout ),
	.ena(\out[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[6]~reg0 .is_wysiwyg = "true";
defparam \out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N6
cycloneive_lcell_comb \Add3~28 (
// Equation(s):
// \Add3~28_combout  = (\Add2~14_combout  & (!\Add3~27  & VCC)) # (!\Add2~14_combout  & (\Add3~27  $ (GND)))
// \Add3~29  = CARRY((!\Add2~14_combout  & !\Add3~27 ))

	.dataa(gnd),
	.datab(\Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~27 ),
	.combout(\Add3~28_combout ),
	.cout(\Add3~29 ));
// synopsys translate_off
defparam \Add3~28 .lut_mask = 16'h3C03;
defparam \Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N14
cycloneive_lcell_comb \out[7]~31 (
// Equation(s):
// \out[7]~31_combout  = (\Add3~28_combout  & ((\out[6]~30 ) # (GND))) # (!\Add3~28_combout  & (!\out[6]~30 ))
// \out[7]~32  = CARRY((\Add3~28_combout ) # (!\out[6]~30 ))

	.dataa(\Add3~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out[6]~30 ),
	.combout(\out[7]~31_combout ),
	.cout(\out[7]~32 ));
// synopsys translate_off
defparam \out[7]~31 .lut_mask = 16'hA5AF;
defparam \out[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y6_N15
dffeas \out[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out[7]~31_combout ),
	.asdata(\Add2~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\Add2~46_combout ),
	.ena(\out[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[7]~reg0 .is_wysiwyg = "true";
defparam \out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N8
cycloneive_lcell_comb \Add3~30 (
// Equation(s):
// \Add3~30_combout  = (\Add2~16_combout  & ((\Add3~29 ) # (GND))) # (!\Add2~16_combout  & (!\Add3~29 ))
// \Add3~31  = CARRY((\Add2~16_combout ) # (!\Add3~29 ))

	.dataa(gnd),
	.datab(\Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~29 ),
	.combout(\Add3~30_combout ),
	.cout(\Add3~31 ));
// synopsys translate_off
defparam \Add3~30 .lut_mask = 16'hC3CF;
defparam \Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N16
cycloneive_lcell_comb \out[8]~33 (
// Equation(s):
// \out[8]~33_combout  = (\Add3~30_combout  & (!\out[7]~32  & VCC)) # (!\Add3~30_combout  & (\out[7]~32  $ (GND)))
// \out[8]~34  = CARRY((!\Add3~30_combout  & !\out[7]~32 ))

	.dataa(\Add3~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out[7]~32 ),
	.combout(\out[8]~33_combout ),
	.cout(\out[8]~34 ));
// synopsys translate_off
defparam \out[8]~33 .lut_mask = 16'h5A05;
defparam \out[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y6_N17
dffeas \out[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out[8]~33_combout ),
	.asdata(\Add2~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\Add2~46_combout ),
	.ena(\out[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[8]~reg0 .is_wysiwyg = "true";
defparam \out[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N10
cycloneive_lcell_comb \Add3~32 (
// Equation(s):
// \Add3~32_combout  = (\Add2~18_combout  & (!\Add3~31  & VCC)) # (!\Add2~18_combout  & (\Add3~31  $ (GND)))
// \Add3~33  = CARRY((!\Add2~18_combout  & !\Add3~31 ))

	.dataa(\Add2~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~31 ),
	.combout(\Add3~32_combout ),
	.cout(\Add3~33 ));
// synopsys translate_off
defparam \Add3~32 .lut_mask = 16'h5A05;
defparam \Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N18
cycloneive_lcell_comb \out[9]~35 (
// Equation(s):
// \out[9]~35_combout  = (\Add3~32_combout  & ((\out[8]~34 ) # (GND))) # (!\Add3~32_combout  & (!\out[8]~34 ))
// \out[9]~36  = CARRY((\Add3~32_combout ) # (!\out[8]~34 ))

	.dataa(\Add3~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out[8]~34 ),
	.combout(\out[9]~35_combout ),
	.cout(\out[9]~36 ));
// synopsys translate_off
defparam \out[9]~35 .lut_mask = 16'hA5AF;
defparam \out[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y6_N19
dffeas \out[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out[9]~35_combout ),
	.asdata(\Add2~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\Add2~46_combout ),
	.ena(\out[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[9]~reg0 .is_wysiwyg = "true";
defparam \out[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N12
cycloneive_lcell_comb \Add3~34 (
// Equation(s):
// \Add3~34_combout  = (\Add2~20_combout  & ((\Add3~33 ) # (GND))) # (!\Add2~20_combout  & (!\Add3~33 ))
// \Add3~35  = CARRY((\Add2~20_combout ) # (!\Add3~33 ))

	.dataa(\Add2~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~33 ),
	.combout(\Add3~34_combout ),
	.cout(\Add3~35 ));
// synopsys translate_off
defparam \Add3~34 .lut_mask = 16'hA5AF;
defparam \Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N20
cycloneive_lcell_comb \out[10]~37 (
// Equation(s):
// \out[10]~37_combout  = (\Add3~34_combout  & (!\out[9]~36  & VCC)) # (!\Add3~34_combout  & (\out[9]~36  $ (GND)))
// \out[10]~38  = CARRY((!\Add3~34_combout  & !\out[9]~36 ))

	.dataa(\Add3~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out[9]~36 ),
	.combout(\out[10]~37_combout ),
	.cout(\out[10]~38 ));
// synopsys translate_off
defparam \out[10]~37 .lut_mask = 16'h5A05;
defparam \out[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y6_N21
dffeas \out[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out[10]~37_combout ),
	.asdata(\Add2~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\Add2~46_combout ),
	.ena(\out[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[10]~reg0 .is_wysiwyg = "true";
defparam \out[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N14
cycloneive_lcell_comb \Add3~36 (
// Equation(s):
// \Add3~36_combout  = (\Add2~22_combout  & (!\Add3~35  & VCC)) # (!\Add2~22_combout  & (\Add3~35  $ (GND)))
// \Add3~37  = CARRY((!\Add2~22_combout  & !\Add3~35 ))

	.dataa(\Add2~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~35 ),
	.combout(\Add3~36_combout ),
	.cout(\Add3~37 ));
// synopsys translate_off
defparam \Add3~36 .lut_mask = 16'h5A05;
defparam \Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N22
cycloneive_lcell_comb \out[11]~39 (
// Equation(s):
// \out[11]~39_combout  = (\Add3~36_combout  & ((\out[10]~38 ) # (GND))) # (!\Add3~36_combout  & (!\out[10]~38 ))
// \out[11]~40  = CARRY((\Add3~36_combout ) # (!\out[10]~38 ))

	.dataa(\Add3~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out[10]~38 ),
	.combout(\out[11]~39_combout ),
	.cout(\out[11]~40 ));
// synopsys translate_off
defparam \out[11]~39 .lut_mask = 16'hA5AF;
defparam \out[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y6_N23
dffeas \out[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out[11]~39_combout ),
	.asdata(\Add2~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\Add2~46_combout ),
	.ena(\out[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[11]~reg0 .is_wysiwyg = "true";
defparam \out[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N16
cycloneive_lcell_comb \Add3~38 (
// Equation(s):
// \Add3~38_combout  = (\Add2~24_combout  & ((\Add3~37 ) # (GND))) # (!\Add2~24_combout  & (!\Add3~37 ))
// \Add3~39  = CARRY((\Add2~24_combout ) # (!\Add3~37 ))

	.dataa(\Add2~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~37 ),
	.combout(\Add3~38_combout ),
	.cout(\Add3~39 ));
// synopsys translate_off
defparam \Add3~38 .lut_mask = 16'hA5AF;
defparam \Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N24
cycloneive_lcell_comb \out[12]~41 (
// Equation(s):
// \out[12]~41_combout  = (\Add3~38_combout  & (!\out[11]~40  & VCC)) # (!\Add3~38_combout  & (\out[11]~40  $ (GND)))
// \out[12]~42  = CARRY((!\Add3~38_combout  & !\out[11]~40 ))

	.dataa(gnd),
	.datab(\Add3~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out[11]~40 ),
	.combout(\out[12]~41_combout ),
	.cout(\out[12]~42 ));
// synopsys translate_off
defparam \out[12]~41 .lut_mask = 16'h3C03;
defparam \out[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y6_N25
dffeas \out[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out[12]~41_combout ),
	.asdata(\Add2~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\Add2~46_combout ),
	.ena(\out[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[12]~reg0 .is_wysiwyg = "true";
defparam \out[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N18
cycloneive_lcell_comb \Add3~40 (
// Equation(s):
// \Add3~40_combout  = (\Add2~26_combout  & (!\Add3~39  & VCC)) # (!\Add2~26_combout  & (\Add3~39  $ (GND)))
// \Add3~41  = CARRY((!\Add2~26_combout  & !\Add3~39 ))

	.dataa(\Add2~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~39 ),
	.combout(\Add3~40_combout ),
	.cout(\Add3~41 ));
// synopsys translate_off
defparam \Add3~40 .lut_mask = 16'h5A05;
defparam \Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N26
cycloneive_lcell_comb \out[13]~43 (
// Equation(s):
// \out[13]~43_combout  = (\Add3~40_combout  & ((\out[12]~42 ) # (GND))) # (!\Add3~40_combout  & (!\out[12]~42 ))
// \out[13]~44  = CARRY((\Add3~40_combout ) # (!\out[12]~42 ))

	.dataa(gnd),
	.datab(\Add3~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out[12]~42 ),
	.combout(\out[13]~43_combout ),
	.cout(\out[13]~44 ));
// synopsys translate_off
defparam \out[13]~43 .lut_mask = 16'hC3CF;
defparam \out[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y6_N27
dffeas \out[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out[13]~43_combout ),
	.asdata(\Add2~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\Add2~46_combout ),
	.ena(\out[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[13]~reg0 .is_wysiwyg = "true";
defparam \out[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N20
cycloneive_lcell_comb \Add3~42 (
// Equation(s):
// \Add3~42_combout  = (\Add2~28_combout  & ((\Add3~41 ) # (GND))) # (!\Add2~28_combout  & (!\Add3~41 ))
// \Add3~43  = CARRY((\Add2~28_combout ) # (!\Add3~41 ))

	.dataa(\Add2~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~41 ),
	.combout(\Add3~42_combout ),
	.cout(\Add3~43 ));
// synopsys translate_off
defparam \Add3~42 .lut_mask = 16'hA5AF;
defparam \Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N28
cycloneive_lcell_comb \out[14]~45 (
// Equation(s):
// \out[14]~45_combout  = (\Add3~42_combout  & (!\out[13]~44  & VCC)) # (!\Add3~42_combout  & (\out[13]~44  $ (GND)))
// \out[14]~46  = CARRY((!\Add3~42_combout  & !\out[13]~44 ))

	.dataa(gnd),
	.datab(\Add3~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out[13]~44 ),
	.combout(\out[14]~45_combout ),
	.cout(\out[14]~46 ));
// synopsys translate_off
defparam \out[14]~45 .lut_mask = 16'h3C03;
defparam \out[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y6_N29
dffeas \out[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out[14]~45_combout ),
	.asdata(\Add2~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\Add2~46_combout ),
	.ena(\out[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[14]~reg0 .is_wysiwyg = "true";
defparam \out[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N22
cycloneive_lcell_comb \Add3~44 (
// Equation(s):
// \Add3~44_combout  = \Add3~43  $ (\Add2~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add2~30_combout ),
	.cin(\Add3~43 ),
	.combout(\Add3~44_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~44 .lut_mask = 16'h0FF0;
defparam \Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N30
cycloneive_lcell_comb \out[15]~47 (
// Equation(s):
// \out[15]~47_combout  = \out[14]~46  $ (!\Add3~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add3~44_combout ),
	.cin(\out[14]~46 ),
	.combout(\out[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \out[15]~47 .lut_mask = 16'hF00F;
defparam \out[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y6_N31
dffeas \out[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out[15]~47_combout ),
	.asdata(\Add2~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(!\Add2~46_combout ),
	.ena(\out[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[15]~reg0 .is_wysiwyg = "true";
defparam \out[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
cycloneive_lcell_comb \out_ready~0 (
// Equation(s):
// \out_ready~0_combout  = (\Equal0~2_combout  & (\inp_ready~input_o  & !\reset~input_o ))

	.dataa(\Equal0~2_combout ),
	.datab(gnd),
	.datac(\inp_ready~input_o ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\out_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_ready~0 .lut_mask = 16'h00A0;
defparam \out_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N29
dffeas \out_ready~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_ready~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_ready~reg0 .is_wysiwyg = "true";
defparam \out_ready~reg0 .power_up = "low";
// synopsys translate_on

assign out[0] = \out[0]~output_o ;

assign out[1] = \out[1]~output_o ;

assign out[2] = \out[2]~output_o ;

assign out[3] = \out[3]~output_o ;

assign out[4] = \out[4]~output_o ;

assign out[5] = \out[5]~output_o ;

assign out[6] = \out[6]~output_o ;

assign out[7] = \out[7]~output_o ;

assign out[8] = \out[8]~output_o ;

assign out[9] = \out[9]~output_o ;

assign out[10] = \out[10]~output_o ;

assign out[11] = \out[11]~output_o ;

assign out[12] = \out[12]~output_o ;

assign out[13] = \out[13]~output_o ;

assign out[14] = \out[14]~output_o ;

assign out[15] = \out[15]~output_o ;

assign out_ready = \out_ready~output_o ;

assign product_q16_16[0] = \product_q16_16[0]~output_o ;

assign product_q16_16[1] = \product_q16_16[1]~output_o ;

assign product_q16_16[2] = \product_q16_16[2]~output_o ;

assign product_q16_16[3] = \product_q16_16[3]~output_o ;

assign product_q16_16[4] = \product_q16_16[4]~output_o ;

assign product_q16_16[5] = \product_q16_16[5]~output_o ;

assign product_q16_16[6] = \product_q16_16[6]~output_o ;

assign product_q16_16[7] = \product_q16_16[7]~output_o ;

assign product_q16_16[8] = \product_q16_16[8]~output_o ;

assign product_q16_16[9] = \product_q16_16[9]~output_o ;

assign product_q16_16[10] = \product_q16_16[10]~output_o ;

assign product_q16_16[11] = \product_q16_16[11]~output_o ;

assign product_q16_16[12] = \product_q16_16[12]~output_o ;

assign product_q16_16[13] = \product_q16_16[13]~output_o ;

assign product_q16_16[14] = \product_q16_16[14]~output_o ;

assign product_q16_16[15] = \product_q16_16[15]~output_o ;

assign product_q16_16[16] = \product_q16_16[16]~output_o ;

assign product_q16_16[17] = \product_q16_16[17]~output_o ;

assign product_q16_16[18] = \product_q16_16[18]~output_o ;

assign product_q16_16[19] = \product_q16_16[19]~output_o ;

assign product_q16_16[20] = \product_q16_16[20]~output_o ;

assign product_q16_16[21] = \product_q16_16[21]~output_o ;

assign product_q16_16[22] = \product_q16_16[22]~output_o ;

assign product_q16_16[23] = \product_q16_16[23]~output_o ;

assign product_q16_16[24] = \product_q16_16[24]~output_o ;

assign product_q16_16[25] = \product_q16_16[25]~output_o ;

assign product_q16_16[26] = \product_q16_16[26]~output_o ;

assign product_q16_16[27] = \product_q16_16[27]~output_o ;

assign product_q16_16[28] = \product_q16_16[28]~output_o ;

assign product_q16_16[29] = \product_q16_16[29]~output_o ;

assign product_q16_16[30] = \product_q16_16[30]~output_o ;

assign product_q16_16[31] = \product_q16_16[31]~output_o ;

assign product[0] = \product[0]~output_o ;

assign product[1] = \product[1]~output_o ;

assign product[2] = \product[2]~output_o ;

assign product[3] = \product[3]~output_o ;

assign product[4] = \product[4]~output_o ;

assign product[5] = \product[5]~output_o ;

assign product[6] = \product[6]~output_o ;

assign product[7] = \product[7]~output_o ;

assign product[8] = \product[8]~output_o ;

assign product[9] = \product[9]~output_o ;

assign product[10] = \product[10]~output_o ;

assign product[11] = \product[11]~output_o ;

assign product[12] = \product[12]~output_o ;

assign product[13] = \product[13]~output_o ;

assign product[14] = \product[14]~output_o ;

assign product[15] = \product[15]~output_o ;

assign acc[0] = \acc[0]~output_o ;

assign acc[1] = \acc[1]~output_o ;

assign acc[2] = \acc[2]~output_o ;

assign acc[3] = \acc[3]~output_o ;

assign acc[4] = \acc[4]~output_o ;

assign acc[5] = \acc[5]~output_o ;

assign acc[6] = \acc[6]~output_o ;

assign acc[7] = \acc[7]~output_o ;

assign acc[8] = \acc[8]~output_o ;

assign acc[9] = \acc[9]~output_o ;

assign acc[10] = \acc[10]~output_o ;

assign acc[11] = \acc[11]~output_o ;

assign acc[12] = \acc[12]~output_o ;

assign acc[13] = \acc[13]~output_o ;

assign acc[14] = \acc[14]~output_o ;

assign acc[15] = \acc[15]~output_o ;

assign acc[16] = \acc[16]~output_o ;

assign acc[17] = \acc[17]~output_o ;

assign acc[18] = \acc[18]~output_o ;

assign acc[19] = \acc[19]~output_o ;

assign acc[20] = \acc[20]~output_o ;

assign acc[21] = \acc[21]~output_o ;

assign acc[22] = \acc[22]~output_o ;

assign acc[23] = \acc[23]~output_o ;

assign acc[24] = \acc[24]~output_o ;

assign acc[25] = \acc[25]~output_o ;

assign acc[26] = \acc[26]~output_o ;

assign acc[27] = \acc[27]~output_o ;

assign acc[28] = \acc[28]~output_o ;

assign acc[29] = \acc[29]~output_o ;

assign acc[30] = \acc[30]~output_o ;

assign acc[31] = \acc[31]~output_o ;

assign count[0] = \count[0]~output_o ;

assign count[1] = \count[1]~output_o ;

assign count[2] = \count[2]~output_o ;

assign count[3] = \count[3]~output_o ;

assign count[4] = \count[4]~output_o ;

assign count[5] = \count[5]~output_o ;

assign count[6] = \count[6]~output_o ;

assign count[7] = \count[7]~output_o ;

assign count[8] = \count[8]~output_o ;

assign count[9] = \count[9]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
