
OLED_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000af7c  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001a8  20000000  0000af7c  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000a50  200001a8  0000b124  000181a8  2**2
                  ALLOC
  3 .stack        00002000  20000bf8  0000bb74  000181a8  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000181a8  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000181d0  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003756d  00000000  00000000  0001822b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005309  00000000  00000000  0004f798  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000b441  00000000  00000000  00054aa1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000860  00000000  00000000  0005fee2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000c68  00000000  00000000  00060742  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001d88c  00000000  00000000  000613aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00017bc4  00000000  00000000  0007ec36  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000884d6  00000000  00000000  000967fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002424  00000000  00000000  0011ecd0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002bf8 	.word	0x20002bf8
       4:	00002ec1 	.word	0x00002ec1
       8:	00002ebd 	.word	0x00002ebd
       c:	00002ebd 	.word	0x00002ebd
	...
      2c:	00002ebd 	.word	0x00002ebd
	...
      38:	00002ebd 	.word	0x00002ebd
      3c:	00002ebd 	.word	0x00002ebd
      40:	00002ebd 	.word	0x00002ebd
      44:	00002ebd 	.word	0x00002ebd
      48:	00002ebd 	.word	0x00002ebd
      4c:	00002ebd 	.word	0x00002ebd
      50:	00002ebd 	.word	0x00002ebd
      54:	00002ebd 	.word	0x00002ebd
      58:	00002ebd 	.word	0x00002ebd
      5c:	00002ebd 	.word	0x00002ebd
      60:	00002ebd 	.word	0x00002ebd
      64:	0000276d 	.word	0x0000276d
      68:	0000277d 	.word	0x0000277d
      6c:	0000278d 	.word	0x0000278d
      70:	0000279d 	.word	0x0000279d
      74:	00002ebd 	.word	0x00002ebd
      78:	00002ebd 	.word	0x00002ebd
      7c:	00002ebd 	.word	0x00002ebd
      80:	00002ebd 	.word	0x00002ebd
      84:	00002ebd 	.word	0x00002ebd
      88:	000012ad 	.word	0x000012ad
      8c:	000012bd 	.word	0x000012bd
      90:	000012cd 	.word	0x000012cd
      94:	00002ebd 	.word	0x00002ebd
      98:	00002ebd 	.word	0x00002ebd
      9c:	00002ebd 	.word	0x00002ebd
      a0:	00002ebd 	.word	0x00002ebd
      a4:	00002ebd 	.word	0x00002ebd
      a8:	00002ebd 	.word	0x00002ebd
      ac:	00002ebd 	.word	0x00002ebd

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200001a8 	.word	0x200001a8
      d0:	00000000 	.word	0x00000000
      d4:	0000af7c 	.word	0x0000af7c

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	0000af7c 	.word	0x0000af7c
     104:	200001ac 	.word	0x200001ac
     108:	0000af7c 	.word	0x0000af7c
     10c:	00000000 	.word	0x00000000

00000110 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	b083      	sub	sp, #12
     114:	466f      	mov	r7, sp
     116:	71f8      	strb	r0, [r7, #7]
     118:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     11a:	4c0b      	ldr	r4, [pc, #44]	; (148 <ssd1306_write_command+0x38>)
     11c:	4e0b      	ldr	r6, [pc, #44]	; (14c <ssd1306_write_command+0x3c>)
     11e:	1c20      	adds	r0, r4, #0
     120:	1c31      	adds	r1, r6, #0
     122:	2201      	movs	r2, #1
     124:	4d0a      	ldr	r5, [pc, #40]	; (150 <ssd1306_write_command+0x40>)
     126:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     128:	2280      	movs	r2, #128	; 0x80
     12a:	03d2      	lsls	r2, r2, #15
     12c:	4b09      	ldr	r3, [pc, #36]	; (154 <ssd1306_write_command+0x44>)
     12e:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     130:	1c20      	adds	r0, r4, #0
     132:	1c39      	adds	r1, r7, #0
     134:	2201      	movs	r2, #1
     136:	4b08      	ldr	r3, [pc, #32]	; (158 <ssd1306_write_command+0x48>)
     138:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     13a:	1c20      	adds	r0, r4, #0
     13c:	1c31      	adds	r1, r6, #0
     13e:	2200      	movs	r2, #0
     140:	47a8      	blx	r5
}
     142:	b003      	add	sp, #12
     144:	bdf0      	pop	{r4, r5, r6, r7, pc}
     146:	46c0      	nop			; (mov r8, r8)
     148:	20000210 	.word	0x20000210
     14c:	20000a4c 	.word	0x20000a4c
     150:	00002215 	.word	0x00002215
     154:	41004400 	.word	0x41004400
     158:	00002301 	.word	0x00002301

0000015c <ssd1306_init>:

	ssd1306_display_on();
}*/

void ssd1306_init(void)
{
     15c:	b5f0      	push	{r4, r5, r6, r7, lr}
     15e:	b091      	sub	sp, #68	; 0x44
	// Initialize delay routine
	delay_init();
     160:	4b64      	ldr	r3, [pc, #400]	; (2f4 <ssd1306_init+0x198>)
     162:	4798      	blx	r3
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     164:	2000      	movs	r0, #0
     166:	4b64      	ldr	r3, [pc, #400]	; (2f8 <ssd1306_init+0x19c>)
     168:	4798      	blx	r3
     16a:	4964      	ldr	r1, [pc, #400]	; (2fc <ssd1306_init+0x1a0>)
     16c:	4b64      	ldr	r3, [pc, #400]	; (300 <ssd1306_init+0x1a4>)
     16e:	4798      	blx	r3
     170:	0083      	lsls	r3, r0, #2
     172:	1818      	adds	r0, r3, r0
     174:	0040      	lsls	r0, r0, #1
     176:	2280      	movs	r2, #128	; 0x80
     178:	0412      	lsls	r2, r2, #16
     17a:	4b62      	ldr	r3, [pc, #392]	; (304 <ssd1306_init+0x1a8>)
     17c:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     17e:	2800      	cmp	r0, #0
     180:	d100      	bne.n	184 <ssd1306_init+0x28>
     182:	e0a3      	b.n	2cc <ssd1306_init+0x170>
		SysTick->LOAD = n;
     184:	4b60      	ldr	r3, [pc, #384]	; (308 <ssd1306_init+0x1ac>)
     186:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     188:	2200      	movs	r2, #0
     18a:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18c:	1c19      	adds	r1, r3, #0
     18e:	2280      	movs	r2, #128	; 0x80
     190:	0252      	lsls	r2, r2, #9
     192:	680b      	ldr	r3, [r1, #0]
     194:	4213      	tst	r3, r2
     196:	d0fc      	beq.n	192 <ssd1306_init+0x36>
     198:	e09d      	b.n	2d6 <ssd1306_init+0x17a>
     19a:	680b      	ldr	r3, [r1, #0]
     19c:	4213      	tst	r3, r2
     19e:	d0fc      	beq.n	19a <ssd1306_init+0x3e>
		struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     1a0:	4c5a      	ldr	r4, [pc, #360]	; (30c <ssd1306_init+0x1b0>)
     1a2:	2318      	movs	r3, #24
     1a4:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     1a6:	2300      	movs	r3, #0
     1a8:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     1aa:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1ac:	a902      	add	r1, sp, #8
     1ae:	2201      	movs	r2, #1
     1b0:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     1b2:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     1b4:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     1b6:	2018      	movs	r0, #24
     1b8:	4b55      	ldr	r3, [pc, #340]	; (310 <ssd1306_init+0x1b4>)
     1ba:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     1bc:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1be:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     1c0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1c2:	2900      	cmp	r1, #0
     1c4:	d103      	bne.n	1ce <ssd1306_init+0x72>
		return &(ports[port_index]->Group[group_index]);
     1c6:	095a      	lsrs	r2, r3, #5
     1c8:	01d2      	lsls	r2, r2, #7
     1ca:	494e      	ldr	r1, [pc, #312]	; (304 <ssd1306_init+0x1a8>)
     1cc:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     1ce:	271f      	movs	r7, #31
     1d0:	403b      	ands	r3, r7
     1d2:	2401      	movs	r4, #1
     1d4:	1c21      	adds	r1, r4, #0
     1d6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     1d8:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     1da:	aa02      	add	r2, sp, #8
     1dc:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     1de:	2300      	movs	r3, #0
     1e0:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     1e2:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     1e4:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
     1e6:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
     1e8:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     1ea:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     1ec:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     1ee:	2124      	movs	r1, #36	; 0x24
     1f0:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     1f2:	9309      	str	r3, [sp, #36]	; 0x24
     1f4:	930a      	str	r3, [sp, #40]	; 0x28
	slave_config.ss_pin = SSD1306_CS_PIN;
	spi_attach_slave(&ssd1306_slave, &slave_config);

	spi_get_config_defaults(&config);

	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
     1f6:	2380      	movs	r3, #128	; 0x80
     1f8:	025b      	lsls	r3, r3, #9
     1fa:	60d3      	str	r3, [r2, #12]
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     1fc:	4b45      	ldr	r3, [pc, #276]	; (314 <ssd1306_init+0x1b8>)
     1fe:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     200:	4b45      	ldr	r3, [pc, #276]	; (318 <ssd1306_init+0x1bc>)
     202:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     204:	4b45      	ldr	r3, [pc, #276]	; (31c <ssd1306_init+0x1c0>)
     206:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     208:	4b45      	ldr	r3, [pc, #276]	; (320 <ssd1306_init+0x1c4>)
     20a:	6353      	str	r3, [r2, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;
     20c:	4b3b      	ldr	r3, [pc, #236]	; (2fc <ssd1306_init+0x1a0>)
     20e:	6193      	str	r3, [r2, #24]

	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     210:	4e44      	ldr	r6, [pc, #272]	; (324 <ssd1306_init+0x1c8>)
     212:	1c30      	adds	r0, r6, #0
     214:	4944      	ldr	r1, [pc, #272]	; (328 <ssd1306_init+0x1cc>)
     216:	4b45      	ldr	r3, [pc, #276]	; (32c <ssd1306_init+0x1d0>)
     218:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     21a:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     21c:	1c28      	adds	r0, r5, #0
     21e:	4b44      	ldr	r3, [pc, #272]	; (330 <ssd1306_init+0x1d4>)
     220:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     222:	4007      	ands	r7, r0
     224:	40bc      	lsls	r4, r7
     226:	4b43      	ldr	r3, [pc, #268]	; (334 <ssd1306_init+0x1d8>)
     228:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     22a:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     22c:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     22e:	2b00      	cmp	r3, #0
     230:	d1fc      	bne.n	22c <ssd1306_init+0xd0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     232:	682a      	ldr	r2, [r5, #0]
     234:	2302      	movs	r3, #2
     236:	4313      	orrs	r3, r2
     238:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     23a:	ac01      	add	r4, sp, #4
     23c:	2301      	movs	r3, #1
     23e:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     240:	2200      	movs	r2, #0
     242:	70a2      	strb	r2, [r4, #2]
	spi_enable(&ssd1306_master);

	struct port_config pin;
	port_get_config_defaults(&pin);
	pin.direction = PORT_PIN_DIR_OUTPUT;
     244:	7023      	strb	r3, [r4, #0]

	port_pin_set_config(SSD1306_DC_PIN, &pin);
     246:	2016      	movs	r0, #22
     248:	1c21      	adds	r1, r4, #0
     24a:	4d31      	ldr	r5, [pc, #196]	; (310 <ssd1306_init+0x1b4>)
     24c:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     24e:	2017      	movs	r0, #23
     250:	1c21      	adds	r1, r4, #0
     252:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     254:	2280      	movs	r2, #128	; 0x80
     256:	0412      	lsls	r2, r2, #16
     258:	4b2a      	ldr	r3, [pc, #168]	; (304 <ssd1306_init+0x1a8>)
     25a:	619a      	str	r2, [r3, #24]

	// Set the reset pin to the default state
	port_pin_set_output_level(SSD1306_RES_PIN, true);
	
	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     25c:	20d5      	movs	r0, #213	; 0xd5
     25e:	4c36      	ldr	r4, [pc, #216]	; (338 <ssd1306_init+0x1dc>)
     260:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     262:	2080      	movs	r0, #128	; 0x80
     264:	47a0      	blx	r4

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     266:	20a8      	movs	r0, #168	; 0xa8
     268:	47a0      	blx	r4
	ssd1306_write_command(0x3F);
     26a:	203f      	movs	r0, #63	; 0x3f
     26c:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     26e:	20d3      	movs	r0, #211	; 0xd3
     270:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     272:	2000      	movs	r0, #0
     274:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     276:	2040      	movs	r0, #64	; 0x40
     278:	47a0      	blx	r4
	
	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     27a:	208d      	movs	r0, #141	; 0x8d
     27c:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     27e:	2014      	movs	r0, #20
     280:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	//ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
	
	
	ssd1306_write_command(SSD1306_CMD_SET_MEMORY_ADDRESSING_MODE);
     282:	2020      	movs	r0, #32
     284:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     286:	2000      	movs	r0, #0
     288:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL0_SEG0 | 0x01);
     28a:	20a1      	movs	r0, #161	; 0xa1
     28c:	47a0      	blx	r4
	
	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     28e:	20c8      	movs	r0, #200	; 0xc8
     290:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     292:	20da      	movs	r0, #218	; 0xda
     294:	47a0      	blx	r4
	ssd1306_write_command(0x12); //Annars kastas linjerna om fel, kolla upp varför
     296:	2012      	movs	r0, #18
     298:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     29a:	2081      	movs	r0, #129	; 0x81
     29c:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     29e:	20ff      	movs	r0, #255	; 0xff
     2a0:	47a0      	blx	r4

	ssd1306_set_contrast(0xFF);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     2a2:	20a4      	movs	r0, #164	; 0xa4
     2a4:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     2a6:	20a6      	movs	r0, #166	; 0xa6
     2a8:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     2aa:	20db      	movs	r0, #219	; 0xdb
     2ac:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     2ae:	2040      	movs	r0, #64	; 0x40
     2b0:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     2b2:	20d9      	movs	r0, #217	; 0xd9
     2b4:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     2b6:	20f1      	movs	r0, #241	; 0xf1
     2b8:	47a0      	blx	r4
	
	//Clear display buffer:
	memset(&ssd1306_buffer[0], 0, sizeof(ssd1306_buffer));
     2ba:	4820      	ldr	r0, [pc, #128]	; (33c <ssd1306_init+0x1e0>)
     2bc:	2100      	movs	r1, #0
     2be:	2280      	movs	r2, #128	; 0x80
     2c0:	00d2      	lsls	r2, r2, #3
     2c2:	4b1f      	ldr	r3, [pc, #124]	; (340 <ssd1306_init+0x1e4>)
     2c4:	4798      	blx	r3
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     2c6:	20af      	movs	r0, #175	; 0xaf
     2c8:	47a0      	blx	r4
     2ca:	e010      	b.n	2ee <ssd1306_init+0x192>
     2cc:	2280      	movs	r2, #128	; 0x80
     2ce:	0412      	lsls	r2, r2, #16
     2d0:	4b0c      	ldr	r3, [pc, #48]	; (304 <ssd1306_init+0x1a8>)
     2d2:	619a      	str	r2, [r3, #24]
     2d4:	e764      	b.n	1a0 <ssd1306_init+0x44>
     2d6:	2280      	movs	r2, #128	; 0x80
     2d8:	0412      	lsls	r2, r2, #16
     2da:	4b0a      	ldr	r3, [pc, #40]	; (304 <ssd1306_init+0x1a8>)
     2dc:	619a      	str	r2, [r3, #24]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     2de:	4b0a      	ldr	r3, [pc, #40]	; (308 <ssd1306_init+0x1ac>)
     2e0:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     2e2:	2200      	movs	r2, #0
     2e4:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     2e6:	1c19      	adds	r1, r3, #0
     2e8:	2280      	movs	r2, #128	; 0x80
     2ea:	0252      	lsls	r2, r2, #9
     2ec:	e755      	b.n	19a <ssd1306_init+0x3e>

	ssd1306_display_on();
}
     2ee:	b011      	add	sp, #68	; 0x44
     2f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2f2:	46c0      	nop			; (mov r8, r8)
     2f4:	000027ad 	.word	0x000027ad
     2f8:	00002c75 	.word	0x00002c75
     2fc:	000f4240 	.word	0x000f4240
     300:	000071c5 	.word	0x000071c5
     304:	41004400 	.word	0x41004400
     308:	e000e010 	.word	0xe000e010
     30c:	20000a4c 	.word	0x20000a4c
     310:	00002815 	.word	0x00002815
     314:	00100002 	.word	0x00100002
     318:	00110002 	.word	0x00110002
     31c:	00120002 	.word	0x00120002
     320:	00130002 	.word	0x00130002
     324:	20000210 	.word	0x20000210
     328:	42000c00 	.word	0x42000c00
     32c:	00001ffd 	.word	0x00001ffd
     330:	00002741 	.word	0x00002741
     334:	e000e100 	.word	0xe000e100
     338:	00000111 	.word	0x00000111
     33c:	2000024c 	.word	0x2000024c
     340:	0000331b 	.word	0x0000331b

00000344 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     344:	b5f0      	push	{r4, r5, r6, r7, lr}
     346:	b083      	sub	sp, #12
     348:	466f      	mov	r7, sp
     34a:	71f8      	strb	r0, [r7, #7]
     34c:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     34e:	4c0b      	ldr	r4, [pc, #44]	; (37c <ssd1306_write_data+0x38>)
     350:	4e0b      	ldr	r6, [pc, #44]	; (380 <ssd1306_write_data+0x3c>)
     352:	1c20      	adds	r0, r4, #0
     354:	1c31      	adds	r1, r6, #0
     356:	2201      	movs	r2, #1
     358:	4d0a      	ldr	r5, [pc, #40]	; (384 <ssd1306_write_data+0x40>)
     35a:	47a8      	blx	r5
     35c:	2280      	movs	r2, #128	; 0x80
     35e:	03d2      	lsls	r2, r2, #15
     360:	4b09      	ldr	r3, [pc, #36]	; (388 <ssd1306_write_data+0x44>)
     362:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     364:	1c20      	adds	r0, r4, #0
     366:	1c39      	adds	r1, r7, #0
     368:	2201      	movs	r2, #1
     36a:	4b08      	ldr	r3, [pc, #32]	; (38c <ssd1306_write_data+0x48>)
     36c:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     36e:	1c20      	adds	r0, r4, #0
     370:	1c31      	adds	r1, r6, #0
     372:	2200      	movs	r2, #0
     374:	47a8      	blx	r5
}
     376:	b003      	add	sp, #12
     378:	bdf0      	pop	{r4, r5, r6, r7, pc}
     37a:	46c0      	nop			; (mov r8, r8)
     37c:	20000210 	.word	0x20000210
     380:	20000a4c 	.word	0x20000a4c
     384:	00002215 	.word	0x00002215
     388:	41004400 	.word	0x41004400
     38c:	00002301 	.word	0x00002301

00000390 <ssd1306_write_display>:





void ssd1306_write_display() {
     390:	b570      	push	{r4, r5, r6, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     392:	480e      	ldr	r0, [pc, #56]	; (3cc <ssd1306_write_display+0x3c>)
     394:	490e      	ldr	r1, [pc, #56]	; (3d0 <ssd1306_write_display+0x40>)
     396:	2201      	movs	r2, #1
     398:	4b0e      	ldr	r3, [pc, #56]	; (3d4 <ssd1306_write_display+0x44>)
     39a:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     39c:	2021      	movs	r0, #33	; 0x21
     39e:	4c0e      	ldr	r4, [pc, #56]	; (3d8 <ssd1306_write_display+0x48>)
     3a0:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3a2:	2000      	movs	r0, #0
     3a4:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3a6:	207f      	movs	r0, #127	; 0x7f
     3a8:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3aa:	2022      	movs	r0, #34	; 0x22
     3ac:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     3ae:	2000      	movs	r0, #0
     3b0:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     3b2:	2007      	movs	r0, #7
     3b4:	47a0      	blx	r4
     3b6:	4c09      	ldr	r4, [pc, #36]	; (3dc <ssd1306_write_display+0x4c>)
     3b8:	2380      	movs	r3, #128	; 0x80
     3ba:	00db      	lsls	r3, r3, #3
     3bc:	18e6      	adds	r6, r4, r3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
     3be:	4d08      	ldr	r5, [pc, #32]	; (3e0 <ssd1306_write_display+0x50>)
     3c0:	7820      	ldrb	r0, [r4, #0]
     3c2:	47a8      	blx	r5
     3c4:	3401      	adds	r4, #1
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
     3c6:	42b4      	cmp	r4, r6
     3c8:	d1fa      	bne.n	3c0 <ssd1306_write_display+0x30>
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
	}
}
     3ca:	bd70      	pop	{r4, r5, r6, pc}
     3cc:	20000210 	.word	0x20000210
     3d0:	20000a4c 	.word	0x20000a4c
     3d4:	00002215 	.word	0x00002215
     3d8:	00000111 	.word	0x00000111
     3dc:	2000064c 	.word	0x2000064c
     3e0:	00000345 	.word	0x00000345

000003e4 <ssd1306_clear_display>:


void ssd1306_clear_display() {
     3e4:	b538      	push	{r3, r4, r5, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     3e6:	480e      	ldr	r0, [pc, #56]	; (420 <ssd1306_clear_display+0x3c>)
     3e8:	490e      	ldr	r1, [pc, #56]	; (424 <ssd1306_clear_display+0x40>)
     3ea:	2201      	movs	r2, #1
     3ec:	4b0e      	ldr	r3, [pc, #56]	; (428 <ssd1306_clear_display+0x44>)
     3ee:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     3f0:	2021      	movs	r0, #33	; 0x21
     3f2:	4c0e      	ldr	r4, [pc, #56]	; (42c <ssd1306_clear_display+0x48>)
     3f4:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3f6:	2000      	movs	r0, #0
     3f8:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3fa:	207f      	movs	r0, #127	; 0x7f
     3fc:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3fe:	2022      	movs	r0, #34	; 0x22
     400:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     402:	2000      	movs	r0, #0
     404:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     406:	2007      	movs	r0, #7
     408:	47a0      	blx	r4
     40a:	2480      	movs	r4, #128	; 0x80
     40c:	00e4      	lsls	r4, r4, #3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
		ssd1306_write_data(0);
     40e:	4d08      	ldr	r5, [pc, #32]	; (430 <ssd1306_clear_display+0x4c>)
     410:	2000      	movs	r0, #0
     412:	47a8      	blx	r5
     414:	3c01      	subs	r4, #1
     416:	b2a4      	uxth	r4, r4
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
     418:	2c00      	cmp	r4, #0
     41a:	d1f9      	bne.n	410 <ssd1306_clear_display+0x2c>
		ssd1306_write_data(0);
	}
	
}
     41c:	bd38      	pop	{r3, r4, r5, pc}
     41e:	46c0      	nop			; (mov r8, r8)
     420:	20000210 	.word	0x20000210
     424:	20000a4c 	.word	0x20000a4c
     428:	00002215 	.word	0x00002215
     42c:	00000111 	.word	0x00000111
     430:	00000345 	.word	0x00000345

00000434 <ssd1306_set_coordinate>:
	
	
}

void ssd1306_set_coordinate(unsigned char x, unsigned char y)
{
     434:	b538      	push	{r3, r4, r5, lr}
     436:	1c05      	adds	r5, r0, #0
	ssd1306_write_command(0xB0 + y);					//Page start address
     438:	1c08      	adds	r0, r1, #0
     43a:	3850      	subs	r0, #80	; 0x50
     43c:	b2c0      	uxtb	r0, r0
     43e:	4c06      	ldr	r4, [pc, #24]	; (458 <ssd1306_set_coordinate+0x24>)
     440:	47a0      	blx	r4
	ssd1306_write_command(((x & 0xF0) >> 4) | 0x10);
     442:	0928      	lsrs	r0, r5, #4
     444:	2310      	movs	r3, #16
     446:	4318      	orrs	r0, r3
     448:	47a0      	blx	r4
	ssd1306_write_command((x & 0x0F) | 0x01);
     44a:	200e      	movs	r0, #14
     44c:	4005      	ands	r5, r0
     44e:	2301      	movs	r3, #1
     450:	1c28      	adds	r0, r5, #0
     452:	4318      	orrs	r0, r3
     454:	47a0      	blx	r4
}
     456:	bd38      	pop	{r3, r4, r5, pc}
     458:	00000111 	.word	0x00000111

0000045c <ssd1306_draw_huge_number>:
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x00, 
};


void ssd1306_draw_huge_number(unsigned char x, unsigned char y, uint8_t num)
{	
     45c:	b5f0      	push	{r4, r5, r6, r7, lr}
     45e:	465f      	mov	r7, fp
     460:	4656      	mov	r6, sl
     462:	464d      	mov	r5, r9
     464:	4644      	mov	r4, r8
     466:	b4f0      	push	{r4, r5, r6, r7}
     468:	b085      	sub	sp, #20
     46a:	4683      	mov	fp, r0
     46c:	9101      	str	r1, [sp, #4]
     46e:	1c14      	adds	r4, r2, #0
     470:	2a63      	cmp	r2, #99	; 0x63
     472:	d900      	bls.n	476 <ssd1306_draw_huge_number+0x1a>
     474:	2463      	movs	r4, #99	; 0x63
     476:	b2e4      	uxtb	r4, r4
	uint8_t digits[2];
	if(num > 99) num = 99;
	
	digits[1] = num % 10;
     478:	1c20      	adds	r0, r4, #0
     47a:	210a      	movs	r1, #10
     47c:	4b24      	ldr	r3, [pc, #144]	; (510 <ssd1306_draw_huge_number+0xb4>)
     47e:	4798      	blx	r3
     480:	b2c9      	uxtb	r1, r1
     482:	ab03      	add	r3, sp, #12
     484:	7059      	strb	r1, [r3, #1]
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
     486:	2c09      	cmp	r4, #9
     488:	d82c      	bhi.n	4e4 <ssd1306_draw_huge_number+0x88>
     48a:	2200      	movs	r2, #0
     48c:	701a      	strb	r2, [r3, #0]
     48e:	e02f      	b.n	4f0 <ssd1306_draw_huge_number+0x94>
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
			ssd1306_set_coordinate(x, y+i);
     490:	4658      	mov	r0, fp
     492:	4651      	mov	r1, sl
     494:	4b1f      	ldr	r3, [pc, #124]	; (514 <ssd1306_draw_huge_number+0xb8>)
     496:	4798      	blx	r3
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
     498:	464d      	mov	r5, r9
     49a:	2400      	movs	r4, #0
     49c:	ab03      	add	r3, sp, #12
     49e:	5cf3      	ldrb	r3, [r6, r3]
     4a0:	011a      	lsls	r2, r3, #4
     4a2:	18d2      	adds	r2, r2, r3
     4a4:	0112      	lsls	r2, r2, #4
     4a6:	18d3      	adds	r3, r2, r3
     4a8:	4443      	add	r3, r8
     4aa:	191b      	adds	r3, r3, r4
     4ac:	5d58      	ldrb	r0, [r3, r5]
     4ae:	47b8      	blx	r7
     4b0:	3401      	adds	r4, #1
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
     4b2:	2c27      	cmp	r4, #39	; 0x27
     4b4:	d1f2      	bne.n	49c <ssd1306_draw_huge_number+0x40>
     4b6:	4653      	mov	r3, sl
     4b8:	3301      	adds	r3, #1
     4ba:	b2db      	uxtb	r3, r3
     4bc:	469a      	mov	sl, r3
     4be:	2327      	movs	r3, #39	; 0x27
     4c0:	4499      	add	r9, r3
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
     4c2:	2312      	movs	r3, #18
     4c4:	33ff      	adds	r3, #255	; 0xff
     4c6:	4599      	cmp	r9, r3
     4c8:	d1e2      	bne.n	490 <ssd1306_draw_huge_number+0x34>
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
			}
		}
		x += 52;
     4ca:	465b      	mov	r3, fp
     4cc:	3334      	adds	r3, #52	; 0x34
     4ce:	b2db      	uxtb	r3, r3
     4d0:	469b      	mov	fp, r3
     4d2:	3601      	adds	r6, #1
	
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
     4d4:	9b00      	ldr	r3, [sp, #0]
     4d6:	459b      	cmp	fp, r3
     4d8:	d013      	beq.n	502 <ssd1306_draw_huge_number+0xa6>
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x00, 
};


void ssd1306_draw_huge_number(unsigned char x, unsigned char y, uint8_t num)
{	
     4da:	9b01      	ldr	r3, [sp, #4]
     4dc:	469a      	mov	sl, r3
     4de:	2300      	movs	r3, #0
     4e0:	4699      	mov	r9, r3
     4e2:	e7d5      	b.n	490 <ssd1306_draw_huge_number+0x34>
	uint8_t digits[2];
	if(num > 99) num = 99;
	
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
     4e4:	1a60      	subs	r0, r4, r1
     4e6:	210a      	movs	r1, #10
     4e8:	4b0b      	ldr	r3, [pc, #44]	; (518 <ssd1306_draw_huge_number+0xbc>)
     4ea:	4798      	blx	r3
     4ec:	ab03      	add	r3, sp, #12
     4ee:	7018      	strb	r0, [r3, #0]
     4f0:	465b      	mov	r3, fp
     4f2:	3368      	adds	r3, #104	; 0x68
     4f4:	b2db      	uxtb	r3, r3
     4f6:	9300      	str	r3, [sp, #0]
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
     4f8:	2600      	movs	r6, #0
     4fa:	4b08      	ldr	r3, [pc, #32]	; (51c <ssd1306_draw_huge_number+0xc0>)
     4fc:	4698      	mov	r8, r3
     4fe:	4f08      	ldr	r7, [pc, #32]	; (520 <ssd1306_draw_huge_number+0xc4>)
     500:	e7eb      	b.n	4da <ssd1306_draw_huge_number+0x7e>
		}
		x += 52;
	}
	
	
}
     502:	b005      	add	sp, #20
     504:	bc3c      	pop	{r2, r3, r4, r5}
     506:	4690      	mov	r8, r2
     508:	4699      	mov	r9, r3
     50a:	46a2      	mov	sl, r4
     50c:	46ab      	mov	fp, r5
     50e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     510:	0000724d 	.word	0x0000724d
     514:	00000435 	.word	0x00000435
     518:	00007261 	.word	0x00007261
     51c:	00009168 	.word	0x00009168
     520:	00000345 	.word	0x00000345

00000524 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     524:	b5f0      	push	{r4, r5, r6, r7, lr}
     526:	465f      	mov	r7, fp
     528:	4656      	mov	r6, sl
     52a:	464d      	mov	r5, r9
     52c:	4644      	mov	r4, r8
     52e:	b4f0      	push	{r4, r5, r6, r7}
     530:	b091      	sub	sp, #68	; 0x44
     532:	1c05      	adds	r5, r0, #0
     534:	1c0c      	adds	r4, r1, #0
     536:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     538:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     53a:	1c08      	adds	r0, r1, #0
     53c:	4bad      	ldr	r3, [pc, #692]	; (7f4 <usart_init+0x2d0>)
     53e:	4798      	blx	r3
     540:	1c02      	adds	r2, r0, #0
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     542:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     544:	2005      	movs	r0, #5
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     546:	07d9      	lsls	r1, r3, #31
     548:	d500      	bpl.n	54c <usart_init+0x28>
     54a:	e14b      	b.n	7e4 <usart_init+0x2c0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     54c:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     54e:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     550:	079f      	lsls	r7, r3, #30
     552:	d500      	bpl.n	556 <usart_init+0x32>
     554:	e146      	b.n	7e4 <usart_init+0x2c0>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     556:	4ba8      	ldr	r3, [pc, #672]	; (7f8 <usart_init+0x2d4>)
     558:	6a18      	ldr	r0, [r3, #32]

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     55a:	1c91      	adds	r1, r2, #2
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
	}

	/* Turn on module in PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     55c:	2701      	movs	r7, #1
     55e:	408f      	lsls	r7, r1
     560:	1c39      	adds	r1, r7, #0
     562:	4301      	orrs	r1, r0
     564:	6219      	str	r1, [r3, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     566:	a90f      	add	r1, sp, #60	; 0x3c
     568:	272d      	movs	r7, #45	; 0x2d
     56a:	5df3      	ldrb	r3, [r6, r7]
     56c:	700b      	strb	r3, [r1, #0]
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     56e:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     570:	b2d2      	uxtb	r2, r2
     572:	4690      	mov	r8, r2
     574:	1c10      	adds	r0, r2, #0
     576:	4ba1      	ldr	r3, [pc, #644]	; (7fc <usart_init+0x2d8>)
     578:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     57a:	4640      	mov	r0, r8
     57c:	4ba0      	ldr	r3, [pc, #640]	; (800 <usart_init+0x2dc>)
     57e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     580:	5df0      	ldrb	r0, [r6, r7]
     582:	2100      	movs	r1, #0
     584:	4b9f      	ldr	r3, [pc, #636]	; (804 <usart_init+0x2e0>)
     586:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     588:	7af3      	ldrb	r3, [r6, #11]
     58a:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     58c:	2324      	movs	r3, #36	; 0x24
     58e:	5cf3      	ldrb	r3, [r6, r3]
     590:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     592:	2325      	movs	r3, #37	; 0x25
     594:	5cf3      	ldrb	r3, [r6, r3]
     596:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
     598:	7ef3      	ldrb	r3, [r6, #27]
     59a:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     59c:	7f33      	ldrb	r3, [r6, #28]
     59e:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     5a0:	6829      	ldr	r1, [r5, #0]
     5a2:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     5a4:	1c08      	adds	r0, r1, #0
     5a6:	4b93      	ldr	r3, [pc, #588]	; (7f4 <usart_init+0x2d0>)
     5a8:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     5aa:	3014      	adds	r0, #20

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;
     5ac:	2200      	movs	r2, #0
     5ae:	466b      	mov	r3, sp
     5b0:	84da      	strh	r2, [r3, #38]	; 0x26

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
     5b2:	8a32      	ldrh	r2, [r6, #16]
     5b4:	9202      	str	r2, [sp, #8]
     5b6:	2380      	movs	r3, #128	; 0x80
     5b8:	01db      	lsls	r3, r3, #7
     5ba:	429a      	cmp	r2, r3
     5bc:	d021      	beq.n	602 <usart_init+0xde>
     5be:	2380      	movs	r3, #128	; 0x80
     5c0:	01db      	lsls	r3, r3, #7
     5c2:	429a      	cmp	r2, r3
     5c4:	d804      	bhi.n	5d0 <usart_init+0xac>
     5c6:	2380      	movs	r3, #128	; 0x80
     5c8:	019b      	lsls	r3, r3, #6
     5ca:	429a      	cmp	r2, r3
     5cc:	d011      	beq.n	5f2 <usart_init+0xce>
     5ce:	e008      	b.n	5e2 <usart_init+0xbe>
     5d0:	23c0      	movs	r3, #192	; 0xc0
     5d2:	01db      	lsls	r3, r3, #7
     5d4:	9f02      	ldr	r7, [sp, #8]
     5d6:	429f      	cmp	r7, r3
     5d8:	d00f      	beq.n	5fa <usart_init+0xd6>
     5da:	2380      	movs	r3, #128	; 0x80
     5dc:	021b      	lsls	r3, r3, #8
     5de:	429f      	cmp	r7, r3
     5e0:	d003      	beq.n	5ea <usart_init+0xc6>
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     5e2:	2710      	movs	r7, #16
     5e4:	9706      	str	r7, [sp, #24]
	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     5e6:	2700      	movs	r7, #0
     5e8:	e00e      	b.n	608 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     5ea:	2703      	movs	r7, #3
     5ec:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     5ee:	2700      	movs	r7, #0
     5f0:	e00a      	b.n	608 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     5f2:	2710      	movs	r7, #16
     5f4:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     5f6:	2701      	movs	r7, #1
     5f8:	e006      	b.n	608 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     5fa:	2708      	movs	r7, #8
     5fc:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     5fe:	2701      	movs	r7, #1
     600:	e002      	b.n	608 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     602:	2708      	movs	r7, #8
     604:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     606:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     608:	6831      	ldr	r1, [r6, #0]
     60a:	9103      	str	r1, [sp, #12]
		(uint32_t)config->mux_setting |
     60c:	68f2      	ldr	r2, [r6, #12]
     60e:	4691      	mov	r9, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     610:	6973      	ldr	r3, [r6, #20]
     612:	9304      	str	r3, [sp, #16]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     614:	7e31      	ldrb	r1, [r6, #24]
     616:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     618:	2326      	movs	r3, #38	; 0x26
     61a:	5cf3      	ldrb	r3, [r6, r3]
     61c:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	/* Get baud value from mode and clock */
	switch (config->transfer_mode)
     61e:	6873      	ldr	r3, [r6, #4]
     620:	2b00      	cmp	r3, #0
     622:	d013      	beq.n	64c <usart_init+0x128>
     624:	2280      	movs	r2, #128	; 0x80
     626:	0552      	lsls	r2, r2, #21
     628:	4293      	cmp	r3, r2
     62a:	d12e      	bne.n	68a <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
     62c:	2327      	movs	r3, #39	; 0x27
     62e:	5cf3      	ldrb	r3, [r6, r3]
     630:	2b00      	cmp	r3, #0
     632:	d12e      	bne.n	692 <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     634:	6a37      	ldr	r7, [r6, #32]
     636:	b2c0      	uxtb	r0, r0
     638:	4b73      	ldr	r3, [pc, #460]	; (808 <usart_init+0x2e4>)
     63a:	4798      	blx	r3
     63c:	1c01      	adds	r1, r0, #0
     63e:	1c38      	adds	r0, r7, #0
     640:	466a      	mov	r2, sp
     642:	3226      	adds	r2, #38	; 0x26
     644:	4b71      	ldr	r3, [pc, #452]	; (80c <usart_init+0x2e8>)
     646:	4798      	blx	r3
     648:	1c03      	adds	r3, r0, #0
     64a:	e01f      	b.n	68c <usart_init+0x168>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
     64c:	2327      	movs	r3, #39	; 0x27
     64e:	5cf3      	ldrb	r3, [r6, r3]
     650:	2b00      	cmp	r3, #0
     652:	d00a      	beq.n	66a <usart_init+0x146>
				status_code =
     654:	9a06      	ldr	r2, [sp, #24]
     656:	9200      	str	r2, [sp, #0]
     658:	6a30      	ldr	r0, [r6, #32]
     65a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     65c:	466a      	mov	r2, sp
     65e:	3226      	adds	r2, #38	; 0x26
     660:	1c3b      	adds	r3, r7, #0
     662:	4f6b      	ldr	r7, [pc, #428]	; (810 <usart_init+0x2ec>)
     664:	47b8      	blx	r7
     666:	1c03      	adds	r3, r0, #0
     668:	e010      	b.n	68c <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
     66a:	6a31      	ldr	r1, [r6, #32]
     66c:	9107      	str	r1, [sp, #28]
     66e:	b2c0      	uxtb	r0, r0
     670:	4b65      	ldr	r3, [pc, #404]	; (808 <usart_init+0x2e4>)
     672:	4798      	blx	r3
     674:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
     676:	9a06      	ldr	r2, [sp, #24]
     678:	9200      	str	r2, [sp, #0]
     67a:	9807      	ldr	r0, [sp, #28]
     67c:	466a      	mov	r2, sp
     67e:	3226      	adds	r2, #38	; 0x26
     680:	1c3b      	adds	r3, r7, #0
     682:	4f63      	ldr	r7, [pc, #396]	; (810 <usart_init+0x2ec>)
     684:	47b8      	blx	r7
     686:	1c03      	adds	r3, r0, #0
     688:	e000      	b.n	68c <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
     68a:	2300      	movs	r3, #0
     68c:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
     68e:	d000      	beq.n	692 <usart_init+0x16e>
     690:	e0a8      	b.n	7e4 <usart_init+0x2c0>
		/* Abort */
		return status_code;
	}

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
     692:	7e73      	ldrb	r3, [r6, #25]
     694:	2b00      	cmp	r3, #0
     696:	d002      	beq.n	69e <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     698:	7eb3      	ldrb	r3, [r6, #26]
     69a:	4641      	mov	r1, r8
     69c:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     69e:	682a      	ldr	r2, [r5, #0]
     6a0:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     6a2:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     6a4:	2b00      	cmp	r3, #0
     6a6:	d1fc      	bne.n	6a2 <usart_init+0x17e>
     6a8:	9702      	str	r7, [sp, #8]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
     6aa:	466b      	mov	r3, sp
     6ac:	3326      	adds	r3, #38	; 0x26
     6ae:	881b      	ldrh	r3, [r3, #0]
     6b0:	4642      	mov	r2, r8
     6b2:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     6b4:	464b      	mov	r3, r9
     6b6:	9f03      	ldr	r7, [sp, #12]
     6b8:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
     6ba:	9f04      	ldr	r7, [sp, #16]
     6bc:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     6be:	6871      	ldr	r1, [r6, #4]
     6c0:	430b      	orrs	r3, r1
		config->sample_rate |
     6c2:	9f02      	ldr	r7, [sp, #8]
     6c4:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     6c6:	4652      	mov	r2, sl
     6c8:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     6ca:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     6cc:	4659      	mov	r1, fp
     6ce:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= config->transfer_mode;
     6d0:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
     6d2:	2327      	movs	r3, #39	; 0x27
     6d4:	5cf3      	ldrb	r3, [r6, r3]
     6d6:	2b00      	cmp	r3, #0
     6d8:	d101      	bne.n	6de <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     6da:	2304      	movs	r3, #4
     6dc:	431f      	orrs	r7, r3
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     6de:	7e71      	ldrb	r1, [r6, #25]
     6e0:	0289      	lsls	r1, r1, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     6e2:	7f33      	ldrb	r3, [r6, #28]
     6e4:	025b      	lsls	r3, r3, #9
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     6e6:	4319      	orrs	r1, r3
     6e8:	7af2      	ldrb	r2, [r6, #11]
     6ea:	7ab3      	ldrb	r3, [r6, #10]
     6ec:	4313      	orrs	r3, r2
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     6ee:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     6f0:	7f73      	ldrb	r3, [r6, #29]
     6f2:	021b      	lsls	r3, r3, #8
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     6f4:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     6f6:	2324      	movs	r3, #36	; 0x24
     6f8:	5cf3      	ldrb	r3, [r6, r3]
     6fa:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     6fc:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     6fe:	2325      	movs	r3, #37	; 0x25
     700:	5cf3      	ldrb	r3, [r6, r3]
     702:	041b      	lsls	r3, r3, #16
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     704:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);

	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
     706:	8933      	ldrh	r3, [r6, #8]
     708:	2bff      	cmp	r3, #255	; 0xff
     70a:	d00b      	beq.n	724 <usart_init+0x200>
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     70c:	7ef2      	ldrb	r2, [r6, #27]
     70e:	2a00      	cmp	r2, #0
     710:	d003      	beq.n	71a <usart_init+0x1f6>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x5);
     712:	22a0      	movs	r2, #160	; 0xa0
     714:	04d2      	lsls	r2, r2, #19
     716:	4317      	orrs	r7, r2
     718:	e002      	b.n	720 <usart_init+0x1fc>
		} else {
			ctrla |= SERCOM_USART_CTRLA_FORM(1);
     71a:	2280      	movs	r2, #128	; 0x80
     71c:	0452      	lsls	r2, r2, #17
     71e:	4317      	orrs	r7, r2
		}
#else
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
#endif
		ctrlb |= config->parity;
     720:	4319      	orrs	r1, r3
     722:	e005      	b.n	730 <usart_init+0x20c>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     724:	7ef3      	ldrb	r3, [r6, #27]
     726:	2b00      	cmp	r3, #0
     728:	d002      	beq.n	730 <usart_init+0x20c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     72a:	2380      	movs	r3, #128	; 0x80
     72c:	04db      	lsls	r3, r3, #19
     72e:	431f      	orrs	r7, r3
		ctrla |= SERCOM_USART_CTRLA_FORM(0);
#endif
	}

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     730:	232c      	movs	r3, #44	; 0x2c
     732:	5cf3      	ldrb	r3, [r6, r3]
     734:	2b00      	cmp	r3, #0
     736:	d103      	bne.n	740 <usart_init+0x21c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     738:	4b36      	ldr	r3, [pc, #216]	; (814 <usart_init+0x2f0>)
     73a:	789b      	ldrb	r3, [r3, #2]
     73c:	079a      	lsls	r2, r3, #30
     73e:	d501      	bpl.n	744 <usart_init+0x220>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     740:	2380      	movs	r3, #128	; 0x80
     742:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     744:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     746:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     748:	2b00      	cmp	r3, #0
     74a:	d1fc      	bne.n	746 <usart_init+0x222>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
     74c:	4643      	mov	r3, r8
     74e:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     750:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     752:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     754:	2b00      	cmp	r3, #0
     756:	d1fc      	bne.n	752 <usart_init+0x22e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
     758:	4641      	mov	r1, r8
     75a:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     75c:	ab0e      	add	r3, sp, #56	; 0x38
     75e:	2280      	movs	r2, #128	; 0x80
     760:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     762:	2200      	movs	r2, #0
     764:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     766:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     768:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
     76a:	6b32      	ldr	r2, [r6, #48]	; 0x30
     76c:	920a      	str	r2, [sp, #40]	; 0x28
     76e:	6b73      	ldr	r3, [r6, #52]	; 0x34
     770:	930b      	str	r3, [sp, #44]	; 0x2c
     772:	6bb7      	ldr	r7, [r6, #56]	; 0x38
     774:	970c      	str	r7, [sp, #48]	; 0x30
     776:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
     778:	960d      	str	r6, [sp, #52]	; 0x34
     77a:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     77c:	ae0e      	add	r6, sp, #56	; 0x38
     77e:	b2f9      	uxtb	r1, r7
     780:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     782:	aa0a      	add	r2, sp, #40	; 0x28
     784:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     786:	2800      	cmp	r0, #0
     788:	d102      	bne.n	790 <usart_init+0x26c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     78a:	1c20      	adds	r0, r4, #0
     78c:	4a22      	ldr	r2, [pc, #136]	; (818 <usart_init+0x2f4>)
     78e:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     790:	1c43      	adds	r3, r0, #1
     792:	d005      	beq.n	7a0 <usart_init+0x27c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     794:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     796:	0c00      	lsrs	r0, r0, #16
     798:	b2c0      	uxtb	r0, r0
     79a:	1c31      	adds	r1, r6, #0
     79c:	4a1f      	ldr	r2, [pc, #124]	; (81c <usart_init+0x2f8>)
     79e:	4790      	blx	r2
     7a0:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     7a2:	2f04      	cmp	r7, #4
     7a4:	d1eb      	bne.n	77e <usart_init+0x25a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
     7a6:	2300      	movs	r3, #0
     7a8:	60eb      	str	r3, [r5, #12]
     7aa:	612b      	str	r3, [r5, #16]
     7ac:	616b      	str	r3, [r5, #20]
     7ae:	61ab      	str	r3, [r5, #24]
     7b0:	61eb      	str	r3, [r5, #28]
     7b2:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
     7b4:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     7b6:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     7b8:	2200      	movs	r2, #0
     7ba:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     7bc:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     7be:	2330      	movs	r3, #48	; 0x30
     7c0:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     7c2:	2331      	movs	r3, #49	; 0x31
     7c4:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     7c6:	2332      	movs	r3, #50	; 0x32
     7c8:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     7ca:	2333      	movs	r3, #51	; 0x33
     7cc:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     7ce:	6828      	ldr	r0, [r5, #0]
     7d0:	4b08      	ldr	r3, [pc, #32]	; (7f4 <usart_init+0x2d0>)
     7d2:	4798      	blx	r3
     7d4:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     7d6:	4912      	ldr	r1, [pc, #72]	; (820 <usart_init+0x2fc>)
     7d8:	4b12      	ldr	r3, [pc, #72]	; (824 <usart_init+0x300>)
     7da:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     7dc:	00a4      	lsls	r4, r4, #2
     7de:	4b12      	ldr	r3, [pc, #72]	; (828 <usart_init+0x304>)
     7e0:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
     7e2:	2000      	movs	r0, #0
}
     7e4:	b011      	add	sp, #68	; 0x44
     7e6:	bc3c      	pop	{r2, r3, r4, r5}
     7e8:	4690      	mov	r8, r2
     7ea:	4699      	mov	r9, r3
     7ec:	46a2      	mov	sl, r4
     7ee:	46ab      	mov	fp, r5
     7f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     7f2:	46c0      	nop			; (mov r8, r8)
     7f4:	00001fb9 	.word	0x00001fb9
     7f8:	40000400 	.word	0x40000400
     7fc:	00002d8d 	.word	0x00002d8d
     800:	00002d01 	.word	0x00002d01
     804:	00001e61 	.word	0x00001e61
     808:	00002da9 	.word	0x00002da9
     80c:	00001c89 	.word	0x00001c89
     810:	00001cb1 	.word	0x00001cb1
     814:	41002000 	.word	0x41002000
     818:	00001eb1 	.word	0x00001eb1
     81c:	00002e69 	.word	0x00002e69
     820:	00000939 	.word	0x00000939
     824:	00002701 	.word	0x00002701
     828:	20000be4 	.word	0x20000be4

0000082c <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
     82c:	b510      	push	{r4, lr}
     82e:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     830:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     832:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
     834:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     836:	2c00      	cmp	r4, #0
     838:	d00d      	beq.n	856 <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     83a:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
     83c:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     83e:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     840:	2a00      	cmp	r2, #0
     842:	d108      	bne.n	856 <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     844:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     846:	2a00      	cmp	r2, #0
     848:	d1fc      	bne.n	844 <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
     84a:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     84c:	2102      	movs	r1, #2
     84e:	7e1a      	ldrb	r2, [r3, #24]
     850:	420a      	tst	r2, r1
     852:	d0fc      	beq.n	84e <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
     854:	2000      	movs	r0, #0
}
     856:	bd10      	pop	{r4, pc}

00000858 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
     858:	b510      	push	{r4, lr}
     85a:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     85c:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     85e:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
     860:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     862:	2a00      	cmp	r2, #0
     864:	d033      	beq.n	8ce <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
     866:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
     868:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     86a:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
     86c:	2b00      	cmp	r3, #0
     86e:	d12e      	bne.n	8ce <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
     870:	7e23      	ldrb	r3, [r4, #24]
     872:	075a      	lsls	r2, r3, #29
     874:	d52b      	bpl.n	8ce <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     876:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     878:	2b00      	cmp	r3, #0
     87a:	d1fc      	bne.n	876 <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     87c:	8b63      	ldrh	r3, [r4, #26]
     87e:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
     880:	069a      	lsls	r2, r3, #26
     882:	d021      	beq.n	8c8 <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
     884:	079a      	lsls	r2, r3, #30
     886:	d503      	bpl.n	890 <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     888:	2302      	movs	r3, #2
     88a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
     88c:	201a      	movs	r0, #26
     88e:	e01e      	b.n	8ce <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     890:	075a      	lsls	r2, r3, #29
     892:	d503      	bpl.n	89c <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     894:	2304      	movs	r3, #4
     896:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
     898:	201e      	movs	r0, #30
     89a:	e018      	b.n	8ce <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
     89c:	07da      	lsls	r2, r3, #31
     89e:	d503      	bpl.n	8a8 <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     8a0:	2301      	movs	r3, #1
     8a2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
     8a4:	2013      	movs	r0, #19
     8a6:	e012      	b.n	8ce <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
     8a8:	06da      	lsls	r2, r3, #27
     8aa:	d505      	bpl.n	8b8 <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
     8ac:	8b62      	ldrh	r2, [r4, #26]
     8ae:	2310      	movs	r3, #16
     8b0:	4313      	orrs	r3, r2
     8b2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
     8b4:	2042      	movs	r0, #66	; 0x42
     8b6:	e00a      	b.n	8ce <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
     8b8:	069a      	lsls	r2, r3, #26
     8ba:	d505      	bpl.n	8c8 <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
     8bc:	8b62      	ldrh	r2, [r4, #26]
     8be:	2320      	movs	r3, #32
     8c0:	4313      	orrs	r3, r2
     8c2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
     8c4:	2041      	movs	r0, #65	; 0x41
     8c6:	e002      	b.n	8ce <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
     8c8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     8ca:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
     8cc:	2000      	movs	r0, #0
}
     8ce:	bd10      	pop	{r4, pc}

000008d0 <_usart_read_buffer>:
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     8d0:	6803      	ldr	r3, [r0, #0]

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
     8d2:	8582      	strh	r2, [r0, #44]	; 0x2c
	module->rx_buffer_ptr              = rx_data;
     8d4:	6241      	str	r1, [r0, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
     8d6:	2105      	movs	r1, #5
     8d8:	2232      	movs	r2, #50	; 0x32
     8da:	5481      	strb	r1, [r0, r2]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
     8dc:	2204      	movs	r2, #4
     8de:	759a      	strb	r2, [r3, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
     8e0:	7a02      	ldrb	r2, [r0, #8]
     8e2:	2a00      	cmp	r2, #0
     8e4:	d001      	beq.n	8ea <_usart_read_buffer+0x1a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
     8e6:	2220      	movs	r2, #32
     8e8:	759a      	strb	r2, [r3, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
     8ea:	7a42      	ldrb	r2, [r0, #9]
     8ec:	2a00      	cmp	r2, #0
     8ee:	d001      	beq.n	8f4 <_usart_read_buffer+0x24>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
     8f0:	2208      	movs	r2, #8
     8f2:	759a      	strb	r2, [r3, #22]
	}
#endif
}
     8f4:	4770      	bx	lr
     8f6:	46c0      	nop			; (mov r8, r8)

000008f8 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     8f8:	1c93      	adds	r3, r2, #2
     8fa:	009b      	lsls	r3, r3, #2
     8fc:	18c3      	adds	r3, r0, r3
     8fe:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
     900:	2301      	movs	r3, #1
     902:	4093      	lsls	r3, r2
     904:	1c1a      	adds	r2, r3, #0
     906:	2330      	movs	r3, #48	; 0x30
     908:	5cc1      	ldrb	r1, [r0, r3]
     90a:	430a      	orrs	r2, r1
     90c:	54c2      	strb	r2, [r0, r3]
}
     90e:	4770      	bx	lr

00000910 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
     910:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     912:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
     914:	2a00      	cmp	r2, #0
     916:	d00b      	beq.n	930 <usart_read_buffer_job+0x20>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     918:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
     91a:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     91c:	2c00      	cmp	r4, #0
     91e:	d007      	beq.n	930 <usart_read_buffer_job+0x20>
		return STATUS_ERR_DENIED;
	}

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
     920:	8d84      	ldrh	r4, [r0, #44]	; 0x2c
     922:	b2a4      	uxth	r4, r4
		return STATUS_BUSY;
     924:	2305      	movs	r3, #5
	if (!(module->receiver_enabled)) {
		return STATUS_ERR_DENIED;
	}

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
     926:	2c00      	cmp	r4, #0
     928:	d102      	bne.n	930 <usart_read_buffer_job+0x20>
		return STATUS_BUSY;
	}

	/* Issue internal asynchronous read */
	_usart_read_buffer(module, rx_data, length);
     92a:	4b02      	ldr	r3, [pc, #8]	; (934 <usart_read_buffer_job+0x24>)
     92c:	4798      	blx	r3

	return STATUS_OK;
     92e:	2300      	movs	r3, #0
}
     930:	1c18      	adds	r0, r3, #0
     932:	bd10      	pop	{r4, pc}
     934:	000008d1 	.word	0x000008d1

00000938 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     93a:	0080      	lsls	r0, r0, #2
     93c:	4b64      	ldr	r3, [pc, #400]	; (ad0 <_usart_interrupt_handler+0x198>)
     93e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     940:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     942:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     944:	2b00      	cmp	r3, #0
     946:	d1fc      	bne.n	942 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     948:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     94a:	7da6      	ldrb	r6, [r4, #22]
     94c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
     94e:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
     950:	5ceb      	ldrb	r3, [r5, r3]
     952:	2230      	movs	r2, #48	; 0x30
     954:	5caf      	ldrb	r7, [r5, r2]
     956:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     958:	07f1      	lsls	r1, r6, #31
     95a:	d520      	bpl.n	99e <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
     95c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     95e:	b29b      	uxth	r3, r3
     960:	2b00      	cmp	r3, #0
     962:	d01a      	beq.n	99a <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     964:	6aab      	ldr	r3, [r5, #40]	; 0x28
     966:	781a      	ldrb	r2, [r3, #0]
     968:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     96a:	1c59      	adds	r1, r3, #1
     96c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     96e:	7969      	ldrb	r1, [r5, #5]
     970:	2901      	cmp	r1, #1
     972:	d104      	bne.n	97e <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     974:	7859      	ldrb	r1, [r3, #1]
     976:	0209      	lsls	r1, r1, #8
     978:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
     97a:	3302      	adds	r3, #2
     97c:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     97e:	05d3      	lsls	r3, r2, #23
     980:	0ddb      	lsrs	r3, r3, #23
     982:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     984:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     986:	3b01      	subs	r3, #1
     988:	b29b      	uxth	r3, r3
     98a:	85eb      	strh	r3, [r5, #46]	; 0x2e
     98c:	2b00      	cmp	r3, #0
     98e:	d106      	bne.n	99e <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     990:	2301      	movs	r3, #1
     992:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     994:	2302      	movs	r3, #2
     996:	75a3      	strb	r3, [r4, #22]
     998:	e001      	b.n	99e <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     99a:	2301      	movs	r3, #1
     99c:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     99e:	07b2      	lsls	r2, r6, #30
     9a0:	d509      	bpl.n	9b6 <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     9a2:	2302      	movs	r3, #2
     9a4:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
     9a6:	2200      	movs	r2, #0
     9a8:	2333      	movs	r3, #51	; 0x33
     9aa:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     9ac:	07fb      	lsls	r3, r7, #31
     9ae:	d502      	bpl.n	9b6 <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     9b0:	1c28      	adds	r0, r5, #0
     9b2:	68e9      	ldr	r1, [r5, #12]
     9b4:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     9b6:	0772      	lsls	r2, r6, #29
     9b8:	d56a      	bpl.n	a90 <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
     9ba:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     9bc:	b29b      	uxth	r3, r3
     9be:	2b00      	cmp	r3, #0
     9c0:	d064      	beq.n	a8c <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     9c2:	8b63      	ldrh	r3, [r4, #26]
     9c4:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
     9c6:	0719      	lsls	r1, r3, #28
     9c8:	d402      	bmi.n	9d0 <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     9ca:	223f      	movs	r2, #63	; 0x3f
     9cc:	4013      	ands	r3, r2
     9ce:	e001      	b.n	9d4 <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
     9d0:	2237      	movs	r2, #55	; 0x37
     9d2:	4013      	ands	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     9d4:	2b00      	cmp	r3, #0
     9d6:	d037      	beq.n	a48 <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     9d8:	079a      	lsls	r2, r3, #30
     9da:	d507      	bpl.n	9ec <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     9dc:	221a      	movs	r2, #26
     9de:	2332      	movs	r3, #50	; 0x32
     9e0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
     9e2:	8b62      	ldrh	r2, [r4, #26]
     9e4:	2302      	movs	r3, #2
     9e6:	4313      	orrs	r3, r2
     9e8:	8363      	strh	r3, [r4, #26]
     9ea:	e027      	b.n	a3c <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     9ec:	0759      	lsls	r1, r3, #29
     9ee:	d507      	bpl.n	a00 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
     9f0:	221e      	movs	r2, #30
     9f2:	2332      	movs	r3, #50	; 0x32
     9f4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
     9f6:	8b62      	ldrh	r2, [r4, #26]
     9f8:	2304      	movs	r3, #4
     9fa:	4313      	orrs	r3, r2
     9fc:	8363      	strh	r3, [r4, #26]
     9fe:	e01d      	b.n	a3c <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     a00:	07da      	lsls	r2, r3, #31
     a02:	d507      	bpl.n	a14 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
     a04:	2213      	movs	r2, #19
     a06:	2332      	movs	r3, #50	; 0x32
     a08:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
     a0a:	8b62      	ldrh	r2, [r4, #26]
     a0c:	2301      	movs	r3, #1
     a0e:	4313      	orrs	r3, r2
     a10:	8363      	strh	r3, [r4, #26]
     a12:	e013      	b.n	a3c <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     a14:	06d9      	lsls	r1, r3, #27
     a16:	d507      	bpl.n	a28 <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
     a18:	2242      	movs	r2, #66	; 0x42
     a1a:	2332      	movs	r3, #50	; 0x32
     a1c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
     a1e:	8b62      	ldrh	r2, [r4, #26]
     a20:	2310      	movs	r3, #16
     a22:	4313      	orrs	r3, r2
     a24:	8363      	strh	r3, [r4, #26]
     a26:	e009      	b.n	a3c <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
     a28:	2220      	movs	r2, #32
     a2a:	421a      	tst	r2, r3
     a2c:	d006      	beq.n	a3c <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
     a2e:	2241      	movs	r2, #65	; 0x41
     a30:	2332      	movs	r3, #50	; 0x32
     a32:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
     a34:	8b62      	ldrh	r2, [r4, #26]
     a36:	2320      	movs	r3, #32
     a38:	4313      	orrs	r3, r2
     a3a:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     a3c:	077a      	lsls	r2, r7, #29
     a3e:	d527      	bpl.n	a90 <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     a40:	1c28      	adds	r0, r5, #0
     a42:	696b      	ldr	r3, [r5, #20]
     a44:	4798      	blx	r3
     a46:	e023      	b.n	a90 <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     a48:	8d22      	ldrh	r2, [r4, #40]	; 0x28
     a4a:	05d2      	lsls	r2, r2, #23
     a4c:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     a4e:	b2d3      	uxtb	r3, r2
     a50:	6a69      	ldr	r1, [r5, #36]	; 0x24
     a52:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     a54:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     a56:	1c59      	adds	r1, r3, #1
     a58:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     a5a:	7969      	ldrb	r1, [r5, #5]
     a5c:	2901      	cmp	r1, #1
     a5e:	d104      	bne.n	a6a <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
     a60:	0a12      	lsrs	r2, r2, #8
     a62:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
     a64:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     a66:	3301      	adds	r3, #1
     a68:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     a6a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     a6c:	3b01      	subs	r3, #1
     a6e:	b29b      	uxth	r3, r3
     a70:	85ab      	strh	r3, [r5, #44]	; 0x2c
     a72:	2b00      	cmp	r3, #0
     a74:	d10c      	bne.n	a90 <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     a76:	2304      	movs	r3, #4
     a78:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
     a7a:	2200      	movs	r2, #0
     a7c:	2332      	movs	r3, #50	; 0x32
     a7e:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     a80:	07ba      	lsls	r2, r7, #30
     a82:	d505      	bpl.n	a90 <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     a84:	1c28      	adds	r0, r5, #0
     a86:	692b      	ldr	r3, [r5, #16]
     a88:	4798      	blx	r3
     a8a:	e001      	b.n	a90 <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     a8c:	2304      	movs	r3, #4
     a8e:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
     a90:	06f1      	lsls	r1, r6, #27
     a92:	d507      	bpl.n	aa4 <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
     a94:	2310      	movs	r3, #16
     a96:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
     a98:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
     a9a:	06fa      	lsls	r2, r7, #27
     a9c:	d502      	bpl.n	aa4 <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
     a9e:	1c28      	adds	r0, r5, #0
     aa0:	69eb      	ldr	r3, [r5, #28]
     aa2:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
     aa4:	06b1      	lsls	r1, r6, #26
     aa6:	d507      	bpl.n	ab8 <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
     aa8:	2320      	movs	r3, #32
     aaa:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
     aac:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
     aae:	073a      	lsls	r2, r7, #28
     ab0:	d502      	bpl.n	ab8 <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
     ab2:	1c28      	adds	r0, r5, #0
     ab4:	69ab      	ldr	r3, [r5, #24]
     ab6:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
     ab8:	0731      	lsls	r1, r6, #28
     aba:	d507      	bpl.n	acc <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
     abc:	2308      	movs	r3, #8
     abe:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
     ac0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
     ac2:	06ba      	lsls	r2, r7, #26
     ac4:	d502      	bpl.n	acc <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
     ac6:	6a2b      	ldr	r3, [r5, #32]
     ac8:	1c28      	adds	r0, r5, #0
     aca:	4798      	blx	r3
		}
	}
#endif
}
     acc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     ace:	46c0      	nop			; (mov r8, r8)
     ad0:	20000be4 	.word	0x20000be4

00000ad4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
     ad6:	4647      	mov	r7, r8
     ad8:	b480      	push	{r7}
     ada:	1c0c      	adds	r4, r1, #0
     adc:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     ade:	2800      	cmp	r0, #0
     ae0:	d10c      	bne.n	afc <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
     ae2:	2a00      	cmp	r2, #0
     ae4:	dd0d      	ble.n	b02 <_read+0x2e>
     ae6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     ae8:	4e09      	ldr	r6, [pc, #36]	; (b10 <_read+0x3c>)
     aea:	4d0a      	ldr	r5, [pc, #40]	; (b14 <_read+0x40>)
     aec:	6830      	ldr	r0, [r6, #0]
     aee:	1c21      	adds	r1, r4, #0
     af0:	682b      	ldr	r3, [r5, #0]
     af2:	4798      	blx	r3
		ptr++;
     af4:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     af6:	42bc      	cmp	r4, r7
     af8:	d1f8      	bne.n	aec <_read+0x18>
     afa:	e004      	b.n	b06 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
     afc:	2001      	movs	r0, #1
     afe:	4240      	negs	r0, r0
     b00:	e002      	b.n	b08 <_read+0x34>
	}

	for (; len > 0; --len) {
     b02:	2000      	movs	r0, #0
     b04:	e000      	b.n	b08 <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
     b06:	4640      	mov	r0, r8
	}
	return nChars;
}
     b08:	bc04      	pop	{r2}
     b0a:	4690      	mov	r8, r2
     b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b0e:	46c0      	nop			; (mov r8, r8)
     b10:	20000a58 	.word	0x20000a58
     b14:	20000a50 	.word	0x20000a50

00000b18 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
     b18:	b5f0      	push	{r4, r5, r6, r7, lr}
     b1a:	4647      	mov	r7, r8
     b1c:	b480      	push	{r7}
     b1e:	1c0e      	adds	r6, r1, #0
     b20:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     b22:	3801      	subs	r0, #1
     b24:	2802      	cmp	r0, #2
     b26:	d810      	bhi.n	b4a <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
     b28:	2a00      	cmp	r2, #0
     b2a:	d011      	beq.n	b50 <_write+0x38>
     b2c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
     b2e:	4b0d      	ldr	r3, [pc, #52]	; (b64 <_write+0x4c>)
     b30:	4698      	mov	r8, r3
     b32:	4f0d      	ldr	r7, [pc, #52]	; (b68 <_write+0x50>)
     b34:	4643      	mov	r3, r8
     b36:	6818      	ldr	r0, [r3, #0]
     b38:	5d31      	ldrb	r1, [r6, r4]
     b3a:	683b      	ldr	r3, [r7, #0]
     b3c:	4798      	blx	r3
     b3e:	2800      	cmp	r0, #0
     b40:	db08      	blt.n	b54 <_write+0x3c>
			return -1;
		}
		++nChars;
     b42:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     b44:	42a5      	cmp	r5, r4
     b46:	d1f5      	bne.n	b34 <_write+0x1c>
     b48:	e007      	b.n	b5a <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
     b4a:	2001      	movs	r0, #1
     b4c:	4240      	negs	r0, r0
     b4e:	e005      	b.n	b5c <_write+0x44>
	}

	for (; len != 0; --len) {
     b50:	2000      	movs	r0, #0
     b52:	e003      	b.n	b5c <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
     b54:	2001      	movs	r0, #1
     b56:	4240      	negs	r0, r0
     b58:	e000      	b.n	b5c <_write+0x44>
		}
		++nChars;
     b5a:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
     b5c:	bc04      	pop	{r2}
     b5e:	4690      	mov	r8, r2
     b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b62:	46c0      	nop			; (mov r8, r8)
     b64:	20000a58 	.word	0x20000a58
     b68:	20000a54 	.word	0x20000a54
     b6c:	00000000 	.word	0x00000000

00000b70 <gps_utils_coord_to_dec>:
 *  Author: jiut0001
 */ 
#include "gps_utils.h"

//Convert from ddmm.mmmm to decimal coordinates
float gps_utils_coord_to_dec(char* val) {
     b70:	b5f0      	push	{r4, r5, r6, r7, lr}
     b72:	b083      	sub	sp, #12
     b74:	af00      	add	r7, sp, #0
     b76:	1c04      	adds	r4, r0, #0
	float o;

	char minutes[8];
	
	char *dotPointer;
	dotPointer = strchr(val, '.');
     b78:	212e      	movs	r1, #46	; 0x2e
     b7a:	4b17      	ldr	r3, [pc, #92]	; (bd8 <gps_utils_coord_to_dec+0x68>)
     b7c:	4798      	blx	r3
	
	char degrees[dotPointer - val];
     b7e:	1b06      	subs	r6, r0, r4
     b80:	1df3      	adds	r3, r6, #7
     b82:	08db      	lsrs	r3, r3, #3
     b84:	00db      	lsls	r3, r3, #3
     b86:	466a      	mov	r2, sp
     b88:	1ad2      	subs	r2, r2, r3
     b8a:	4695      	mov	sp, r2
	
	strncpy(minutes, dotPointer-2, 7);
     b8c:	1e81      	subs	r1, r0, #2
     b8e:	1c38      	adds	r0, r7, #0
     b90:	2207      	movs	r2, #7
     b92:	4d12      	ldr	r5, [pc, #72]	; (bdc <gps_utils_coord_to_dec+0x6c>)
     b94:	47a8      	blx	r5
	strncpy(degrees, val, (dotPointer - val - 2));
     b96:	1eb2      	subs	r2, r6, #2
     b98:	4668      	mov	r0, sp
     b9a:	1c21      	adds	r1, r4, #0
     b9c:	47a8      	blx	r5
	
	o = atof(degrees) + (atof(minutes)/60.0);
     b9e:	4668      	mov	r0, sp
     ba0:	4e0f      	ldr	r6, [pc, #60]	; (be0 <gps_utils_coord_to_dec+0x70>)
     ba2:	47b0      	blx	r6
     ba4:	1c04      	adds	r4, r0, #0
     ba6:	1c0d      	adds	r5, r1, #0
     ba8:	1c38      	adds	r0, r7, #0
     baa:	47b0      	blx	r6
     bac:	4b09      	ldr	r3, [pc, #36]	; (bd4 <gps_utils_coord_to_dec+0x64>)
     bae:	4a08      	ldr	r2, [pc, #32]	; (bd0 <gps_utils_coord_to_dec+0x60>)
     bb0:	4e0c      	ldr	r6, [pc, #48]	; (be4 <gps_utils_coord_to_dec+0x74>)
     bb2:	47b0      	blx	r6
     bb4:	1c02      	adds	r2, r0, #0
     bb6:	1c0b      	adds	r3, r1, #0
     bb8:	1c20      	adds	r0, r4, #0
     bba:	1c29      	adds	r1, r5, #0
     bbc:	4c0a      	ldr	r4, [pc, #40]	; (be8 <gps_utils_coord_to_dec+0x78>)
     bbe:	47a0      	blx	r4
     bc0:	4b0a      	ldr	r3, [pc, #40]	; (bec <gps_utils_coord_to_dec+0x7c>)
     bc2:	4798      	blx	r3
	
	return o;
     bc4:	46bd      	mov	sp, r7
     bc6:	b003      	add	sp, #12
     bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     bca:	46c0      	nop			; (mov r8, r8)
     bcc:	46c0      	nop			; (mov r8, r8)
     bce:	46c0      	nop			; (mov r8, r8)
     bd0:	00000000 	.word	0x00000000
     bd4:	404e0000 	.word	0x404e0000
     bd8:	00003481 	.word	0x00003481
     bdc:	000034cb 	.word	0x000034cb
     be0:	000032a5 	.word	0x000032a5
     be4:	00007a6d 	.word	0x00007a6d
     be8:	00007429 	.word	0x00007429
     bec:	00009015 	.word	0x00009015

00000bf0 <display_menu>:
#include "asf.h"
#include "menus.h"

extern struct gfx_mono_menu menu_list[];

void display_menu(menu_link menu) {
     bf0:	b508      	push	{r3, lr}
	gfx_mono_prev_menu = gfx_mono_active_menu;
     bf2:	4b08      	ldr	r3, [pc, #32]	; (c14 <display_menu+0x24>)
     bf4:	7819      	ldrb	r1, [r3, #0]
     bf6:	4a08      	ldr	r2, [pc, #32]	; (c18 <display_menu+0x28>)
     bf8:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = menu;
     bfa:	7018      	strb	r0, [r3, #0]
	gfx_mono_menu_init(&menu_list[menu-(VIEW_MAX_INDEX+1)]);
     bfc:	3804      	subs	r0, #4
     bfe:	0083      	lsls	r3, r0, #2
     c00:	1818      	adds	r0, r3, r0
     c02:	0080      	lsls	r0, r0, #2
     c04:	4b05      	ldr	r3, [pc, #20]	; (c1c <display_menu+0x2c>)
     c06:	18c0      	adds	r0, r0, r3
     c08:	4b05      	ldr	r3, [pc, #20]	; (c20 <display_menu+0x30>)
     c0a:	4798      	blx	r3
	ssd1306_write_display();
     c0c:	4b05      	ldr	r3, [pc, #20]	; (c24 <display_menu+0x34>)
     c0e:	4798      	blx	r3
}
     c10:	bd08      	pop	{r3, pc}
     c12:	46c0      	nop			; (mov r8, r8)
     c14:	20000a5c 	.word	0x20000a5c
     c18:	20000a5d 	.word	0x20000a5d
     c1c:	20000090 	.word	0x20000090
     c20:	00001a79 	.word	0x00001a79
     c24:	00000391 	.word	0x00000391

00000c28 <is_view>:

uint8_t is_view(menu_link l) {
	if(l <= VIEW_MAX_INDEX) return 1;
     c28:	2300      	movs	r3, #0
     c2a:	2203      	movs	r2, #3
     c2c:	4282      	cmp	r2, r0
     c2e:	415b      	adcs	r3, r3
     c30:	b2d8      	uxtb	r0, r3
	return 0;
     c32:	4770      	bx	lr

00000c34 <SIM808_response_gps_data>:
 */ 
#include "response_actions.h"

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(uint8_t success, volatile char *cmd) {
     c34:	b570      	push	{r4, r5, r6, lr}
     c36:	b084      	sub	sp, #16
     c38:	1c0c      	adds	r4, r1, #0
	volatile uint8_t testVar = success;
     c3a:	466b      	mov	r3, sp
     c3c:	73d8      	strb	r0, [r3, #15]
	testVar = success;
     c3e:	73d8      	strb	r0, [r3, #15]
	
	volatile char *comma;
	volatile char *position;
	char field[15];
	
	comma = strchr (cmd, ',');
     c40:	1c08      	adds	r0, r1, #0
     c42:	212c      	movs	r1, #44	; 0x2c
     c44:	4b38      	ldr	r3, [pc, #224]	; (d28 <SIM808_response_gps_data+0xf4>)
     c46:	4798      	blx	r3
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
     c48:	2800      	cmp	r0, #0
     c4a:	d06a      	beq.n	d22 <SIM808_response_gps_data+0xee>
	char field[15];
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
     c4c:	2500      	movs	r5, #0
		// Add a NULL to the end of the string
		field[i] = '\0';
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
     c4e:	4e37      	ldr	r6, [pc, #220]	; (d2c <SIM808_response_gps_data+0xf8>)
     c50:	e062      	b.n	d18 <SIM808_response_gps_data+0xe4>
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
			field[i] = *position;
     c52:	7819      	ldrb	r1, [r3, #0]
     c54:	7011      	strb	r1, [r2, #0]
			i++;
			position++;
     c56:	3301      	adds	r3, #1
     c58:	3201      	adds	r2, #1
	
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
     c5a:	4283      	cmp	r3, r0
     c5c:	d1f9      	bne.n	c52 <SIM808_response_gps_data+0x1e>
     c5e:	1b02      	subs	r2, r0, r4
     c60:	1c04      	adds	r4, r0, #0
     c62:	e000      	b.n	c66 <SIM808_response_gps_data+0x32>
     c64:	2200      	movs	r2, #0
			i++;
			position++;
		}
		
		// Add a NULL to the end of the string
		field[i] = '\0';
     c66:	2300      	movs	r3, #0
     c68:	4669      	mov	r1, sp
     c6a:	548b      	strb	r3, [r1, r2]
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
     c6c:	2d0b      	cmp	r5, #11
     c6e:	d84a      	bhi.n	d06 <SIM808_response_gps_data+0xd2>
     c70:	00ab      	lsls	r3, r5, #2
     c72:	58f3      	ldr	r3, [r6, r3]
     c74:	469f      	mov	pc, r3
			case 1:
			strcpy(gps_data.utc_time, field);
     c76:	482e      	ldr	r0, [pc, #184]	; (d30 <SIM808_response_gps_data+0xfc>)
     c78:	4669      	mov	r1, sp
     c7a:	4b2e      	ldr	r3, [pc, #184]	; (d34 <SIM808_response_gps_data+0x100>)
     c7c:	4798      	blx	r3
			break;
     c7e:	e042      	b.n	d06 <SIM808_response_gps_data+0xd2>
			case 2:
			gps_data.status = field[0];
     c80:	780a      	ldrb	r2, [r1, #0]
     c82:	4b2d      	ldr	r3, [pc, #180]	; (d38 <SIM808_response_gps_data+0x104>)
     c84:	73da      	strb	r2, [r3, #15]
			break;
     c86:	e03e      	b.n	d06 <SIM808_response_gps_data+0xd2>
			case 3:
			if(gps_data.status != 'V') {
     c88:	4b2b      	ldr	r3, [pc, #172]	; (d38 <SIM808_response_gps_data+0x104>)
     c8a:	7bdb      	ldrb	r3, [r3, #15]
     c8c:	2b56      	cmp	r3, #86	; 0x56
     c8e:	d005      	beq.n	c9c <SIM808_response_gps_data+0x68>
				gps_data.lat = gps_utils_coord_to_dec(field);
     c90:	4668      	mov	r0, sp
     c92:	4b2a      	ldr	r3, [pc, #168]	; (d3c <SIM808_response_gps_data+0x108>)
     c94:	4798      	blx	r3
     c96:	4b28      	ldr	r3, [pc, #160]	; (d38 <SIM808_response_gps_data+0x104>)
     c98:	6118      	str	r0, [r3, #16]
     c9a:	e034      	b.n	d06 <SIM808_response_gps_data+0xd2>
			}
			else {
				gps_data.lat = 0;
     c9c:	2200      	movs	r2, #0
     c9e:	4b26      	ldr	r3, [pc, #152]	; (d38 <SIM808_response_gps_data+0x104>)
     ca0:	611a      	str	r2, [r3, #16]
     ca2:	e030      	b.n	d06 <SIM808_response_gps_data+0xd2>
			}
			break;
			case 4:
			gps_data.ns_indicator = field[0];
     ca4:	4669      	mov	r1, sp
     ca6:	780a      	ldrb	r2, [r1, #0]
     ca8:	4b23      	ldr	r3, [pc, #140]	; (d38 <SIM808_response_gps_data+0x104>)
     caa:	761a      	strb	r2, [r3, #24]
			break;
     cac:	e02b      	b.n	d06 <SIM808_response_gps_data+0xd2>
			case 5:
			if(gps_data.status != 'V') {
     cae:	4b22      	ldr	r3, [pc, #136]	; (d38 <SIM808_response_gps_data+0x104>)
     cb0:	7bdb      	ldrb	r3, [r3, #15]
     cb2:	2b56      	cmp	r3, #86	; 0x56
     cb4:	d005      	beq.n	cc2 <SIM808_response_gps_data+0x8e>
				gps_data.lng = gps_utils_coord_to_dec(field);
     cb6:	4668      	mov	r0, sp
     cb8:	4b20      	ldr	r3, [pc, #128]	; (d3c <SIM808_response_gps_data+0x108>)
     cba:	4798      	blx	r3
     cbc:	4b1e      	ldr	r3, [pc, #120]	; (d38 <SIM808_response_gps_data+0x104>)
     cbe:	6158      	str	r0, [r3, #20]
     cc0:	e021      	b.n	d06 <SIM808_response_gps_data+0xd2>
			}
			else {
				gps_data.lng = 0;
     cc2:	2200      	movs	r2, #0
     cc4:	4b1c      	ldr	r3, [pc, #112]	; (d38 <SIM808_response_gps_data+0x104>)
     cc6:	615a      	str	r2, [r3, #20]
     cc8:	e01d      	b.n	d06 <SIM808_response_gps_data+0xd2>
			}
			break;
			case 6:
			gps_data.ew_indicator = field[0];
     cca:	780a      	ldrb	r2, [r1, #0]
     ccc:	4b1a      	ldr	r3, [pc, #104]	; (d38 <SIM808_response_gps_data+0x104>)
     cce:	765a      	strb	r2, [r3, #25]
			break;
     cd0:	e019      	b.n	d06 <SIM808_response_gps_data+0xd2>
			case 7:
			gps_data.ground_speed = atof(field);
     cd2:	4668      	mov	r0, sp
     cd4:	4b1a      	ldr	r3, [pc, #104]	; (d40 <SIM808_response_gps_data+0x10c>)
     cd6:	4798      	blx	r3
     cd8:	4b1a      	ldr	r3, [pc, #104]	; (d44 <SIM808_response_gps_data+0x110>)
     cda:	4798      	blx	r3
     cdc:	4b16      	ldr	r3, [pc, #88]	; (d38 <SIM808_response_gps_data+0x104>)
     cde:	61d8      	str	r0, [r3, #28]
			break;
     ce0:	e011      	b.n	d06 <SIM808_response_gps_data+0xd2>
			case 8:
			gps_data.ground_course = atof(field);
     ce2:	4668      	mov	r0, sp
     ce4:	4b16      	ldr	r3, [pc, #88]	; (d40 <SIM808_response_gps_data+0x10c>)
     ce6:	4798      	blx	r3
     ce8:	4b16      	ldr	r3, [pc, #88]	; (d44 <SIM808_response_gps_data+0x110>)
     cea:	4798      	blx	r3
     cec:	4b12      	ldr	r3, [pc, #72]	; (d38 <SIM808_response_gps_data+0x104>)
     cee:	6218      	str	r0, [r3, #32]
			break;
     cf0:	e009      	b.n	d06 <SIM808_response_gps_data+0xd2>
			case 9:
			gps_data.date = atoi(field);
     cf2:	4668      	mov	r0, sp
     cf4:	4914      	ldr	r1, [pc, #80]	; (d48 <SIM808_response_gps_data+0x114>)
     cf6:	4788      	blx	r1
     cf8:	4b0f      	ldr	r3, [pc, #60]	; (d38 <SIM808_response_gps_data+0x104>)
     cfa:	6258      	str	r0, [r3, #36]	; 0x24
			break;
     cfc:	e003      	b.n	d06 <SIM808_response_gps_data+0xd2>
			case 10:

			break;
			case 11:
			gps_data.mode = field[0];
     cfe:	780a      	ldrb	r2, [r1, #0]
     d00:	2328      	movs	r3, #40	; 0x28
     d02:	490d      	ldr	r1, [pc, #52]	; (d38 <SIM808_response_gps_data+0x104>)
     d04:	54ca      	strb	r2, [r1, r3]
			default:
			break;
		}

		// Position is now the comma, skip it past
		position++;
     d06:	3401      	adds	r4, #1
		j++;
     d08:	3501      	adds	r5, #1
     d0a:	b2ed      	uxtb	r5, r5
		comma = strchr (position, ',');
     d0c:	1c20      	adds	r0, r4, #0
     d0e:	212c      	movs	r1, #44	; 0x2c
     d10:	4b05      	ldr	r3, [pc, #20]	; (d28 <SIM808_response_gps_data+0xf4>)
     d12:	4798      	blx	r3
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
     d14:	2800      	cmp	r0, #0
     d16:	d004      	beq.n	d22 <SIM808_response_gps_data+0xee>
		int i = 0;

		while (position < comma) {
     d18:	4284      	cmp	r4, r0
     d1a:	d2a3      	bcs.n	c64 <SIM808_response_gps_data+0x30>
     d1c:	466a      	mov	r2, sp
     d1e:	1c23      	adds	r3, r4, #0
     d20:	e797      	b.n	c52 <SIM808_response_gps_data+0x1e>
		// Position is now the comma, skip it past
		position++;
		j++;
		comma = strchr (position, ',');
	}
}
     d22:	b004      	add	sp, #16
     d24:	bd70      	pop	{r4, r5, r6, pc}
     d26:	46c0      	nop			; (mov r8, r8)
     d28:	00003481 	.word	0x00003481
     d2c:	00009d24 	.word	0x00009d24
     d30:	20000a81 	.word	0x20000a81
     d34:	000034ad 	.word	0x000034ad
     d38:	20000a7c 	.word	0x20000a7c
     d3c:	00000b71 	.word	0x00000b71
     d40:	000032a5 	.word	0x000032a5
     d44:	00009015 	.word	0x00009015
     d48:	000032af 	.word	0x000032af

00000d4c <usart_write_callback>:
}

void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}
     d4c:	4770      	bx	lr
     d4e:	46c0      	nop			; (mov r8, r8)

00000d50 <usart_read_callback>:
	
	return result;
}

void usart_read_callback(struct usart_module *const usart_module)
{
     d50:	b508      	push	{r3, lr}
	if(incoming_byte[0] == '\n') {
     d52:	4b10      	ldr	r3, [pc, #64]	; (d94 <usart_read_callback+0x44>)
     d54:	781b      	ldrb	r3, [r3, #0]
     d56:	2b0a      	cmp	r3, #10
     d58:	d10a      	bne.n	d70 <usart_read_callback+0x20>
		if(SIM808_buf.position > 1) {
     d5a:	2380      	movs	r3, #128	; 0x80
     d5c:	4a0e      	ldr	r2, [pc, #56]	; (d98 <usart_read_callback+0x48>)
     d5e:	5cd3      	ldrb	r3, [r2, r3]
     d60:	2b01      	cmp	r3, #1
     d62:	d911      	bls.n	d88 <usart_read_callback+0x38>
			SIM808_buf.command[SIM808_buf.position] = '\0';
     d64:	2100      	movs	r1, #0
     d66:	54d1      	strb	r1, [r2, r3]
			SIM808_buf.available = 1;
     d68:	2101      	movs	r1, #1
     d6a:	2381      	movs	r3, #129	; 0x81
     d6c:	54d1      	strb	r1, [r2, r3]
     d6e:	e00b      	b.n	d88 <usart_read_callback+0x38>
		}
	}
	else if(incoming_byte[0] != '\r'){
     d70:	4b08      	ldr	r3, [pc, #32]	; (d94 <usart_read_callback+0x44>)
     d72:	781b      	ldrb	r3, [r3, #0]
     d74:	2b0d      	cmp	r3, #13
     d76:	d007      	beq.n	d88 <usart_read_callback+0x38>
		SIM808_buf.command[SIM808_buf.position] = incoming_byte[0];
     d78:	4b07      	ldr	r3, [pc, #28]	; (d98 <usart_read_callback+0x48>)
     d7a:	2280      	movs	r2, #128	; 0x80
     d7c:	5c99      	ldrb	r1, [r3, r2]
     d7e:	4805      	ldr	r0, [pc, #20]	; (d94 <usart_read_callback+0x44>)
     d80:	7800      	ldrb	r0, [r0, #0]
     d82:	5458      	strb	r0, [r3, r1]
		SIM808_buf.position++;
     d84:	3101      	adds	r1, #1
     d86:	5499      	strb	r1, [r3, r2]
	}
	
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
     d88:	4804      	ldr	r0, [pc, #16]	; (d9c <usart_read_callback+0x4c>)
     d8a:	4902      	ldr	r1, [pc, #8]	; (d94 <usart_read_callback+0x44>)
     d8c:	2201      	movs	r2, #1
     d8e:	4b04      	ldr	r3, [pc, #16]	; (da0 <usart_read_callback+0x50>)
     d90:	4798      	blx	r3
}
     d92:	bd08      	pop	{r3, pc}
     d94:	20000ad0 	.word	0x20000ad0
     d98:	20000b14 	.word	0x20000b14
     d9c:	20000b98 	.word	0x20000b98
     da0:	00000911 	.word	0x00000911

00000da4 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     da4:	b570      	push	{r4, r5, r6, lr}
     da6:	b082      	sub	sp, #8
     da8:	1c05      	adds	r5, r0, #0
     daa:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
     dac:	2200      	movs	r2, #0
     dae:	466b      	mov	r3, sp
     db0:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     db2:	4c06      	ldr	r4, [pc, #24]	; (dcc <usart_serial_getchar+0x28>)
     db4:	1c28      	adds	r0, r5, #0
     db6:	4669      	mov	r1, sp
     db8:	3106      	adds	r1, #6
     dba:	47a0      	blx	r4
     dbc:	2800      	cmp	r0, #0
     dbe:	d1f9      	bne.n	db4 <usart_serial_getchar+0x10>

	*c = temp;
     dc0:	466b      	mov	r3, sp
     dc2:	3306      	adds	r3, #6
     dc4:	881b      	ldrh	r3, [r3, #0]
     dc6:	7033      	strb	r3, [r6, #0]
}
     dc8:	b002      	add	sp, #8
     dca:	bd70      	pop	{r4, r5, r6, pc}
     dcc:	00000859 	.word	0x00000859

00000dd0 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
     dd0:	b570      	push	{r4, r5, r6, lr}
     dd2:	1c06      	adds	r6, r0, #0
     dd4:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
     dd6:	4c03      	ldr	r4, [pc, #12]	; (de4 <usart_serial_putchar+0x14>)
     dd8:	1c30      	adds	r0, r6, #0
     dda:	1c29      	adds	r1, r5, #0
     ddc:	47a0      	blx	r4
     dde:	2800      	cmp	r0, #0
     de0:	d1fa      	bne.n	dd8 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
     de2:	bd70      	pop	{r4, r5, r6, pc}
     de4:	0000082d 	.word	0x0000082d

00000de8 <sim808_reset>:
		success = sim808_init_gprs();					//Initiate GPRS
	} while(success == 0);

}

void sim808_reset() {
     de8:	b570      	push	{r4, r5, r6, lr}
     dea:	4d05      	ldr	r5, [pc, #20]	; (e00 <sim808_reset+0x18>)
     dec:	2640      	movs	r6, #64	; 0x40
     dee:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	delay_ms(500);
     df0:	20fa      	movs	r0, #250	; 0xfa
     df2:	0040      	lsls	r0, r0, #1
     df4:	4c03      	ldr	r4, [pc, #12]	; (e04 <sim808_reset+0x1c>)
     df6:	47a0      	blx	r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
     df8:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(6000);
     dfa:	4803      	ldr	r0, [pc, #12]	; (e08 <sim808_reset+0x20>)
     dfc:	47a0      	blx	r4
}
     dfe:	bd70      	pop	{r4, r5, r6, pc}
     e00:	41004400 	.word	0x41004400
     e04:	000027e9 	.word	0x000027e9
     e08:	00001770 	.word	0x00001770

00000e0c <sim808_send_command>:

	return res;
	
}

void sim808_send_command(command cmd) {
     e0c:	b570      	push	{r4, r5, r6, lr}
     e0e:	b084      	sub	sp, #16
     e10:	466c      	mov	r4, sp
     e12:	9000      	str	r0, [sp, #0]
     e14:	9101      	str	r1, [sp, #4]
     e16:	9202      	str	r2, [sp, #8]
	//uint8_t send_string_len = strlen(cmd.cmd)+2;
	//char send_string[50];
	last_command = cmd;
     e18:	4a05      	ldr	r2, [pc, #20]	; (e30 <sim808_send_command+0x24>)
     e1a:	1c11      	adds	r1, r2, #0
     e1c:	cc61      	ldmia	r4!, {r0, r5, r6}
     e1e:	c161      	stmia	r1!, {r0, r5, r6}
     e20:	600b      	str	r3, [r1, #0]
	printf("%s\r\n", cmd.cmd);
     e22:	4804      	ldr	r0, [pc, #16]	; (e34 <sim808_send_command+0x28>)
     e24:	9900      	ldr	r1, [sp, #0]
     e26:	4b04      	ldr	r3, [pc, #16]	; (e38 <sim808_send_command+0x2c>)
     e28:	4798      	blx	r3
}
     e2a:	b004      	add	sp, #16
     e2c:	bd70      	pop	{r4, r5, r6, pc}
     e2e:	46c0      	nop			; (mov r8, r8)
     e30:	20000af4 	.word	0x20000af4
     e34:	00009d54 	.word	0x00009d54
     e38:	0000332d 	.word	0x0000332d

00000e3c <sim808_parse_response>:
uint8_t sim808_parse_response_wait() {
	while(SIM808_buf.available != 1);	
	return sim808_parse_response();
}

uint8_t sim808_parse_response() {
     e3c:	b570      	push	{r4, r5, r6, lr}
     e3e:	b082      	sub	sp, #8
	volatile uint8_t result = 0;
     e40:	2200      	movs	r2, #0
     e42:	466b      	mov	r3, sp
     e44:	71da      	strb	r2, [r3, #7]
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
     e46:	4e25      	ldr	r6, [pc, #148]	; (edc <sim808_parse_response+0xa0>)
     e48:	2380      	movs	r3, #128	; 0x80
     e4a:	5cf3      	ldrb	r3, [r6, r3]
     e4c:	466c      	mov	r4, sp
     e4e:	71a3      	strb	r3, [r4, #6]
	volatile uint8_t resp_len = strlen(last_command.expected_response);
     e50:	4b23      	ldr	r3, [pc, #140]	; (ee0 <sim808_parse_response+0xa4>)
     e52:	685d      	ldr	r5, [r3, #4]
     e54:	1c28      	adds	r0, r5, #0
     e56:	4b23      	ldr	r3, [pc, #140]	; (ee4 <sim808_parse_response+0xa8>)
     e58:	4798      	blx	r3
     e5a:	b2c0      	uxtb	r0, r0
     e5c:	466b      	mov	r3, sp
     e5e:	7160      	strb	r0, [r4, #5]
	
	volatile char originalChar = SIM808_buf.command[resp_len];
     e60:	7962      	ldrb	r2, [r4, #5]
}

uint8_t sim808_parse_response() {
	volatile uint8_t result = 0;
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
	volatile uint8_t resp_len = strlen(last_command.expected_response);
     e62:	3305      	adds	r3, #5
	
	volatile char originalChar = SIM808_buf.command[resp_len];
     e64:	b2d2      	uxtb	r2, r2
     e66:	5cb1      	ldrb	r1, [r6, r2]
     e68:	aa01      	add	r2, sp, #4
     e6a:	7011      	strb	r1, [r2, #0]
	if(cmp_cmd_len > resp_len) {
     e6c:	79a2      	ldrb	r2, [r4, #6]
     e6e:	781b      	ldrb	r3, [r3, #0]
     e70:	b2d2      	uxtb	r2, r2
     e72:	429a      	cmp	r2, r3
     e74:	d905      	bls.n	e82 <sim808_parse_response+0x46>
		SIM808_buf.command[resp_len] = '\0';
     e76:	466b      	mov	r3, sp
     e78:	3305      	adds	r3, #5
     e7a:	781b      	ldrb	r3, [r3, #0]
     e7c:	b2db      	uxtb	r3, r3
     e7e:	2100      	movs	r1, #0
     e80:	54f1      	strb	r1, [r6, r3]
	}
	
	if(strcmp(SIM808_buf.command, last_command.expected_response) == 0) {
     e82:	4816      	ldr	r0, [pc, #88]	; (edc <sim808_parse_response+0xa0>)
     e84:	1c29      	adds	r1, r5, #0
     e86:	4b18      	ldr	r3, [pc, #96]	; (ee8 <sim808_parse_response+0xac>)
     e88:	4798      	blx	r3
     e8a:	2800      	cmp	r0, #0
     e8c:	d102      	bne.n	e94 <sim808_parse_response+0x58>
		result = 1;
     e8e:	2201      	movs	r2, #1
     e90:	466b      	mov	r3, sp
     e92:	71da      	strb	r2, [r3, #7]
	}
	
	SIM808_buf.command[resp_len] = originalChar;	//Reset to original state after comparison
     e94:	466b      	mov	r3, sp
     e96:	3305      	adds	r3, #5
     e98:	781b      	ldrb	r3, [r3, #0]
     e9a:	b2db      	uxtb	r3, r3
     e9c:	aa01      	add	r2, sp, #4
     e9e:	7811      	ldrb	r1, [r2, #0]
     ea0:	4a0e      	ldr	r2, [pc, #56]	; (edc <sim808_parse_response+0xa0>)
     ea2:	54d1      	strb	r1, [r2, r3]
	
	if(last_command.callback_enabled) {
     ea4:	4b0e      	ldr	r3, [pc, #56]	; (ee0 <sim808_parse_response+0xa4>)
     ea6:	7a1b      	ldrb	r3, [r3, #8]
     ea8:	2b00      	cmp	r3, #0
     eaa:	d006      	beq.n	eba <sim808_parse_response+0x7e>
		(*last_command.response_cb)(result, SIM808_buf.command);	
     eac:	466b      	mov	r3, sp
     eae:	79d8      	ldrb	r0, [r3, #7]
     eb0:	b2c0      	uxtb	r0, r0
     eb2:	4b0b      	ldr	r3, [pc, #44]	; (ee0 <sim808_parse_response+0xa4>)
     eb4:	68db      	ldr	r3, [r3, #12]
     eb6:	1c11      	adds	r1, r2, #0
     eb8:	4798      	blx	r3
	}
	
	SIM808_buf.available = 0;
     eba:	4808      	ldr	r0, [pc, #32]	; (edc <sim808_parse_response+0xa0>)
     ebc:	2200      	movs	r2, #0
     ebe:	2381      	movs	r3, #129	; 0x81
     ec0:	54c2      	strb	r2, [r0, r3]
	volatile testVar = SIM808_buf.position;
     ec2:	2380      	movs	r3, #128	; 0x80
     ec4:	5cc1      	ldrb	r1, [r0, r3]
     ec6:	9100      	str	r1, [sp, #0]
	SIM808_buf.position = 0;
     ec8:	54c2      	strb	r2, [r0, r3]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
     eca:	2100      	movs	r1, #0
     ecc:	2280      	movs	r2, #128	; 0x80
     ece:	4b07      	ldr	r3, [pc, #28]	; (eec <sim808_parse_response+0xb0>)
     ed0:	4798      	blx	r3
	
	return result;
     ed2:	466b      	mov	r3, sp
     ed4:	79d8      	ldrb	r0, [r3, #7]
     ed6:	b2c0      	uxtb	r0, r0
}
     ed8:	b002      	add	sp, #8
     eda:	bd70      	pop	{r4, r5, r6, pc}
     edc:	20000b14 	.word	0x20000b14
     ee0:	20000af4 	.word	0x20000af4
     ee4:	000034bd 	.word	0x000034bd
     ee8:	00003499 	.word	0x00003499
     eec:	0000331b 	.word	0x0000331b

00000ef0 <sim808_parse_response_wait>:
	//char send_string[50];
	last_command = cmd;
	printf("%s\r\n", cmd.cmd);
}

uint8_t sim808_parse_response_wait() {
     ef0:	b508      	push	{r3, lr}
	while(SIM808_buf.available != 1);	
     ef2:	4904      	ldr	r1, [pc, #16]	; (f04 <sim808_parse_response_wait+0x14>)
     ef4:	2281      	movs	r2, #129	; 0x81
     ef6:	5c8b      	ldrb	r3, [r1, r2]
     ef8:	2b01      	cmp	r3, #1
     efa:	d1fc      	bne.n	ef6 <sim808_parse_response_wait+0x6>
	return sim808_parse_response();
     efc:	4b02      	ldr	r3, [pc, #8]	; (f08 <sim808_parse_response_wait+0x18>)
     efe:	4798      	blx	r3
}
     f00:	bd08      	pop	{r3, pc}
     f02:	46c0      	nop			; (mov r8, r8)
     f04:	20000b14 	.word	0x20000b14
     f08:	00000e3d 	.word	0x00000e3d

00000f0c <sim808_init_gprs>:
	delay_ms(500);
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(6000);
}

uint8_t sim808_init_gprs() {
     f0c:	b510      	push	{r4, lr}
     f0e:	b086      	sub	sp, #24
	volatile uint8_t res;
	command cmd;
	cmd.expected_response = "OK";
     f10:	ab01      	add	r3, sp, #4
     f12:	4938      	ldr	r1, [pc, #224]	; (ff4 <sim808_init_gprs+0xe8>)
     f14:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
     f16:	2200      	movs	r2, #0
     f18:	721a      	strb	r2, [r3, #8]

	cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
	sim808_send_command(cmd);
     f1a:	4837      	ldr	r0, [pc, #220]	; (ff8 <sim808_init_gprs+0xec>)
     f1c:	9a03      	ldr	r2, [sp, #12]
     f1e:	9b04      	ldr	r3, [sp, #16]
     f20:	4c36      	ldr	r4, [pc, #216]	; (ffc <sim808_init_gprs+0xf0>)
     f22:	47a0      	blx	r4
	if(!sim808_parse_response_wait()) res = 0;
     f24:	4b36      	ldr	r3, [pc, #216]	; (1000 <sim808_init_gprs+0xf4>)
     f26:	4798      	blx	r3
     f28:	2800      	cmp	r0, #0
     f2a:	d102      	bne.n	f32 <sim808_init_gprs+0x26>
     f2c:	2200      	movs	r2, #0
     f2e:	466b      	mov	r3, sp
     f30:	75da      	strb	r2, [r3, #23]
				
	cmd.cmd = "AT+SAPBR=3,1,\"APN\",\"online.telia.se\"";
	sim808_send_command(cmd);
     f32:	4834      	ldr	r0, [pc, #208]	; (1004 <sim808_init_gprs+0xf8>)
     f34:	9902      	ldr	r1, [sp, #8]
     f36:	9a03      	ldr	r2, [sp, #12]
     f38:	9b04      	ldr	r3, [sp, #16]
     f3a:	4c30      	ldr	r4, [pc, #192]	; (ffc <sim808_init_gprs+0xf0>)
     f3c:	47a0      	blx	r4
	if(!sim808_parse_response_wait()) res = 0;
     f3e:	4b30      	ldr	r3, [pc, #192]	; (1000 <sim808_init_gprs+0xf4>)
     f40:	4798      	blx	r3
     f42:	2800      	cmp	r0, #0
     f44:	d102      	bne.n	f4c <sim808_init_gprs+0x40>
     f46:	2200      	movs	r2, #0
     f48:	466b      	mov	r3, sp
     f4a:	75da      	strb	r2, [r3, #23]
				
	cmd.cmd = "AT+SAPBR=1,1";
	sim808_send_command(cmd);
     f4c:	482e      	ldr	r0, [pc, #184]	; (1008 <sim808_init_gprs+0xfc>)
     f4e:	9902      	ldr	r1, [sp, #8]
     f50:	9a03      	ldr	r2, [sp, #12]
     f52:	9b04      	ldr	r3, [sp, #16]
     f54:	4c29      	ldr	r4, [pc, #164]	; (ffc <sim808_init_gprs+0xf0>)
     f56:	47a0      	blx	r4
	if(!sim808_parse_response_wait()) res = 0;
     f58:	4b29      	ldr	r3, [pc, #164]	; (1000 <sim808_init_gprs+0xf4>)
     f5a:	4798      	blx	r3
     f5c:	2800      	cmp	r0, #0
     f5e:	d102      	bne.n	f66 <sim808_init_gprs+0x5a>
     f60:	2200      	movs	r2, #0
     f62:	466b      	mov	r3, sp
     f64:	75da      	strb	r2, [r3, #23]
				
	cmd.cmd = "AT+HTTPINIT";
	sim808_send_command(cmd);
     f66:	4829      	ldr	r0, [pc, #164]	; (100c <sim808_init_gprs+0x100>)
     f68:	9902      	ldr	r1, [sp, #8]
     f6a:	9a03      	ldr	r2, [sp, #12]
     f6c:	9b04      	ldr	r3, [sp, #16]
     f6e:	4c23      	ldr	r4, [pc, #140]	; (ffc <sim808_init_gprs+0xf0>)
     f70:	47a0      	blx	r4
	if(!sim808_parse_response_wait()) res = 0;
     f72:	4b23      	ldr	r3, [pc, #140]	; (1000 <sim808_init_gprs+0xf4>)
     f74:	4798      	blx	r3
     f76:	2800      	cmp	r0, #0
     f78:	d102      	bne.n	f80 <sim808_init_gprs+0x74>
     f7a:	2200      	movs	r2, #0
     f7c:	466b      	mov	r3, sp
     f7e:	75da      	strb	r2, [r3, #23]
				
	cmd.cmd = "AT+HTTPPARA=\"CID\",1"; 		 //Bearer profile identifier
	sim808_send_command(cmd);
     f80:	4823      	ldr	r0, [pc, #140]	; (1010 <sim808_init_gprs+0x104>)
     f82:	9902      	ldr	r1, [sp, #8]
     f84:	9a03      	ldr	r2, [sp, #12]
     f86:	9b04      	ldr	r3, [sp, #16]
     f88:	4c1c      	ldr	r4, [pc, #112]	; (ffc <sim808_init_gprs+0xf0>)
     f8a:	47a0      	blx	r4
	if(!sim808_parse_response_wait()) res = 0;
     f8c:	4b1c      	ldr	r3, [pc, #112]	; (1000 <sim808_init_gprs+0xf4>)
     f8e:	4798      	blx	r3
     f90:	2800      	cmp	r0, #0
     f92:	d102      	bne.n	f9a <sim808_init_gprs+0x8e>
     f94:	2200      	movs	r2, #0
     f96:	466b      	mov	r3, sp
     f98:	75da      	strb	r2, [r3, #23]
				
	cmd.cmd = "AT+HTTPPARA=\"UA\",\"FONA\""; //User agent
	sim808_send_command(cmd);
     f9a:	481e      	ldr	r0, [pc, #120]	; (1014 <sim808_init_gprs+0x108>)
     f9c:	9902      	ldr	r1, [sp, #8]
     f9e:	9a03      	ldr	r2, [sp, #12]
     fa0:	9b04      	ldr	r3, [sp, #16]
     fa2:	4c16      	ldr	r4, [pc, #88]	; (ffc <sim808_init_gprs+0xf0>)
     fa4:	47a0      	blx	r4
	if(!sim808_parse_response_wait()) res = 0;
     fa6:	4b16      	ldr	r3, [pc, #88]	; (1000 <sim808_init_gprs+0xf4>)
     fa8:	4798      	blx	r3
     faa:	2800      	cmp	r0, #0
     fac:	d102      	bne.n	fb4 <sim808_init_gprs+0xa8>
     fae:	2200      	movs	r2, #0
     fb0:	466b      	mov	r3, sp
     fb2:	75da      	strb	r2, [r3, #23]
				
	cmd.cmd = "AT+HTTPPARA=\"URL\",\"http://tripcomputer.azurewebsites.net/api/test/1\"";
	sim808_send_command(cmd);
     fb4:	4818      	ldr	r0, [pc, #96]	; (1018 <sim808_init_gprs+0x10c>)
     fb6:	9902      	ldr	r1, [sp, #8]
     fb8:	9a03      	ldr	r2, [sp, #12]
     fba:	9b04      	ldr	r3, [sp, #16]
     fbc:	4c0f      	ldr	r4, [pc, #60]	; (ffc <sim808_init_gprs+0xf0>)
     fbe:	47a0      	blx	r4
	if(!sim808_parse_response_wait()) res = 0;
     fc0:	4b0f      	ldr	r3, [pc, #60]	; (1000 <sim808_init_gprs+0xf4>)
     fc2:	4798      	blx	r3
     fc4:	2800      	cmp	r0, #0
     fc6:	d102      	bne.n	fce <sim808_init_gprs+0xc2>
     fc8:	2200      	movs	r2, #0
     fca:	466b      	mov	r3, sp
     fcc:	75da      	strb	r2, [r3, #23]
				
	cmd.cmd = "AT+HTTPPARA=\"TIMEOUT\",30";
     fce:	4813      	ldr	r0, [pc, #76]	; (101c <sim808_init_gprs+0x110>)
     fd0:	9001      	str	r0, [sp, #4]
	sim808_send_command(cmd);
     fd2:	9902      	ldr	r1, [sp, #8]
     fd4:	9a03      	ldr	r2, [sp, #12]
     fd6:	9b04      	ldr	r3, [sp, #16]
     fd8:	4c08      	ldr	r4, [pc, #32]	; (ffc <sim808_init_gprs+0xf0>)
     fda:	47a0      	blx	r4
	if(!sim808_parse_response_wait()) res = 0;
     fdc:	4b08      	ldr	r3, [pc, #32]	; (1000 <sim808_init_gprs+0xf4>)
     fde:	4798      	blx	r3
     fe0:	2800      	cmp	r0, #0
     fe2:	d102      	bne.n	fea <sim808_init_gprs+0xde>
     fe4:	2200      	movs	r2, #0
     fe6:	466b      	mov	r3, sp
     fe8:	75da      	strb	r2, [r3, #23]

	return res;
     fea:	466b      	mov	r3, sp
     fec:	7dd8      	ldrb	r0, [r3, #23]
     fee:	b2c0      	uxtb	r0, r0
	
}
     ff0:	b006      	add	sp, #24
     ff2:	bd10      	pop	{r4, pc}
     ff4:	00009d5c 	.word	0x00009d5c
     ff8:	00009d60 	.word	0x00009d60
     ffc:	00000e0d 	.word	0x00000e0d
    1000:	00000ef1 	.word	0x00000ef1
    1004:	00009d80 	.word	0x00009d80
    1008:	00009da8 	.word	0x00009da8
    100c:	00009db8 	.word	0x00009db8
    1010:	00009dc4 	.word	0x00009dc4
    1014:	00009dd8 	.word	0x00009dd8
    1018:	00009df0 	.word	0x00009df0
    101c:	00009e38 	.word	0x00009e38

00001020 <sim808_init>:
 *  Author: jiut0001
 */ 

#include "sim808_uart.h"

void sim808_init() {
    1020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t success;
	
	do {
		success = 1;
		sim808_send_command(CMD_RESET);
    1022:	4d14      	ldr	r5, [pc, #80]	; (1074 <sim808_init+0x54>)
    1024:	4e14      	ldr	r6, [pc, #80]	; (1078 <sim808_init+0x58>)
		sim808_send_command(CMD_NO_ECHO);	//Disable echo
    1026:	4c15      	ldr	r4, [pc, #84]	; (107c <sim808_init+0x5c>)
void sim808_init() {
	uint8_t success;
	
	do {
		success = 1;
		sim808_send_command(CMD_RESET);
    1028:	6828      	ldr	r0, [r5, #0]
    102a:	6869      	ldr	r1, [r5, #4]
    102c:	68aa      	ldr	r2, [r5, #8]
    102e:	68eb      	ldr	r3, [r5, #12]
    1030:	47b0      	blx	r6
		sim808_send_command(CMD_NO_ECHO);	//Disable echo
    1032:	6820      	ldr	r0, [r4, #0]
    1034:	6861      	ldr	r1, [r4, #4]
    1036:	68a2      	ldr	r2, [r4, #8]
    1038:	68e3      	ldr	r3, [r4, #12]
    103a:	47b0      	blx	r6
		usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    103c:	4f10      	ldr	r7, [pc, #64]	; (1080 <sim808_init+0x60>)
    103e:	1c38      	adds	r0, r7, #0
    1040:	4910      	ldr	r1, [pc, #64]	; (1084 <sim808_init+0x64>)
    1042:	2201      	movs	r2, #1
    1044:	4b10      	ldr	r3, [pc, #64]	; (1088 <sim808_init+0x68>)
    1046:	4798      	blx	r3
		usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    1048:	1c38      	adds	r0, r7, #0
    104a:	4910      	ldr	r1, [pc, #64]	; (108c <sim808_init+0x6c>)
    104c:	2201      	movs	r2, #1
    104e:	4b10      	ldr	r3, [pc, #64]	; (1090 <sim808_init+0x70>)
    1050:	4798      	blx	r3
		sim808_parse_response_wait();
    1052:	4f10      	ldr	r7, [pc, #64]	; (1094 <sim808_init+0x74>)
    1054:	47b8      	blx	r7
		sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    1056:	4b10      	ldr	r3, [pc, #64]	; (1098 <sim808_init+0x78>)
    1058:	6818      	ldr	r0, [r3, #0]
    105a:	6859      	ldr	r1, [r3, #4]
    105c:	689a      	ldr	r2, [r3, #8]
    105e:	68db      	ldr	r3, [r3, #12]
    1060:	47b0      	blx	r6
		sim808_parse_response_wait();
    1062:	47b8      	blx	r7
		delay_ms(200);
    1064:	20c8      	movs	r0, #200	; 0xc8
    1066:	4b0d      	ldr	r3, [pc, #52]	; (109c <sim808_init+0x7c>)
    1068:	4798      	blx	r3
		success = sim808_init_gprs();					//Initiate GPRS
    106a:	4b0d      	ldr	r3, [pc, #52]	; (10a0 <sim808_init+0x80>)
    106c:	4798      	blx	r3
	} while(success == 0);
    106e:	2800      	cmp	r0, #0
    1070:	d0da      	beq.n	1028 <sim808_init+0x8>

}
    1072:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1074:	20000ae4 	.word	0x20000ae4
    1078:	00000e0d 	.word	0x00000e0d
    107c:	20000ab0 	.word	0x20000ab0
    1080:	20000b98 	.word	0x20000b98
    1084:	00000d51 	.word	0x00000d51
    1088:	000008f9 	.word	0x000008f9
    108c:	20000ad0 	.word	0x20000ad0
    1090:	00000911 	.word	0x00000911
    1094:	00000ef1 	.word	0x00000ef1
    1098:	20000ad4 	.word	0x20000ad4
    109c:	000027e9 	.word	0x000027e9
    10a0:	00000f0d 	.word	0x00000f0d

000010a4 <init_SIM808_uart>:
void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}

void init_SIM808_uart(void) {
    10a4:	b570      	push	{r4, r5, r6, lr}
    10a6:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    10a8:	2380      	movs	r3, #128	; 0x80
    10aa:	05db      	lsls	r3, r3, #23
    10ac:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    10ae:	2300      	movs	r3, #0
    10b0:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    10b2:	22ff      	movs	r2, #255	; 0xff
    10b4:	4668      	mov	r0, sp
    10b6:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    10b8:	2200      	movs	r2, #0
    10ba:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    10bc:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
    10be:	2196      	movs	r1, #150	; 0x96
    10c0:	0189      	lsls	r1, r1, #6
    10c2:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    10c4:	2101      	movs	r1, #1
    10c6:	2024      	movs	r0, #36	; 0x24
    10c8:	466c      	mov	r4, sp
    10ca:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    10cc:	2025      	movs	r0, #37	; 0x25
    10ce:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    10d0:	2126      	movs	r1, #38	; 0x26
    10d2:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    10d4:	2127      	movs	r1, #39	; 0x27
    10d6:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    10d8:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    10da:	2188      	movs	r1, #136	; 0x88
    10dc:	0349      	lsls	r1, r1, #13
    10de:	9103      	str	r1, [sp, #12]
	config->run_in_standby   = false;
    10e0:	212c      	movs	r1, #44	; 0x2c
    10e2:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    10e4:	212d      	movs	r1, #45	; 0x2d
    10e6:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    10e8:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    10ea:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    10ec:	76e3      	strb	r3, [r4, #27]
#endif
#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification      = false;
    10ee:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable                = false;
    10f0:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                      = false;
    10f2:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                        = 19;
    10f4:	2313      	movs	r3, #19
    10f6:	76a3      	strb	r3, [r4, #26]
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable                  = false;
    10f8:	7762      	strb	r2, [r4, #29]
	
	//Set clock to 8M
	uart_settings.generator_source = GCLK_GENERATOR_0;
	
	uart_settings.mux_setting = USART_RX_1_TX_2_XCK_3;
	uart_settings.pinmux_pad0 = PINMUX_PA10C_SERCOM0_PAD2; // Tx
    10fa:	4b1f      	ldr	r3, [pc, #124]	; (1178 <init_SIM808_uart+0xd4>)
    10fc:	930c      	str	r3, [sp, #48]	; 0x30
	uart_settings.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1; // Rx
    10fe:	4b1f      	ldr	r3, [pc, #124]	; (117c <init_SIM808_uart+0xd8>)
    1100:	930d      	str	r3, [sp, #52]	; 0x34
	uart_settings.pinmux_pad2 = PINMUX_UNUSED;
    1102:	2301      	movs	r3, #1
    1104:	425b      	negs	r3, r3
    1106:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.pinmux_pad3 = PINMUX_UNUSED;
    1108:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.baudrate = 9600;
	while (usart_init(&SIM808_usart, SERCOM0, &uart_settings) != STATUS_OK){}
    110a:	4e1d      	ldr	r6, [pc, #116]	; (1180 <init_SIM808_uart+0xdc>)
    110c:	4d1d      	ldr	r5, [pc, #116]	; (1184 <init_SIM808_uart+0xe0>)
    110e:	4c1e      	ldr	r4, [pc, #120]	; (1188 <init_SIM808_uart+0xe4>)
    1110:	1c30      	adds	r0, r6, #0
    1112:	1c29      	adds	r1, r5, #0
    1114:	466a      	mov	r2, sp
    1116:	47a0      	blx	r4
    1118:	2800      	cmp	r0, #0
    111a:	d1f9      	bne.n	1110 <init_SIM808_uart+0x6c>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    111c:	4c18      	ldr	r4, [pc, #96]	; (1180 <init_SIM808_uart+0xdc>)
    111e:	4b1b      	ldr	r3, [pc, #108]	; (118c <init_SIM808_uart+0xe8>)
    1120:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    1122:	4a1b      	ldr	r2, [pc, #108]	; (1190 <init_SIM808_uart+0xec>)
    1124:	4b1b      	ldr	r3, [pc, #108]	; (1194 <init_SIM808_uart+0xf0>)
    1126:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1128:	4a1b      	ldr	r2, [pc, #108]	; (1198 <init_SIM808_uart+0xf4>)
    112a:	4b1c      	ldr	r3, [pc, #112]	; (119c <init_SIM808_uart+0xf8>)
    112c:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    112e:	1c20      	adds	r0, r4, #0
    1130:	4914      	ldr	r1, [pc, #80]	; (1184 <init_SIM808_uart+0xe0>)
    1132:	466a      	mov	r2, sp
    1134:	4b14      	ldr	r3, [pc, #80]	; (1188 <init_SIM808_uart+0xe4>)
    1136:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    1138:	4e19      	ldr	r6, [pc, #100]	; (11a0 <init_SIM808_uart+0xfc>)
    113a:	6833      	ldr	r3, [r6, #0]
    113c:	6898      	ldr	r0, [r3, #8]
    113e:	2100      	movs	r1, #0
    1140:	4d18      	ldr	r5, [pc, #96]	; (11a4 <init_SIM808_uart+0x100>)
    1142:	47a8      	blx	r5
	setbuf(stdin, NULL);
    1144:	6833      	ldr	r3, [r6, #0]
    1146:	6858      	ldr	r0, [r3, #4]
    1148:	2100      	movs	r1, #0
    114a:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    114c:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    114e:	1c28      	adds	r0, r5, #0
    1150:	4b15      	ldr	r3, [pc, #84]	; (11a8 <init_SIM808_uart+0x104>)
    1152:	4798      	blx	r3
    1154:	231f      	movs	r3, #31
    1156:	4018      	ands	r0, r3
    1158:	2301      	movs	r3, #1
    115a:	4083      	lsls	r3, r0
    115c:	1c18      	adds	r0, r3, #0
    115e:	4b13      	ldr	r3, [pc, #76]	; (11ac <init_SIM808_uart+0x108>)
    1160:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1162:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1164:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    1166:	2b00      	cmp	r3, #0
    1168:	d1fc      	bne.n	1164 <init_SIM808_uart+0xc0>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    116a:	682a      	ldr	r2, [r5, #0]
    116c:	2302      	movs	r3, #2
    116e:	4313      	orrs	r3, r2
    1170:	602b      	str	r3, [r5, #0]
	
	stdio_serial_init(&SIM808_usart, SERCOM0, &uart_settings);
	usart_enable(&SIM808_usart);
}
    1172:	b010      	add	sp, #64	; 0x40
    1174:	bd70      	pop	{r4, r5, r6, pc}
    1176:	46c0      	nop			; (mov r8, r8)
    1178:	000a0002 	.word	0x000a0002
    117c:	00090002 	.word	0x00090002
    1180:	20000b98 	.word	0x20000b98
    1184:	42000800 	.word	0x42000800
    1188:	00000525 	.word	0x00000525
    118c:	20000a58 	.word	0x20000a58
    1190:	00000dd1 	.word	0x00000dd1
    1194:	20000a54 	.word	0x20000a54
    1198:	00000da5 	.word	0x00000da5
    119c:	20000a50 	.word	0x20000a50
    11a0:	20000168 	.word	0x20000168
    11a4:	00003361 	.word	0x00003361
    11a8:	00002741 	.word	0x00002741
    11ac:	e000e100 	.word	0xe000e100

000011b0 <init_sim808_usart_callbacks>:

void init_sim808_usart_callbacks(void)
{
    11b0:	b510      	push	{r4, lr}
	usart_register_callback(&SIM808_usart, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    11b2:	4c06      	ldr	r4, [pc, #24]	; (11cc <init_sim808_usart_callbacks+0x1c>)
    11b4:	1c20      	adds	r0, r4, #0
    11b6:	4906      	ldr	r1, [pc, #24]	; (11d0 <init_sim808_usart_callbacks+0x20>)
    11b8:	2200      	movs	r2, #0
    11ba:	4b06      	ldr	r3, [pc, #24]	; (11d4 <init_sim808_usart_callbacks+0x24>)
    11bc:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    11be:	2331      	movs	r3, #49	; 0x31
    11c0:	5ce1      	ldrb	r1, [r4, r3]
    11c2:	2203      	movs	r2, #3
    11c4:	430a      	orrs	r2, r1
    11c6:	54e2      	strb	r2, [r4, r3]
	//usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
    11c8:	bd10      	pop	{r4, pc}
    11ca:	46c0      	nop			; (mov r8, r8)
    11cc:	20000b98 	.word	0x20000b98
    11d0:	00000d4d 	.word	0x00000d4d
    11d4:	000008f9 	.word	0x000008f9

000011d8 <draw_speed_view>:
//Redraws current view and updates data
void refresh_view() {
	
}

void draw_speed_view() {
    11d8:	b508      	push	{r3, lr}
	ssd1306_clear_display();
    11da:	4b04      	ldr	r3, [pc, #16]	; (11ec <draw_speed_view+0x14>)
    11dc:	4798      	blx	r3
	ssd1306_draw_huge_number(15,1,device.speed);
    11de:	4b04      	ldr	r3, [pc, #16]	; (11f0 <draw_speed_view+0x18>)
    11e0:	781a      	ldrb	r2, [r3, #0]
    11e2:	200f      	movs	r0, #15
    11e4:	2101      	movs	r1, #1
    11e6:	4b03      	ldr	r3, [pc, #12]	; (11f4 <draw_speed_view+0x1c>)
    11e8:	4798      	blx	r3
    11ea:	bd08      	pop	{r3, pc}
    11ec:	000003e5 	.word	0x000003e5
    11f0:	20000aac 	.word	0x20000aac
    11f4:	0000045d 	.word	0x0000045d

000011f8 <display_view>:
 */ 

#include "menus.h"
#include "views.h"

void display_view(menu_link view) {
    11f8:	b508      	push	{r3, lr}
	gfx_mono_prev_menu = gfx_mono_active_menu;
    11fa:	4b05      	ldr	r3, [pc, #20]	; (1210 <display_view+0x18>)
    11fc:	7819      	ldrb	r1, [r3, #0]
    11fe:	4a05      	ldr	r2, [pc, #20]	; (1214 <display_view+0x1c>)
    1200:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = view;
    1202:	7018      	strb	r0, [r3, #0]
	
	if(view == SPEED_VIEW) {
    1204:	2800      	cmp	r0, #0
    1206:	d101      	bne.n	120c <display_view+0x14>
		draw_speed_view();
    1208:	4b03      	ldr	r3, [pc, #12]	; (1218 <display_view+0x20>)
    120a:	4798      	blx	r3
	}
}
    120c:	bd08      	pop	{r3, pc}
    120e:	46c0      	nop			; (mov r8, r8)
    1210:	20000a5c 	.word	0x20000a5c
    1214:	20000a5d 	.word	0x20000a5d
    1218:	000011d9 	.word	0x000011d9

0000121c <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    121c:	1c93      	adds	r3, r2, #2
    121e:	009b      	lsls	r3, r3, #2
    1220:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    1222:	2a02      	cmp	r2, #2
    1224:	d104      	bne.n	1230 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    1226:	7e02      	ldrb	r2, [r0, #24]
    1228:	2310      	movs	r3, #16
    122a:	4313      	orrs	r3, r2
    122c:	7603      	strb	r3, [r0, #24]
    122e:	e00c      	b.n	124a <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    1230:	2a03      	cmp	r2, #3
    1232:	d104      	bne.n	123e <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1234:	7e02      	ldrb	r2, [r0, #24]
    1236:	2320      	movs	r3, #32
    1238:	4313      	orrs	r3, r2
    123a:	7603      	strb	r3, [r0, #24]
    123c:	e005      	b.n	124a <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    123e:	2301      	movs	r3, #1
    1240:	4093      	lsls	r3, r2
    1242:	1c1a      	adds	r2, r3, #0
    1244:	7e03      	ldrb	r3, [r0, #24]
    1246:	431a      	orrs	r2, r3
    1248:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    124a:	2000      	movs	r0, #0
    124c:	4770      	bx	lr
    124e:	46c0      	nop			; (mov r8, r8)

00001250 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    1250:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    1252:	0080      	lsls	r0, r0, #2
    1254:	4b14      	ldr	r3, [pc, #80]	; (12a8 <_tc_interrupt_handler+0x58>)
    1256:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    1258:	6822      	ldr	r2, [r4, #0]
    125a:	7b95      	ldrb	r5, [r2, #14]
    125c:	7e23      	ldrb	r3, [r4, #24]
    125e:	401d      	ands	r5, r3
    1260:	7e63      	ldrb	r3, [r4, #25]
    1262:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1264:	07eb      	lsls	r3, r5, #31
    1266:	d505      	bpl.n	1274 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    1268:	1c20      	adds	r0, r4, #0
    126a:	68a2      	ldr	r2, [r4, #8]
    126c:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    126e:	2301      	movs	r3, #1
    1270:	6822      	ldr	r2, [r4, #0]
    1272:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    1274:	07ab      	lsls	r3, r5, #30
    1276:	d505      	bpl.n	1284 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    1278:	1c20      	adds	r0, r4, #0
    127a:	68e2      	ldr	r2, [r4, #12]
    127c:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    127e:	2302      	movs	r3, #2
    1280:	6822      	ldr	r2, [r4, #0]
    1282:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1284:	06eb      	lsls	r3, r5, #27
    1286:	d505      	bpl.n	1294 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    1288:	1c20      	adds	r0, r4, #0
    128a:	6922      	ldr	r2, [r4, #16]
    128c:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    128e:	2310      	movs	r3, #16
    1290:	6822      	ldr	r2, [r4, #0]
    1292:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    1294:	06ab      	lsls	r3, r5, #26
    1296:	d505      	bpl.n	12a4 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    1298:	1c20      	adds	r0, r4, #0
    129a:	6962      	ldr	r2, [r4, #20]
    129c:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    129e:	6823      	ldr	r3, [r4, #0]
    12a0:	2220      	movs	r2, #32
    12a2:	739a      	strb	r2, [r3, #14]
	}
}
    12a4:	bd38      	pop	{r3, r4, r5, pc}
    12a6:	46c0      	nop			; (mov r8, r8)
    12a8:	20000bcc 	.word	0x20000bcc

000012ac <TC3_Handler>:
#if (SAML21E) || (SAML21G)
_TC_INTERRUPT_HANDLER(0,0)
_TC_INTERRUPT_HANDLER(1,1)
_TC_INTERRUPT_HANDLER(4,2)
#else
MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    12ac:	b508      	push	{r3, lr}
    12ae:	2000      	movs	r0, #0
    12b0:	4b01      	ldr	r3, [pc, #4]	; (12b8 <TC3_Handler+0xc>)
    12b2:	4798      	blx	r3
    12b4:	bd08      	pop	{r3, pc}
    12b6:	46c0      	nop			; (mov r8, r8)
    12b8:	00001251 	.word	0x00001251

000012bc <TC4_Handler>:
    12bc:	b508      	push	{r3, lr}
    12be:	2001      	movs	r0, #1
    12c0:	4b01      	ldr	r3, [pc, #4]	; (12c8 <TC4_Handler+0xc>)
    12c2:	4798      	blx	r3
    12c4:	bd08      	pop	{r3, pc}
    12c6:	46c0      	nop			; (mov r8, r8)
    12c8:	00001251 	.word	0x00001251

000012cc <TC5_Handler>:
    12cc:	b508      	push	{r3, lr}
    12ce:	2002      	movs	r0, #2
    12d0:	4b01      	ldr	r3, [pc, #4]	; (12d8 <TC5_Handler+0xc>)
    12d2:	4798      	blx	r3
    12d4:	bd08      	pop	{r3, pc}
    12d6:	46c0      	nop			; (mov r8, r8)
    12d8:	00001251 	.word	0x00001251

000012dc <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    12dc:	b570      	push	{r4, r5, r6, lr}
    12de:	b084      	sub	sp, #16
    12e0:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    12e2:	ab01      	add	r3, sp, #4
    12e4:	4a0a      	ldr	r2, [pc, #40]	; (1310 <_tc_get_inst_index+0x34>)
    12e6:	ca70      	ldmia	r2!, {r4, r5, r6}
    12e8:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    12ea:	9b01      	ldr	r3, [sp, #4]
    12ec:	4283      	cmp	r3, r0
    12ee:	d00a      	beq.n	1306 <_tc_get_inst_index+0x2a>
    12f0:	9c02      	ldr	r4, [sp, #8]
    12f2:	4284      	cmp	r4, r0
    12f4:	d005      	beq.n	1302 <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    12f6:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    12f8:	9d03      	ldr	r5, [sp, #12]
    12fa:	428d      	cmp	r5, r1
    12fc:	d105      	bne.n	130a <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    12fe:	2002      	movs	r0, #2
    1300:	e002      	b.n	1308 <_tc_get_inst_index+0x2c>
    1302:	2001      	movs	r0, #1
    1304:	e000      	b.n	1308 <_tc_get_inst_index+0x2c>
    1306:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    1308:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    130a:	b004      	add	sp, #16
    130c:	bd70      	pop	{r4, r5, r6, pc}
    130e:	46c0      	nop			; (mov r8, r8)
    1310:	00009e54 	.word	0x00009e54

00001314 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    1314:	b5f0      	push	{r4, r5, r6, r7, lr}
    1316:	464f      	mov	r7, r9
    1318:	4646      	mov	r6, r8
    131a:	b4c0      	push	{r6, r7}
    131c:	b087      	sub	sp, #28
    131e:	1c04      	adds	r4, r0, #0
    1320:	1c0d      	adds	r5, r1, #0
    1322:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    1324:	1c08      	adds	r0, r1, #0
    1326:	4b90      	ldr	r3, [pc, #576]	; (1568 <tc_init+0x254>)
    1328:	4798      	blx	r3
    132a:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    132c:	4f8f      	ldr	r7, [pc, #572]	; (156c <tc_init+0x258>)
    132e:	1c39      	adds	r1, r7, #0
    1330:	310c      	adds	r1, #12
    1332:	a805      	add	r0, sp, #20
    1334:	2203      	movs	r2, #3
    1336:	4e8e      	ldr	r6, [pc, #568]	; (1570 <tc_init+0x25c>)
    1338:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    133a:	1c39      	adds	r1, r7, #0
    133c:	3110      	adds	r1, #16
    133e:	a803      	add	r0, sp, #12
    1340:	2206      	movs	r2, #6
    1342:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    1344:	2300      	movs	r3, #0
    1346:	60a3      	str	r3, [r4, #8]
    1348:	60e3      	str	r3, [r4, #12]
    134a:	6123      	str	r3, [r4, #16]
    134c:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    134e:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    1350:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    1352:	4648      	mov	r0, r9
    1354:	0082      	lsls	r2, r0, #2
    1356:	4b87      	ldr	r3, [pc, #540]	; (1574 <tc_init+0x260>)
    1358:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    135a:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    135c:	4641      	mov	r1, r8
    135e:	788b      	ldrb	r3, [r1, #2]
    1360:	2b08      	cmp	r3, #8
    1362:	d104      	bne.n	136e <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1364:	2017      	movs	r0, #23
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1366:	464a      	mov	r2, r9
    1368:	07d2      	lsls	r2, r2, #31
    136a:	d400      	bmi.n	136e <tc_init+0x5a>
    136c:	e0f6      	b.n	155c <tc_init+0x248>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    136e:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1370:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1372:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1374:	07d9      	lsls	r1, r3, #31
    1376:	d500      	bpl.n	137a <tc_init+0x66>
    1378:	e0f0      	b.n	155c <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    137a:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    137c:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    137e:	06da      	lsls	r2, r3, #27
    1380:	d500      	bpl.n	1384 <tc_init+0x70>
    1382:	e0eb      	b.n	155c <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    1384:	882b      	ldrh	r3, [r5, #0]
    1386:	0799      	lsls	r1, r3, #30
    1388:	d500      	bpl.n	138c <tc_init+0x78>
    138a:	e0e7      	b.n	155c <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    138c:	4642      	mov	r2, r8
    138e:	7c13      	ldrb	r3, [r2, #16]
    1390:	2b00      	cmp	r3, #0
    1392:	d00c      	beq.n	13ae <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1394:	a902      	add	r1, sp, #8
    1396:	2301      	movs	r3, #1
    1398:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    139a:	2200      	movs	r2, #0
    139c:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    139e:	4640      	mov	r0, r8
    13a0:	6980      	ldr	r0, [r0, #24]
    13a2:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    13a4:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    13a6:	4642      	mov	r2, r8
    13a8:	7d10      	ldrb	r0, [r2, #20]
    13aa:	4b73      	ldr	r3, [pc, #460]	; (1578 <tc_init+0x264>)
    13ac:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    13ae:	4640      	mov	r0, r8
    13b0:	7f03      	ldrb	r3, [r0, #28]
    13b2:	2b00      	cmp	r3, #0
    13b4:	d00b      	beq.n	13ce <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    13b6:	a902      	add	r1, sp, #8
    13b8:	2301      	movs	r3, #1
    13ba:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    13bc:	2200      	movs	r2, #0
    13be:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    13c0:	6a42      	ldr	r2, [r0, #36]	; 0x24
    13c2:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    13c4:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    13c6:	6a03      	ldr	r3, [r0, #32]
    13c8:	b2d8      	uxtb	r0, r3
    13ca:	4b6b      	ldr	r3, [pc, #428]	; (1578 <tc_init+0x264>)
    13cc:	4798      	blx	r3
    13ce:	4b6b      	ldr	r3, [pc, #428]	; (157c <tc_init+0x268>)
    13d0:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    13d2:	4648      	mov	r0, r9
    13d4:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    13d6:	a803      	add	r0, sp, #12
    13d8:	5a12      	ldrh	r2, [r2, r0]
    13da:	430a      	orrs	r2, r1
    13dc:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    13de:	4641      	mov	r1, r8
    13e0:	788b      	ldrb	r3, [r1, #2]
    13e2:	2b08      	cmp	r3, #8
    13e4:	d108      	bne.n	13f8 <tc_init+0xe4>
    13e6:	4b65      	ldr	r3, [pc, #404]	; (157c <tc_init+0x268>)
    13e8:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    13ea:	4648      	mov	r0, r9
    13ec:	3001      	adds	r0, #1
    13ee:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    13f0:	a903      	add	r1, sp, #12
    13f2:	5a41      	ldrh	r1, [r0, r1]
    13f4:	430a      	orrs	r2, r1
    13f6:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    13f8:	a901      	add	r1, sp, #4
    13fa:	4642      	mov	r2, r8
    13fc:	7813      	ldrb	r3, [r2, #0]
    13fe:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    1400:	ab05      	add	r3, sp, #20
    1402:	4648      	mov	r0, r9
    1404:	5c1e      	ldrb	r6, [r3, r0]
    1406:	1c30      	adds	r0, r6, #0
    1408:	4b5d      	ldr	r3, [pc, #372]	; (1580 <tc_init+0x26c>)
    140a:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    140c:	1c30      	adds	r0, r6, #0
    140e:	4b5d      	ldr	r3, [pc, #372]	; (1584 <tc_init+0x270>)
    1410:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    1412:	4641      	mov	r1, r8
    1414:	8888      	ldrh	r0, [r1, #4]
    1416:	890b      	ldrh	r3, [r1, #8]
    1418:	4303      	orrs	r3, r0
    141a:	7988      	ldrb	r0, [r1, #6]
    141c:	788a      	ldrb	r2, [r1, #2]
    141e:	4310      	orrs	r0, r2
    1420:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    1422:	784b      	ldrb	r3, [r1, #1]
    1424:	2b00      	cmp	r3, #0
    1426:	d002      	beq.n	142e <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    1428:	2380      	movs	r3, #128	; 0x80
    142a:	011b      	lsls	r3, r3, #4
    142c:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    142e:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1430:	227f      	movs	r2, #127	; 0x7f
    1432:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1434:	4393      	bics	r3, r2
    1436:	d1fc      	bne.n	1432 <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    1438:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    143a:	4642      	mov	r2, r8
    143c:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    143e:	1e43      	subs	r3, r0, #1
    1440:	4198      	sbcs	r0, r3
    1442:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    1444:	7b93      	ldrb	r3, [r2, #14]
    1446:	2b00      	cmp	r3, #0
    1448:	d001      	beq.n	144e <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    144a:	2301      	movs	r3, #1
    144c:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    144e:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1450:	227f      	movs	r2, #127	; 0x7f
    1452:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    1454:	4393      	bics	r3, r2
    1456:	d1fc      	bne.n	1452 <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    1458:	23ff      	movs	r3, #255	; 0xff
    145a:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    145c:	2800      	cmp	r0, #0
    145e:	d005      	beq.n	146c <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1460:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1462:	227f      	movs	r2, #127	; 0x7f
    1464:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    1466:	4393      	bics	r3, r2
    1468:	d1fc      	bne.n	1464 <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    146a:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    146c:	4643      	mov	r3, r8
    146e:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1470:	7adb      	ldrb	r3, [r3, #11]
    1472:	2b00      	cmp	r3, #0
    1474:	d001      	beq.n	147a <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1476:	2310      	movs	r3, #16
    1478:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    147a:	4641      	mov	r1, r8
    147c:	7b0b      	ldrb	r3, [r1, #12]
    147e:	2b00      	cmp	r3, #0
    1480:	d001      	beq.n	1486 <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1482:	2320      	movs	r3, #32
    1484:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1486:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1488:	227f      	movs	r2, #127	; 0x7f
    148a:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    148c:	4393      	bics	r3, r2
    148e:	d1fc      	bne.n	148a <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    1490:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1492:	6822      	ldr	r2, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1494:	217f      	movs	r1, #127	; 0x7f
    1496:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1498:	438b      	bics	r3, r1
    149a:	d1fc      	bne.n	1496 <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    149c:	7923      	ldrb	r3, [r4, #4]
    149e:	2b04      	cmp	r3, #4
    14a0:	d005      	beq.n	14ae <tc_init+0x19a>
    14a2:	2b08      	cmp	r3, #8
    14a4:	d041      	beq.n	152a <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    14a6:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    14a8:	2b00      	cmp	r3, #0
    14aa:	d157      	bne.n	155c <tc_init+0x248>
    14ac:	e024      	b.n	14f8 <tc_init+0x1e4>
    14ae:	217f      	movs	r1, #127	; 0x7f
    14b0:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    14b2:	438b      	bics	r3, r1
    14b4:	d1fc      	bne.n	14b0 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    14b6:	2328      	movs	r3, #40	; 0x28
    14b8:	4642      	mov	r2, r8
    14ba:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    14bc:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    14be:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    14c0:	227f      	movs	r2, #127	; 0x7f
    14c2:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    14c4:	4393      	bics	r3, r2
    14c6:	d1fc      	bne.n	14c2 <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    14c8:	2329      	movs	r3, #41	; 0x29
    14ca:	4640      	mov	r0, r8
    14cc:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    14ce:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    14d0:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    14d2:	227f      	movs	r2, #127	; 0x7f
    14d4:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    14d6:	4393      	bics	r3, r2
    14d8:	d1fc      	bne.n	14d4 <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    14da:	232a      	movs	r3, #42	; 0x2a
    14dc:	4641      	mov	r1, r8
    14de:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    14e0:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    14e2:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    14e4:	227f      	movs	r2, #127	; 0x7f
    14e6:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    14e8:	4393      	bics	r3, r2
    14ea:	d1fc      	bne.n	14e6 <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    14ec:	232b      	movs	r3, #43	; 0x2b
    14ee:	4642      	mov	r2, r8
    14f0:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    14f2:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    14f4:	2000      	movs	r0, #0
    14f6:	e031      	b.n	155c <tc_init+0x248>
    14f8:	217f      	movs	r1, #127	; 0x7f
    14fa:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    14fc:	438b      	bics	r3, r1
    14fe:	d1fc      	bne.n	14fa <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    1500:	4640      	mov	r0, r8
    1502:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    1504:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1506:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1508:	227f      	movs	r2, #127	; 0x7f
    150a:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    150c:	4393      	bics	r3, r2
    150e:	d1fc      	bne.n	150a <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    1510:	4641      	mov	r1, r8
    1512:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    1514:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1516:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1518:	227f      	movs	r2, #127	; 0x7f
    151a:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    151c:	4393      	bics	r3, r2
    151e:	d1fc      	bne.n	151a <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    1520:	4642      	mov	r2, r8
    1522:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    1524:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    1526:	2000      	movs	r0, #0
    1528:	e018      	b.n	155c <tc_init+0x248>
    152a:	217f      	movs	r1, #127	; 0x7f
    152c:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    152e:	438b      	bics	r3, r1
    1530:	d1fc      	bne.n	152c <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    1532:	4643      	mov	r3, r8
    1534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1536:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1538:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    153a:	227f      	movs	r2, #127	; 0x7f
    153c:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    153e:	4393      	bics	r3, r2
    1540:	d1fc      	bne.n	153c <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    1542:	4640      	mov	r0, r8
    1544:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    1546:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1548:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    154a:	227f      	movs	r2, #127	; 0x7f
    154c:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    154e:	4393      	bics	r3, r2
    1550:	d1fc      	bne.n	154c <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    1552:	4641      	mov	r1, r8
    1554:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    1556:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    1558:	2000      	movs	r0, #0
    155a:	e7ff      	b.n	155c <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    155c:	b007      	add	sp, #28
    155e:	bc0c      	pop	{r2, r3}
    1560:	4690      	mov	r8, r2
    1562:	4699      	mov	r9, r3
    1564:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1566:	46c0      	nop			; (mov r8, r8)
    1568:	000012dd 	.word	0x000012dd
    156c:	00009e54 	.word	0x00009e54
    1570:	00003309 	.word	0x00003309
    1574:	20000bcc 	.word	0x20000bcc
    1578:	00002e69 	.word	0x00002e69
    157c:	40000400 	.word	0x40000400
    1580:	00002d8d 	.word	0x00002d8d
    1584:	00002d01 	.word	0x00002d01

00001588 <btn_timer_read_callback>:
	
	port_pin_set_config(BTN_MENU_NAV_DOWN, &pin_cfg);
	port_pin_set_config(BTN_MENU_SELECT, &pin_cfg);
}

void btn_timer_read_callback(struct tc_module *const module_inst) {
    1588:	b082      	sub	sp, #8
	volatile bool nav_down_state = port_pin_get_input_level(btn_nav_down.pin);
    158a:	4b27      	ldr	r3, [pc, #156]	; (1628 <btn_timer_read_callback+0xa0>)
    158c:	785b      	ldrb	r3, [r3, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    158e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1590:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1592:	2900      	cmp	r1, #0
    1594:	d103      	bne.n	159e <btn_timer_read_callback+0x16>
		return &(ports[port_index]->Group[group_index]);
    1596:	095a      	lsrs	r2, r3, #5
    1598:	01d2      	lsls	r2, r2, #7
    159a:	4924      	ldr	r1, [pc, #144]	; (162c <btn_timer_read_callback+0xa4>)
    159c:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    159e:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    15a0:	211f      	movs	r1, #31
    15a2:	400b      	ands	r3, r1
    15a4:	2101      	movs	r1, #1
    15a6:	4099      	lsls	r1, r3
    15a8:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
    15aa:	4013      	ands	r3, r2
    15ac:	1e5a      	subs	r2, r3, #1
    15ae:	4193      	sbcs	r3, r2
    15b0:	b2db      	uxtb	r3, r3
    15b2:	466a      	mov	r2, sp
    15b4:	71d3      	strb	r3, [r2, #7]
	volatile bool nav_select_state = port_pin_get_input_level(btn_nav_select.pin);
    15b6:	4b1e      	ldr	r3, [pc, #120]	; (1630 <btn_timer_read_callback+0xa8>)
    15b8:	785b      	ldrb	r3, [r3, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    15ba:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    15bc:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    15be:	2900      	cmp	r1, #0
    15c0:	d103      	bne.n	15ca <btn_timer_read_callback+0x42>
		return &(ports[port_index]->Group[group_index]);
    15c2:	095a      	lsrs	r2, r3, #5
    15c4:	01d2      	lsls	r2, r2, #7
    15c6:	4919      	ldr	r1, [pc, #100]	; (162c <btn_timer_read_callback+0xa4>)
    15c8:	1852      	adds	r2, r2, r1
    15ca:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    15cc:	211f      	movs	r1, #31
    15ce:	400b      	ands	r3, r1
    15d0:	2101      	movs	r1, #1
    15d2:	4099      	lsls	r1, r3
    15d4:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
    15d6:	4013      	ands	r3, r2
    15d8:	1e5a      	subs	r2, r3, #1
    15da:	4193      	sbcs	r3, r2
    15dc:	b2db      	uxtb	r3, r3
    15de:	466a      	mov	r2, sp
    15e0:	7193      	strb	r3, [r2, #6]
	
	if(!nav_down_state && btn_nav_down.lastState == true) {
    15e2:	466b      	mov	r3, sp
    15e4:	3307      	adds	r3, #7
    15e6:	781b      	ldrb	r3, [r3, #0]
    15e8:	2b00      	cmp	r3, #0
    15ea:	d106      	bne.n	15fa <btn_timer_read_callback+0x72>
    15ec:	4b0e      	ldr	r3, [pc, #56]	; (1628 <btn_timer_read_callback+0xa0>)
    15ee:	789b      	ldrb	r3, [r3, #2]
    15f0:	2b01      	cmp	r3, #1
    15f2:	d102      	bne.n	15fa <btn_timer_read_callback+0x72>
		btn_nav_down.active = 1;
    15f4:	2201      	movs	r2, #1
    15f6:	4b0c      	ldr	r3, [pc, #48]	; (1628 <btn_timer_read_callback+0xa0>)
    15f8:	701a      	strb	r2, [r3, #0]
	}
	if(!nav_select_state &&  btn_nav_select.lastState == true) {
    15fa:	466b      	mov	r3, sp
    15fc:	3306      	adds	r3, #6
    15fe:	781b      	ldrb	r3, [r3, #0]
    1600:	2b00      	cmp	r3, #0
    1602:	d106      	bne.n	1612 <btn_timer_read_callback+0x8a>
    1604:	4b0a      	ldr	r3, [pc, #40]	; (1630 <btn_timer_read_callback+0xa8>)
    1606:	789b      	ldrb	r3, [r3, #2]
    1608:	2b01      	cmp	r3, #1
    160a:	d102      	bne.n	1612 <btn_timer_read_callback+0x8a>
		btn_nav_select.active = 1;
    160c:	2201      	movs	r2, #1
    160e:	4b08      	ldr	r3, [pc, #32]	; (1630 <btn_timer_read_callback+0xa8>)
    1610:	701a      	strb	r2, [r3, #0]
	}
	
	btn_nav_down.lastState = nav_down_state;
    1612:	466b      	mov	r3, sp
    1614:	79da      	ldrb	r2, [r3, #7]
    1616:	4b04      	ldr	r3, [pc, #16]	; (1628 <btn_timer_read_callback+0xa0>)
    1618:	709a      	strb	r2, [r3, #2]
	btn_nav_select.lastState = nav_select_state;
    161a:	466b      	mov	r3, sp
    161c:	799a      	ldrb	r2, [r3, #6]
    161e:	4b04      	ldr	r3, [pc, #16]	; (1630 <btn_timer_read_callback+0xa8>)
    1620:	709a      	strb	r2, [r3, #2]
}
    1622:	b002      	add	sp, #8
    1624:	4770      	bx	lr
    1626:	46c0      	nop			; (mov r8, r8)
    1628:	20000bdc 	.word	0x20000bdc
    162c:	41004400 	.word	0x41004400
    1630:	20000bd8 	.word	0x20000bd8

00001634 <menu_buttons_init>:
 */ 

#include "menu_buttons.h"
#include "menus.h"

void menu_buttons_init(void) {
    1634:	b538      	push	{r3, r4, r5, lr}
	btn_nav_down.pin = BTN_MENU_NAV_DOWN;
    1636:	490c      	ldr	r1, [pc, #48]	; (1668 <menu_buttons_init+0x34>)
    1638:	230f      	movs	r3, #15
    163a:	704b      	strb	r3, [r1, #1]
	btn_nav_down.lastState = 1;
    163c:	2201      	movs	r2, #1
    163e:	708a      	strb	r2, [r1, #2]
	btn_nav_down.active = 0;
    1640:	2300      	movs	r3, #0
    1642:	700b      	strb	r3, [r1, #0]
	
	btn_nav_select.pin = BTN_MENU_SELECT;
    1644:	4909      	ldr	r1, [pc, #36]	; (166c <menu_buttons_init+0x38>)
    1646:	200e      	movs	r0, #14
    1648:	7048      	strb	r0, [r1, #1]
	btn_nav_select.lastState = 1;
    164a:	708a      	strb	r2, [r1, #2]
	btn_nav_select.active = 0;
    164c:	700b      	strb	r3, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    164e:	4c08      	ldr	r4, [pc, #32]	; (1670 <menu_buttons_init+0x3c>)
    1650:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    1652:	7062      	strb	r2, [r4, #1]
	config->powersave  = false;
    1654:	70a3      	strb	r3, [r4, #2]
	
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_INPUT;
	pin_cfg.input_pull = PORT_PIN_PULL_UP;
	
	port_pin_set_config(BTN_MENU_NAV_DOWN, &pin_cfg);
    1656:	200f      	movs	r0, #15
    1658:	1c21      	adds	r1, r4, #0
    165a:	4d06      	ldr	r5, [pc, #24]	; (1674 <menu_buttons_init+0x40>)
    165c:	47a8      	blx	r5
	port_pin_set_config(BTN_MENU_SELECT, &pin_cfg);
    165e:	200e      	movs	r0, #14
    1660:	1c21      	adds	r1, r4, #0
    1662:	47a8      	blx	r5
}
    1664:	bd38      	pop	{r3, r4, r5, pc}
    1666:	46c0      	nop			; (mov r8, r8)
    1668:	20000bdc 	.word	0x20000bdc
    166c:	20000bd8 	.word	0x20000bd8
    1670:	20000aa8 	.word	0x20000aa8
    1674:	00002815 	.word	0x00002815

00001678 <btn_timer_config>:
	
	btn_nav_down.lastState = nav_down_state;
	btn_nav_select.lastState = nav_select_state;
}

void btn_timer_config(void) {
    1678:	b510      	push	{r4, lr}
    167a:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    167c:	aa01      	add	r2, sp, #4
    167e:	2300      	movs	r3, #0
    1680:	2100      	movs	r1, #0
    1682:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    1684:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    1686:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    1688:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    168a:	2000      	movs	r0, #0
    168c:	7050      	strb	r0, [r2, #1]
#if (SAML21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    168e:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    1690:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    1692:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    1694:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    1696:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    1698:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    169a:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    169c:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    169e:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    16a0:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    16a2:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    16a4:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    16a6:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    16a8:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	
	config_tc.counter_size = TC_COUNTER_SIZE_16BIT;
	config_tc.clock_source = GCLK_GENERATOR_0;					// 8 MHZ
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV8;
    16aa:	23c0      	movs	r3, #192	; 0xc0
    16ac:	009b      	lsls	r3, r3, #2
    16ae:	8093      	strh	r3, [r2, #4]
	
	tc_init(&btn_timer, BTN_TIMER_MODULE, &config_tc);
    16b0:	4c07      	ldr	r4, [pc, #28]	; (16d0 <btn_timer_config+0x58>)
    16b2:	1c20      	adds	r0, r4, #0
    16b4:	4907      	ldr	r1, [pc, #28]	; (16d4 <btn_timer_config+0x5c>)
    16b6:	4b08      	ldr	r3, [pc, #32]	; (16d8 <btn_timer_config+0x60>)
    16b8:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    16ba:	6822      	ldr	r2, [r4, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    16bc:	217f      	movs	r1, #127	; 0x7f
    16be:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    16c0:	438b      	bics	r3, r1
    16c2:	d1fc      	bne.n	16be <btn_timer_config+0x46>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    16c4:	8811      	ldrh	r1, [r2, #0]
    16c6:	2302      	movs	r3, #2
    16c8:	430b      	orrs	r3, r1
    16ca:	8013      	strh	r3, [r2, #0]
	tc_enable(&btn_timer);
}
    16cc:	b00e      	add	sp, #56	; 0x38
    16ce:	bd10      	pop	{r4, pc}
    16d0:	20000a60 	.word	0x20000a60
    16d4:	42002c00 	.word	0x42002c00
    16d8:	00001315 	.word	0x00001315

000016dc <btn_timer_config_callbacks>:

void btn_timer_config_callbacks() {
    16dc:	b510      	push	{r4, lr}
	tc_register_callback(&btn_timer, btn_timer_read_callback, TC_CALLBACK_OVERFLOW);
    16de:	4c0d      	ldr	r4, [pc, #52]	; (1714 <btn_timer_config_callbacks+0x38>)
    16e0:	1c20      	adds	r0, r4, #0
    16e2:	490d      	ldr	r1, [pc, #52]	; (1718 <btn_timer_config_callbacks+0x3c>)
    16e4:	2200      	movs	r2, #0
    16e6:	4b0d      	ldr	r3, [pc, #52]	; (171c <btn_timer_config_callbacks+0x40>)
    16e8:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    16ea:	6820      	ldr	r0, [r4, #0]
    16ec:	4b0c      	ldr	r3, [pc, #48]	; (1720 <btn_timer_config_callbacks+0x44>)
    16ee:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    16f0:	4b0c      	ldr	r3, [pc, #48]	; (1724 <btn_timer_config_callbacks+0x48>)
    16f2:	5c1b      	ldrb	r3, [r3, r0]
    16f4:	211f      	movs	r1, #31
    16f6:	4019      	ands	r1, r3
    16f8:	2301      	movs	r3, #1
    16fa:	1c1a      	adds	r2, r3, #0
    16fc:	408a      	lsls	r2, r1
    16fe:	1c11      	adds	r1, r2, #0
    1700:	4a09      	ldr	r2, [pc, #36]	; (1728 <btn_timer_config_callbacks+0x4c>)
    1702:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    1704:	7e61      	ldrb	r1, [r4, #25]
    1706:	2201      	movs	r2, #1
    1708:	430a      	orrs	r2, r1
    170a:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    170c:	6822      	ldr	r2, [r4, #0]
    170e:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&btn_timer, TC_CALLBACK_OVERFLOW);
    1710:	bd10      	pop	{r4, pc}
    1712:	46c0      	nop			; (mov r8, r8)
    1714:	20000a60 	.word	0x20000a60
    1718:	00001589 	.word	0x00001589
    171c:	0000121d 	.word	0x0000121d
    1720:	000012dd 	.word	0x000012dd
    1724:	00009e6c 	.word	0x00009e6c
    1728:	e000e100 	.word	0xe000e100

0000172c <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
    172c:	4b01      	ldr	r3, [pc, #4]	; (1734 <gfx_mono_set_framebuffer+0x8>)
    172e:	6018      	str	r0, [r3, #0]
}
    1730:	4770      	bx	lr
    1732:	46c0      	nop			; (mov r8, r8)
    1734:	200001c4 	.word	0x200001c4

00001738 <gfx_mono_framebuffer_put_page>:
	gfx_mono_framebuffer_put_page(data_buf, 0, 10, 32);
\endcode
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
    1738:	b510      	push	{r4, lr}
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
    173a:	01c9      	lsls	r1, r1, #7
    173c:	188a      	adds	r2, r1, r2
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
    173e:	4906      	ldr	r1, [pc, #24]	; (1758 <gfx_mono_framebuffer_put_page+0x20>)
    1740:	6809      	ldr	r1, [r1, #0]
    1742:	188a      	adds	r2, r1, r2
    1744:	1e5c      	subs	r4, r3, #1
    1746:	b2e4      	uxtb	r4, r4
    1748:	3401      	adds	r4, #1
    174a:	2300      	movs	r3, #0
			((page * GFX_MONO_LCD_WIDTH) + column);

	do {
		*framebuffer_pt++ = *data_pt++;
    174c:	5cc1      	ldrb	r1, [r0, r3]
    174e:	54d1      	strb	r1, [r2, r3]
    1750:	3301      	adds	r3, #1
	} while (--width > 0);
    1752:	42a3      	cmp	r3, r4
    1754:	d1fa      	bne.n	174c <gfx_mono_framebuffer_put_page+0x14>
}
    1756:	bd10      	pop	{r4, pc}
    1758:	200001c4 	.word	0x200001c4

0000175c <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
    175c:	4b02      	ldr	r3, [pc, #8]	; (1768 <gfx_mono_framebuffer_put_byte+0xc>)
    175e:	681b      	ldr	r3, [r3, #0]
    1760:	01c0      	lsls	r0, r0, #7
    1762:	1841      	adds	r1, r0, r1
    1764:	54ca      	strb	r2, [r1, r3]
}
    1766:	4770      	bx	lr
    1768:	200001c4 	.word	0x200001c4

0000176c <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
    176c:	4b02      	ldr	r3, [pc, #8]	; (1778 <gfx_mono_framebuffer_get_byte+0xc>)
    176e:	681b      	ldr	r3, [r3, #0]
    1770:	01c0      	lsls	r0, r0, #7
    1772:	1840      	adds	r0, r0, r1
    1774:	5c18      	ldrb	r0, [r3, r0]
}
    1776:	4770      	bx	lr
    1778:	200001c4 	.word	0x200001c4

0000177c <gfx_mono_framebuffer_draw_pixel>:
 * \param[in] color     Pixel operation
 *
 */
void gfx_mono_framebuffer_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_mono_color_t color)
{
    177c:	b5f0      	push	{r4, r5, r6, r7, lr}
    177e:	4647      	mov	r7, r8
    1780:	b480      	push	{r7}
    1782:	1c04      	adds	r4, r0, #0
    1784:	1c15      	adds	r5, r2, #0
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
    1786:	b243      	sxtb	r3, r0
    1788:	2b00      	cmp	r3, #0
    178a:	db22      	blt.n	17d2 <gfx_mono_framebuffer_draw_pixel+0x56>
    178c:	293f      	cmp	r1, #63	; 0x3f
    178e:	d820      	bhi.n	17d2 <gfx_mono_framebuffer_draw_pixel+0x56>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
    1790:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
    1792:	00f7      	lsls	r7, r6, #3
    1794:	1bc9      	subs	r1, r1, r7
    1796:	2701      	movs	r7, #1
    1798:	408f      	lsls	r7, r1
    179a:	b2fb      	uxtb	r3, r7
    179c:	4698      	mov	r8, r3
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_framebuffer_get_byte(page, x);
    179e:	1c30      	adds	r0, r6, #0
    17a0:	1c21      	adds	r1, r4, #0
    17a2:	4b0d      	ldr	r3, [pc, #52]	; (17d8 <gfx_mono_framebuffer_draw_pixel+0x5c>)
    17a4:	4798      	blx	r3
    17a6:	1c02      	adds	r2, r0, #0

	switch (color) {
    17a8:	2d01      	cmp	r5, #1
    17aa:	d004      	beq.n	17b6 <gfx_mono_framebuffer_draw_pixel+0x3a>
    17ac:	2d00      	cmp	r5, #0
    17ae:	d006      	beq.n	17be <gfx_mono_framebuffer_draw_pixel+0x42>
    17b0:	2d02      	cmp	r5, #2
    17b2:	d007      	beq.n	17c4 <gfx_mono_framebuffer_draw_pixel+0x48>
    17b4:	e009      	b.n	17ca <gfx_mono_framebuffer_draw_pixel+0x4e>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
    17b6:	4643      	mov	r3, r8
    17b8:	4318      	orrs	r0, r3
    17ba:	b2c2      	uxtb	r2, r0
		break;
    17bc:	e005      	b.n	17ca <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
    17be:	43b8      	bics	r0, r7
    17c0:	b2c2      	uxtb	r2, r0
		break;
    17c2:	e002      	b.n	17ca <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
    17c4:	4643      	mov	r3, r8
    17c6:	4058      	eors	r0, r3
    17c8:	b2c2      	uxtb	r2, r0

	default:
		break;
	}

	gfx_mono_framebuffer_put_byte(page, x, pixel_value);
    17ca:	1c30      	adds	r0, r6, #0
    17cc:	1c21      	adds	r1, r4, #0
    17ce:	4b03      	ldr	r3, [pc, #12]	; (17dc <gfx_mono_framebuffer_draw_pixel+0x60>)
    17d0:	4798      	blx	r3
}
    17d2:	bc04      	pop	{r2}
    17d4:	4690      	mov	r8, r2
    17d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    17d8:	0000176d 	.word	0x0000176d
    17dc:	0000175d 	.word	0x0000175d

000017e0 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
    17e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    17e2:	4657      	mov	r7, sl
    17e4:	464e      	mov	r6, r9
    17e6:	4645      	mov	r5, r8
    17e8:	b4e0      	push	{r5, r6, r7}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
    17ea:	1884      	adds	r4, r0, r2
    17ec:	2c80      	cmp	r4, #128	; 0x80
    17ee:	dd03      	ble.n	17f8 <gfx_mono_generic_draw_horizontal_line+0x18>
		length = GFX_MONO_LCD_WIDTH - x;
    17f0:	2280      	movs	r2, #128	; 0x80
    17f2:	4252      	negs	r2, r2
    17f4:	1a12      	subs	r2, r2, r0
    17f6:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
    17f8:	2a00      	cmp	r2, #0
    17fa:	d053      	beq.n	18a4 <gfx_mono_generic_draw_horizontal_line+0xc4>
	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
		length = GFX_MONO_LCD_WIDTH - x;
	}

	page = y / 8;
    17fc:	08cc      	lsrs	r4, r1, #3
	pixelmask = (1 << (y - (page * 8)));
    17fe:	00e5      	lsls	r5, r4, #3
    1800:	1b49      	subs	r1, r1, r5
    1802:	2501      	movs	r5, #1
    1804:	408d      	lsls	r5, r1
    1806:	46a8      	mov	r8, r5
    1808:	b2ef      	uxtb	r7, r5
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    180a:	2b01      	cmp	r3, #1
    180c:	d00b      	beq.n	1826 <gfx_mono_generic_draw_horizontal_line+0x46>
    180e:	2b00      	cmp	r3, #0
    1810:	d011      	beq.n	1836 <gfx_mono_generic_draw_horizontal_line+0x56>
    1812:	2b02      	cmp	r3, #2
    1814:	d146      	bne.n	18a4 <gfx_mono_generic_draw_horizontal_line+0xc4>
    1816:	1c15      	adds	r5, r2, #0
    1818:	3801      	subs	r0, #1
    181a:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    181c:	4b24      	ldr	r3, [pc, #144]	; (18b0 <gfx_mono_generic_draw_horizontal_line+0xd0>)
    181e:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    1820:	4924      	ldr	r1, [pc, #144]	; (18b4 <gfx_mono_generic_draw_horizontal_line+0xd4>)
    1822:	4688      	mov	r8, r1
    1824:	e02f      	b.n	1886 <gfx_mono_generic_draw_horizontal_line+0xa6>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    1826:	1c15      	adds	r5, r2, #0
    1828:	3801      	subs	r0, #1
    182a:	4682      	mov	sl, r0
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    182c:	4b20      	ldr	r3, [pc, #128]	; (18b0 <gfx_mono_generic_draw_horizontal_line+0xd0>)
    182e:	4699      	mov	r9, r3
			temp |= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    1830:	4920      	ldr	r1, [pc, #128]	; (18b4 <gfx_mono_generic_draw_horizontal_line+0xd4>)
    1832:	4688      	mov	r8, r1
    1834:	e006      	b.n	1844 <gfx_mono_generic_draw_horizontal_line+0x64>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    1836:	1c15      	adds	r5, r2, #0
    1838:	3801      	subs	r0, #1
    183a:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    183c:	4b1c      	ldr	r3, [pc, #112]	; (18b0 <gfx_mono_generic_draw_horizontal_line+0xd0>)
    183e:	4699      	mov	r9, r3
			temp &= ~pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    1840:	4f1c      	ldr	r7, [pc, #112]	; (18b4 <gfx_mono_generic_draw_horizontal_line+0xd4>)
    1842:	e00f      	b.n	1864 <gfx_mono_generic_draw_horizontal_line+0x84>
    1844:	4651      	mov	r1, sl
    1846:	186e      	adds	r6, r5, r1
    1848:	b2f6      	uxtb	r6, r6
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    184a:	1c20      	adds	r0, r4, #0
    184c:	1c31      	adds	r1, r6, #0
    184e:	47c8      	blx	r9
			temp |= pixelmask;
    1850:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    1852:	b2c2      	uxtb	r2, r0
    1854:	1c20      	adds	r0, r4, #0
    1856:	1c31      	adds	r1, r6, #0
    1858:	47c0      	blx	r8
    185a:	3d01      	subs	r5, #1
    185c:	b2ed      	uxtb	r5, r5
		return;
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
    185e:	2d00      	cmp	r5, #0
    1860:	d1f0      	bne.n	1844 <gfx_mono_generic_draw_horizontal_line+0x64>
    1862:	e01f      	b.n	18a4 <gfx_mono_generic_draw_horizontal_line+0xc4>
    1864:	4653      	mov	r3, sl
    1866:	18ee      	adds	r6, r5, r3
    1868:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    186a:	1c20      	adds	r0, r4, #0
    186c:	1c31      	adds	r1, r6, #0
    186e:	47c8      	blx	r9
			temp &= ~pixelmask;
    1870:	4641      	mov	r1, r8
    1872:	4388      	bics	r0, r1
			gfx_mono_put_byte(page, x + length, temp);
    1874:	b2c2      	uxtb	r2, r0
    1876:	1c20      	adds	r0, r4, #0
    1878:	1c31      	adds	r1, r6, #0
    187a:	47b8      	blx	r7
    187c:	3d01      	subs	r5, #1
    187e:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
    1880:	2d00      	cmp	r5, #0
    1882:	d1ef      	bne.n	1864 <gfx_mono_generic_draw_horizontal_line+0x84>
    1884:	e00e      	b.n	18a4 <gfx_mono_generic_draw_horizontal_line+0xc4>
    1886:	4653      	mov	r3, sl
    1888:	18ee      	adds	r6, r5, r3
    188a:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    188c:	1c20      	adds	r0, r4, #0
    188e:	1c31      	adds	r1, r6, #0
    1890:	47c8      	blx	r9
			temp ^= pixelmask;
    1892:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    1894:	b2c2      	uxtb	r2, r0
    1896:	1c20      	adds	r0, r4, #0
    1898:	1c31      	adds	r1, r6, #0
    189a:	47c0      	blx	r8
    189c:	3d01      	subs	r5, #1
    189e:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
    18a0:	2d00      	cmp	r5, #0
    18a2:	d1f0      	bne.n	1886 <gfx_mono_generic_draw_horizontal_line+0xa6>
		break;

	default:
		break;
	}
}
    18a4:	bc1c      	pop	{r2, r3, r4}
    18a6:	4690      	mov	r8, r2
    18a8:	4699      	mov	r9, r3
    18aa:	46a2      	mov	sl, r4
    18ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    18ae:	46c0      	nop			; (mov r8, r8)
    18b0:	0000176d 	.word	0x0000176d
    18b4:	0000175d 	.word	0x0000175d

000018b8 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
    18b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    18ba:	464f      	mov	r7, r9
    18bc:	4646      	mov	r6, r8
    18be:	b4c0      	push	{r6, r7}
    18c0:	1c05      	adds	r5, r0, #0
    18c2:	1c16      	adds	r6, r2, #0
    18c4:	aa08      	add	r2, sp, #32
    18c6:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
    18c8:	2b00      	cmp	r3, #0
    18ca:	d00f      	beq.n	18ec <gfx_mono_generic_draw_filled_rect+0x34>
    18cc:	1c1c      	adds	r4, r3, #0
    18ce:	3901      	subs	r1, #1
    18d0:	4689      	mov	r9, r1
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
    18d2:	4b08      	ldr	r3, [pc, #32]	; (18f4 <gfx_mono_generic_draw_filled_rect+0x3c>)
    18d4:	4698      	mov	r8, r3
    18d6:	464b      	mov	r3, r9
    18d8:	18e1      	adds	r1, r4, r3
    18da:	b2c9      	uxtb	r1, r1
    18dc:	1c28      	adds	r0, r5, #0
    18de:	1c32      	adds	r2, r6, #0
    18e0:	1c3b      	adds	r3, r7, #0
    18e2:	47c0      	blx	r8
    18e4:	3c01      	subs	r4, #1
    18e6:	b2e4      	uxtb	r4, r4
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
    18e8:	2c00      	cmp	r4, #0
    18ea:	d1f4      	bne.n	18d6 <gfx_mono_generic_draw_filled_rect+0x1e>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
    18ec:	bc0c      	pop	{r2, r3}
    18ee:	4690      	mov	r8, r2
    18f0:	4699      	mov	r9, r3
    18f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    18f4:	000017e1 	.word	0x000017e1

000018f8 <gfx_mono_generic_put_bitmap>:
 * placing a bitmap at x = 10, y = 10 will put the bitmap at x = 10, y = 8
 *
 */
void gfx_mono_generic_put_bitmap(struct gfx_mono_bitmap *bitmap, gfx_coord_t x,
		gfx_coord_t y)
{
    18f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    18fa:	465f      	mov	r7, fp
    18fc:	4656      	mov	r6, sl
    18fe:	464d      	mov	r5, r9
    1900:	4644      	mov	r4, r8
    1902:	b4f0      	push	{r4, r5, r6, r7}
    1904:	1c05      	adds	r5, r0, #0
    1906:	1c0f      	adds	r7, r1, #0
	gfx_coord_t num_pages = bitmap->height / 8;
    1908:	7843      	ldrb	r3, [r0, #1]
    190a:	08db      	lsrs	r3, r3, #3
    190c:	469a      	mov	sl, r3
	gfx_coord_t page = y / 8;
    190e:	08d2      	lsrs	r2, r2, #3
    1910:	4693      	mov	fp, r2
	gfx_coord_t column;
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
    1912:	7883      	ldrb	r3, [r0, #2]
    1914:	2b00      	cmp	r3, #0
    1916:	d008      	beq.n	192a <gfx_mono_generic_put_bitmap+0x32>
    1918:	2b01      	cmp	r3, #1
    191a:	d134      	bne.n	1986 <gfx_mono_generic_put_bitmap+0x8e>
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
    191c:	4650      	mov	r0, sl
    191e:	2800      	cmp	r0, #0
    1920:	d031      	beq.n	1986 <gfx_mono_generic_put_bitmap+0x8e>
    1922:	2600      	movs	r6, #0
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    1924:	491b      	ldr	r1, [pc, #108]	; (1994 <gfx_mono_generic_put_bitmap+0x9c>)
    1926:	4689      	mov	r9, r1
    1928:	e015      	b.n	1956 <gfx_mono_generic_put_bitmap+0x5e>
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
    192a:	2400      	movs	r4, #0
    192c:	4652      	mov	r2, sl
    192e:	2a00      	cmp	r2, #0
    1930:	d11a      	bne.n	1968 <gfx_mono_generic_put_bitmap+0x70>
    1932:	e028      	b.n	1986 <gfx_mono_generic_put_bitmap+0x8e>
    1934:	19e1      	adds	r1, r4, r7
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    1936:	b2c9      	uxtb	r1, r1

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
    1938:	4373      	muls	r3, r6
    193a:	6868      	ldr	r0, [r5, #4]
    193c:	1902      	adds	r2, r0, r4
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    193e:	5cd2      	ldrb	r2, [r2, r3]
    1940:	4640      	mov	r0, r8
    1942:	47c8      	blx	r9
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
    1944:	3401      	adds	r4, #1
    1946:	b2e4      	uxtb	r4, r4
    1948:	782b      	ldrb	r3, [r5, #0]
    194a:	42a3      	cmp	r3, r4
    194c:	d8f2      	bhi.n	1934 <gfx_mono_generic_put_bitmap+0x3c>
    194e:	3601      	adds	r6, #1
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
    1950:	b2f3      	uxtb	r3, r6
    1952:	4553      	cmp	r3, sl
    1954:	d217      	bcs.n	1986 <gfx_mono_generic_put_bitmap+0x8e>
			for (column = 0; column < bitmap->width; column++) {
    1956:	782b      	ldrb	r3, [r5, #0]
    1958:	2b00      	cmp	r3, #0
    195a:	d0f8      	beq.n	194e <gfx_mono_generic_put_bitmap+0x56>
    195c:	2400      	movs	r4, #0
    195e:	4659      	mov	r1, fp
    1960:	198a      	adds	r2, r1, r6
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    1962:	b2d2      	uxtb	r2, r2
    1964:	4690      	mov	r8, r2
    1966:	e7e5      	b.n	1934 <gfx_mono_generic_put_bitmap+0x3c>
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
			gfx_mono_put_page(bitmap->data.pixmap
    1968:	4e0b      	ldr	r6, [pc, #44]	; (1998 <gfx_mono_generic_put_bitmap+0xa0>)
    196a:	782b      	ldrb	r3, [r5, #0]
    196c:	1c18      	adds	r0, r3, #0
    196e:	4360      	muls	r0, r4
    1970:	686a      	ldr	r2, [r5, #4]
    1972:	1810      	adds	r0, r2, r0
    1974:	465a      	mov	r2, fp
    1976:	1911      	adds	r1, r2, r4
    1978:	b2c9      	uxtb	r1, r1
    197a:	1c3a      	adds	r2, r7, #0
    197c:	47b0      	blx	r6
    197e:	3401      	adds	r4, #1
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
    1980:	b2e3      	uxtb	r3, r4
    1982:	459a      	cmp	sl, r3
    1984:	d8f1      	bhi.n	196a <gfx_mono_generic_put_bitmap+0x72>
		break;

	default:
		break;
	}
}
    1986:	bc3c      	pop	{r2, r3, r4, r5}
    1988:	4690      	mov	r8, r2
    198a:	4699      	mov	r9, r3
    198c:	46a2      	mov	sl, r4
    198e:	46ab      	mov	fp, r5
    1990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1992:	46c0      	nop			; (mov r8, r8)
    1994:	0000175d 	.word	0x0000175d
    1998:	00001739 	.word	0x00001739

0000199c <menu_draw>:
 *
 * \param[in] menu     a menu struct with menu settings
 * \param[in] redraw   clear screen before drawing menu
 */
static void menu_draw(struct gfx_mono_menu *menu, bool redraw)
{
    199c:	b5f0      	push	{r4, r5, r6, r7, lr}
    199e:	464f      	mov	r7, r9
    19a0:	4646      	mov	r6, r8
    19a2:	b4c0      	push	{r6, r7}
    19a4:	b083      	sub	sp, #12
    19a6:	1c06      	adds	r6, r0, #0
    19a8:	1c0c      	adds	r4, r1, #0
	static bool redraw_state;
	uint8_t i;
	uint8_t line = 1;
	uint8_t menu_page = menu->current_selection /
    19aa:	7c40      	ldrb	r0, [r0, #17]
    19ac:	2103      	movs	r1, #3
    19ae:	4b2a      	ldr	r3, [pc, #168]	; (1a58 <menu_draw+0xbc>)
    19b0:	4798      	blx	r3
    19b2:	b2c7      	uxtb	r7, r0
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN;

	if (menu->current_page != menu_page || redraw == true) {
    19b4:	7cb3      	ldrb	r3, [r6, #18]
    19b6:	42bb      	cmp	r3, r7
    19b8:	d101      	bne.n	19be <menu_draw+0x22>
    19ba:	2c00      	cmp	r4, #0
    19bc:	d00a      	beq.n	19d4 <menu_draw+0x38>
		/* clear screen if we have changed the page or menu and prepare
		 * redraw */
		gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
    19be:	2300      	movs	r3, #0
    19c0:	9300      	str	r3, [sp, #0]
    19c2:	2000      	movs	r0, #0
    19c4:	2110      	movs	r1, #16
    19c6:	2280      	movs	r2, #128	; 0x80
    19c8:	2330      	movs	r3, #48	; 0x30
    19ca:	4c24      	ldr	r4, [pc, #144]	; (1a5c <menu_draw+0xc0>)
    19cc:	47a0      	blx	r4
				GFX_MONO_LCD_WIDTH,
				GFX_MONO_LCD_HEIGHT - SYSFONT_LINESPACING,
				GFX_PIXEL_CLR);
		redraw_state = true;
    19ce:	2201      	movs	r2, #1
    19d0:	4b23      	ldr	r3, [pc, #140]	; (1a60 <menu_draw+0xc4>)
    19d2:	701a      	strb	r2, [r3, #0]
	}

	menu->current_page = menu_page;
    19d4:	74b7      	strb	r7, [r6, #18]

	/* Clear old indicator icon */
	gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
    19d6:	2300      	movs	r3, #0
    19d8:	9300      	str	r3, [sp, #0]
    19da:	2000      	movs	r0, #0
    19dc:	2110      	movs	r1, #16
    19de:	2206      	movs	r2, #6
    19e0:	2330      	movs	r3, #48	; 0x30
    19e2:	4c1e      	ldr	r4, [pc, #120]	; (1a5c <menu_draw+0xc0>)
    19e4:	47a0      	blx	r4
			GFX_MONO_MENU_INDICATOR_WIDTH, GFX_MONO_LCD_HEIGHT -
			SYSFONT_LINESPACING, GFX_PIXEL_CLR);

	/* Put indicator icon on current selection */
	gfx_mono_put_bitmap(&menu_bitmap_indicator, 0,
    19e6:	7c70      	ldrb	r0, [r6, #17]
    19e8:	2103      	movs	r1, #3
    19ea:	4b1e      	ldr	r3, [pc, #120]	; (1a64 <menu_draw+0xc8>)
    19ec:	4798      	blx	r3
    19ee:	b2ca      	uxtb	r2, r1
    19f0:	3201      	adds	r2, #1
    19f2:	0112      	lsls	r2, r2, #4
    19f4:	b2d2      	uxtb	r2, r2
    19f6:	481c      	ldr	r0, [pc, #112]	; (1a68 <menu_draw+0xcc>)
    19f8:	2100      	movs	r1, #0
    19fa:	4b1c      	ldr	r3, [pc, #112]	; (1a6c <menu_draw+0xd0>)
    19fc:	4798      	blx	r3
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
    19fe:	4b18      	ldr	r3, [pc, #96]	; (1a60 <menu_draw+0xc4>)
    1a00:	781b      	ldrb	r3, [r3, #0]
    1a02:	2b00      	cmp	r3, #0
    1a04:	d022      	beq.n	1a4c <menu_draw+0xb0>
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
    1a06:	007c      	lsls	r4, r7, #1
    1a08:	193c      	adds	r4, r7, r4
    1a0a:	b2e4      	uxtb	r4, r4
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
    1a0c:	3701      	adds	r7, #1
    1a0e:	007b      	lsls	r3, r7, #1
    1a10:	19df      	adds	r7, r3, r7
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
    1a12:	42bc      	cmp	r4, r7
    1a14:	da17      	bge.n	1a46 <menu_draw+0xaa>
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
    1a16:	7a33      	ldrb	r3, [r6, #8]
    1a18:	42a3      	cmp	r3, r4
    1a1a:	d914      	bls.n	1a46 <menu_draw+0xaa>
    1a1c:	2510      	movs	r5, #16
				i < menu->num_elements; i++) {
			gfx_mono_draw_progmem_string(
    1a1e:	4a14      	ldr	r2, [pc, #80]	; (1a70 <menu_draw+0xd4>)
    1a20:	4691      	mov	r9, r2
    1a22:	4b14      	ldr	r3, [pc, #80]	; (1a74 <menu_draw+0xd8>)
    1a24:	4698      	mov	r8, r3
    1a26:	00a3      	lsls	r3, r4, #2
    1a28:	6872      	ldr	r2, [r6, #4]
    1a2a:	5898      	ldr	r0, [r3, r2]
    1a2c:	2107      	movs	r1, #7
    1a2e:	1c2a      	adds	r2, r5, #0
    1a30:	464b      	mov	r3, r9
    1a32:	47c0      	blx	r8
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
				i < menu->num_elements; i++) {
    1a34:	3401      	adds	r4, #1
    1a36:	b2e4      	uxtb	r4, r4
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
    1a38:	42bc      	cmp	r4, r7
    1a3a:	da04      	bge.n	1a46 <menu_draw+0xaa>
    1a3c:	3510      	adds	r5, #16
    1a3e:	b2ed      	uxtb	r5, r5
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
    1a40:	7a33      	ldrb	r3, [r6, #8]
    1a42:	42a3      	cmp	r3, r4
    1a44:	d8ef      	bhi.n	1a26 <menu_draw+0x8a>
					(char PROGMEM_PTR_T)menu->strings[i],
					GFX_MONO_MENU_INDICATOR_WIDTH + 1,
					line * SYSFONT_LINESPACING, &sysfont);
			line++;
		}
		redraw_state = false;
    1a46:	2200      	movs	r2, #0
    1a48:	4b05      	ldr	r3, [pc, #20]	; (1a60 <menu_draw+0xc4>)
    1a4a:	701a      	strb	r2, [r3, #0]
	}
}
    1a4c:	b003      	add	sp, #12
    1a4e:	bc0c      	pop	{r2, r3}
    1a50:	4690      	mov	r8, r2
    1a52:	4699      	mov	r9, r3
    1a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1a56:	46c0      	nop			; (mov r8, r8)
    1a58:	000071c5 	.word	0x000071c5
    1a5c:	000018b9 	.word	0x000018b9
    1a60:	200001c8 	.word	0x200001c8
    1a64:	0000724d 	.word	0x0000724d
    1a68:	20000000 	.word	0x20000000
    1a6c:	000018f9 	.word	0x000018f9
    1a70:	20000008 	.word	0x20000008
    1a74:	00001c35 	.word	0x00001c35

00001a78 <gfx_mono_menu_init>:
 *
 * \param[in] menu  menu struct with menu options
 *
 */
void gfx_mono_menu_init(struct gfx_mono_menu *menu)
{
    1a78:	b530      	push	{r4, r5, lr}
    1a7a:	b083      	sub	sp, #12
    1a7c:	1c04      	adds	r4, r0, #0
	/* Clear screen */
	gfx_mono_draw_filled_rect(0, 0,
    1a7e:	2300      	movs	r3, #0
    1a80:	9300      	str	r3, [sp, #0]
    1a82:	2000      	movs	r0, #0
    1a84:	2100      	movs	r1, #0
    1a86:	2280      	movs	r2, #128	; 0x80
    1a88:	2340      	movs	r3, #64	; 0x40
    1a8a:	4d07      	ldr	r5, [pc, #28]	; (1aa8 <gfx_mono_menu_init+0x30>)
    1a8c:	47a8      	blx	r5
			GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);

	/* Draw the menu title on the top of the screen */
	gfx_mono_draw_progmem_string((char PROGMEM_PTR_T)menu->title,
    1a8e:	6820      	ldr	r0, [r4, #0]
    1a90:	2100      	movs	r1, #0
    1a92:	2200      	movs	r2, #0
    1a94:	4b05      	ldr	r3, [pc, #20]	; (1aac <gfx_mono_menu_init+0x34>)
    1a96:	4d06      	ldr	r5, [pc, #24]	; (1ab0 <gfx_mono_menu_init+0x38>)
    1a98:	47a8      	blx	r5
			0, 0, &sysfont);

	/* Draw menu options below */
	menu_draw(menu, true);
    1a9a:	1c20      	adds	r0, r4, #0
    1a9c:	2101      	movs	r1, #1
    1a9e:	4b05      	ldr	r3, [pc, #20]	; (1ab4 <gfx_mono_menu_init+0x3c>)
    1aa0:	4798      	blx	r3
}
    1aa2:	b003      	add	sp, #12
    1aa4:	bd30      	pop	{r4, r5, pc}
    1aa6:	46c0      	nop			; (mov r8, r8)
    1aa8:	000018b9 	.word	0x000018b9
    1aac:	20000008 	.word	0x20000008
    1ab0:	00001c35 	.word	0x00001c35
    1ab4:	0000199d 	.word	0x0000199d

00001ab8 <gfx_mono_menu_process_key>:
 * \param[in] keycode  keycode to process
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
    1ab8:	b508      	push	{r3, lr}
	switch (keycode) {
    1aba:	290d      	cmp	r1, #13
    1abc:	d025      	beq.n	1b0a <gfx_mono_menu_process_key+0x52>
    1abe:	d803      	bhi.n	1ac8 <gfx_mono_menu_process_key+0x10>
		/* Got what we want. Return selection. */
		return menu->current_selection;

	case GFX_MONO_MENU_KEYCODE_BACK:
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;
    1ac0:	20fe      	movs	r0, #254	; 0xfe
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
	switch (keycode) {
    1ac2:	2908      	cmp	r1, #8
    1ac4:	d024      	beq.n	1b10 <gfx_mono_menu_process_key+0x58>
    1ac6:	e022      	b.n	1b0e <gfx_mono_menu_process_key+0x56>
    1ac8:	2926      	cmp	r1, #38	; 0x26
    1aca:	d010      	beq.n	1aee <gfx_mono_menu_process_key+0x36>
    1acc:	2928      	cmp	r1, #40	; 0x28
    1ace:	d11e      	bne.n	1b0e <gfx_mono_menu_process_key+0x56>
	case GFX_MONO_MENU_KEYCODE_DOWN:
		if (menu->current_selection == menu->num_elements - 1) {
    1ad0:	7c43      	ldrb	r3, [r0, #17]
    1ad2:	7a02      	ldrb	r2, [r0, #8]
    1ad4:	3a01      	subs	r2, #1
    1ad6:	4293      	cmp	r3, r2
    1ad8:	d102      	bne.n	1ae0 <gfx_mono_menu_process_key+0x28>
			menu->current_selection = 0;
    1ada:	2300      	movs	r3, #0
    1adc:	7443      	strb	r3, [r0, #17]
    1ade:	e001      	b.n	1ae4 <gfx_mono_menu_process_key+0x2c>
		} else {
			menu->current_selection++;
    1ae0:	3301      	adds	r3, #1
    1ae2:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
    1ae4:	2100      	movs	r1, #0
    1ae6:	4b0b      	ldr	r3, [pc, #44]	; (1b14 <gfx_mono_menu_process_key+0x5c>)
    1ae8:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
    1aea:	20ff      	movs	r0, #255	; 0xff
    1aec:	e010      	b.n	1b10 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_UP:
		if (menu->current_selection) {
    1aee:	7c43      	ldrb	r3, [r0, #17]
    1af0:	2b00      	cmp	r3, #0
    1af2:	d002      	beq.n	1afa <gfx_mono_menu_process_key+0x42>
			menu->current_selection--;
    1af4:	3b01      	subs	r3, #1
    1af6:	7443      	strb	r3, [r0, #17]
    1af8:	e002      	b.n	1b00 <gfx_mono_menu_process_key+0x48>
		} else {
			menu->current_selection = menu->num_elements - 1;
    1afa:	7a03      	ldrb	r3, [r0, #8]
    1afc:	3b01      	subs	r3, #1
    1afe:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
    1b00:	2100      	movs	r1, #0
    1b02:	4b04      	ldr	r3, [pc, #16]	; (1b14 <gfx_mono_menu_process_key+0x5c>)
    1b04:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
    1b06:	20ff      	movs	r0, #255	; 0xff
    1b08:	e002      	b.n	1b10 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_ENTER:
		/* Got what we want. Return selection. */
		return menu->current_selection;
    1b0a:	7c40      	ldrb	r0, [r0, #17]
    1b0c:	e000      	b.n	1b10 <gfx_mono_menu_process_key+0x58>
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;

	default:
		/* Unknown key event */
		return GFX_MONO_MENU_EVENT_IDLE;
    1b0e:	20ff      	movs	r0, #255	; 0xff
	}
}
    1b10:	bd08      	pop	{r3, pc}
    1b12:	46c0      	nop			; (mov r8, r8)
    1b14:	0000199d 	.word	0x0000199d

00001b18 <gfx_mono_null_init>:

/**
 * \brief Initialize NULL driver.
 */
void gfx_mono_null_init(void)
{
    1b18:	b508      	push	{r3, lr}
	gfx_mono_set_framebuffer(gfx_framebuffer);
    1b1a:	4802      	ldr	r0, [pc, #8]	; (1b24 <gfx_mono_null_init+0xc>)
    1b1c:	4b02      	ldr	r3, [pc, #8]	; (1b28 <gfx_mono_null_init+0x10>)
    1b1e:	4798      	blx	r3
}
    1b20:	bd08      	pop	{r3, pc}
    1b22:	46c0      	nop			; (mov r8, r8)
    1b24:	2000064c 	.word	0x2000064c
    1b28:	0000172d 	.word	0x0000172d

00001b2c <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
    1b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b2e:	465f      	mov	r7, fp
    1b30:	4656      	mov	r6, sl
    1b32:	464d      	mov	r5, r9
    1b34:	4644      	mov	r4, r8
    1b36:	b4f0      	push	{r4, r5, r6, r7}
    1b38:	b085      	sub	sp, #20
    1b3a:	1c06      	adds	r6, r0, #0
    1b3c:	4688      	mov	r8, r1
    1b3e:	1c14      	adds	r4, r2, #0
    1b40:	9303      	str	r3, [sp, #12]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
    1b42:	7a1a      	ldrb	r2, [r3, #8]
    1b44:	7a5b      	ldrb	r3, [r3, #9]
    1b46:	2100      	movs	r1, #0
    1b48:	9100      	str	r1, [sp, #0]
    1b4a:	4640      	mov	r0, r8
    1b4c:	1c21      	adds	r1, r4, #0
    1b4e:	4d23      	ldr	r5, [pc, #140]	; (1bdc <gfx_mono_draw_char+0xb0>)
    1b50:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
    1b52:	9903      	ldr	r1, [sp, #12]
    1b54:	780b      	ldrb	r3, [r1, #0]
    1b56:	2b00      	cmp	r3, #0
    1b58:	d139      	bne.n	1bce <gfx_mono_draw_char+0xa2>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
    1b5a:	7a0a      	ldrb	r2, [r1, #8]
    1b5c:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
    1b5e:	0751      	lsls	r1, r2, #29
    1b60:	d000      	beq.n	1b64 <gfx_mono_draw_char+0x38>
		char_row_size++;
    1b62:	3301      	adds	r3, #1
	}

	glyph_data_offset = char_row_size * font->height *
    1b64:	9a03      	ldr	r2, [sp, #12]
    1b66:	7a52      	ldrb	r2, [r2, #9]
    1b68:	4693      	mov	fp, r2
			((uint8_t)ch - font->first_char);
    1b6a:	9903      	ldr	r1, [sp, #12]
    1b6c:	7a8a      	ldrb	r2, [r1, #10]
    1b6e:	1ab6      	subs	r6, r6, r2
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
    1b70:	465a      	mov	r2, fp
    1b72:	4356      	muls	r6, r2
    1b74:	435e      	muls	r6, r3
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
    1b76:	b2b6      	uxth	r6, r6
    1b78:	684b      	ldr	r3, [r1, #4]
    1b7a:	199e      	adds	r6, r3, r6

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;
    1b7c:	46a2      	mov	sl, r4
	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    1b7e:	2107      	movs	r1, #7
    1b80:	4689      	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
    1b82:	9a03      	ldr	r2, [sp, #12]
    1b84:	7a17      	ldrb	r7, [r2, #8]

		for (i = 0; i < pixelsToDraw; i++) {
    1b86:	2f00      	cmp	r7, #0
    1b88:	d017      	beq.n	1bba <gfx_mono_draw_char+0x8e>
    1b8a:	2400      	movs	r4, #0
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
    1b8c:	2500      	movs	r5, #0
    1b8e:	b2e3      	uxtb	r3, r4
    1b90:	4641      	mov	r1, r8
    1b92:	1858      	adds	r0, r3, r1
    1b94:	b2c0      	uxtb	r0, r0
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    1b96:	464a      	mov	r2, r9
    1b98:	421a      	tst	r2, r3
    1b9a:	d101      	bne.n	1ba0 <gfx_mono_draw_char+0x74>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    1b9c:	7835      	ldrb	r5, [r6, #0]
				glyph_data++;
    1b9e:	3601      	adds	r6, #1
			}

			if ((glyph_byte & 0x80)) {
    1ba0:	b26b      	sxtb	r3, r5
    1ba2:	2b00      	cmp	r3, #0
    1ba4:	da03      	bge.n	1bae <gfx_mono_draw_char+0x82>
				gfx_mono_draw_pixel(inc_x, inc_y,
    1ba6:	4651      	mov	r1, sl
    1ba8:	2201      	movs	r2, #1
    1baa:	4b0d      	ldr	r3, [pc, #52]	; (1be0 <gfx_mono_draw_char+0xb4>)
    1bac:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
    1bae:	006d      	lsls	r5, r5, #1
    1bb0:	b2ed      	uxtb	r5, r5
    1bb2:	3401      	adds	r4, #1

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
    1bb4:	b2e3      	uxtb	r3, r4
    1bb6:	429f      	cmp	r7, r3
    1bb8:	d8e9      	bhi.n	1b8e <gfx_mono_draw_char+0x62>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
    1bba:	4653      	mov	r3, sl
    1bbc:	3301      	adds	r3, #1
    1bbe:	b2db      	uxtb	r3, r3
    1bc0:	469a      	mov	sl, r3
		inc_x = x;
		rows_left--;
    1bc2:	465b      	mov	r3, fp
    1bc4:	3b01      	subs	r3, #1
    1bc6:	b2db      	uxtb	r3, r3
    1bc8:	469b      	mov	fp, r3
	} while (rows_left > 0);
    1bca:	2b00      	cmp	r3, #0
    1bcc:	d1d9      	bne.n	1b82 <gfx_mono_draw_char+0x56>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    1bce:	b005      	add	sp, #20
    1bd0:	bc3c      	pop	{r2, r3, r4, r5}
    1bd2:	4690      	mov	r8, r2
    1bd4:	4699      	mov	r9, r3
    1bd6:	46a2      	mov	sl, r4
    1bd8:	46ab      	mov	fp, r5
    1bda:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1bdc:	000018b9 	.word	0x000018b9
    1be0:	0000177d 	.word	0x0000177d

00001be4 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
    1be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1be6:	464f      	mov	r7, r9
    1be8:	4646      	mov	r6, r8
    1bea:	b4c0      	push	{r6, r7}
    1bec:	1c04      	adds	r4, r0, #0
    1bee:	4688      	mov	r8, r1
    1bf0:	4691      	mov	r9, r2
    1bf2:	1c1f      	adds	r7, r3, #0
    1bf4:	1c0e      	adds	r6, r1, #0
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
    1bf6:	7820      	ldrb	r0, [r4, #0]
    1bf8:	280a      	cmp	r0, #10
    1bfa:	d106      	bne.n	1c0a <gfx_mono_draw_string+0x26>
			x = start_of_string_position_x;
			y += font->height + 1;
    1bfc:	7a7b      	ldrb	r3, [r7, #9]
    1bfe:	3301      	adds	r3, #1
    1c00:	444b      	add	r3, r9
    1c02:	b2db      	uxtb	r3, r3
    1c04:	4699      	mov	r9, r3

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
    1c06:	4646      	mov	r6, r8
    1c08:	e009      	b.n	1c1e <gfx_mono_draw_string+0x3a>
			y += font->height + 1;
		} else if (*str == '\r') {
    1c0a:	280d      	cmp	r0, #13
    1c0c:	d007      	beq.n	1c1e <gfx_mono_draw_string+0x3a>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
    1c0e:	1c31      	adds	r1, r6, #0
    1c10:	464a      	mov	r2, r9
    1c12:	1c3b      	adds	r3, r7, #0
    1c14:	4d06      	ldr	r5, [pc, #24]	; (1c30 <gfx_mono_draw_string+0x4c>)
    1c16:	47a8      	blx	r5
			x += font->width;
    1c18:	7a3b      	ldrb	r3, [r7, #8]
    1c1a:	18f6      	adds	r6, r6, r3
    1c1c:	b2f6      	uxtb	r6, r6
		}
	} while (*(++str));
    1c1e:	3401      	adds	r4, #1
    1c20:	7820      	ldrb	r0, [r4, #0]
    1c22:	2800      	cmp	r0, #0
    1c24:	d1e7      	bne.n	1bf6 <gfx_mono_draw_string+0x12>
}
    1c26:	bc0c      	pop	{r2, r3}
    1c28:	4690      	mov	r8, r2
    1c2a:	4699      	mov	r9, r3
    1c2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1c2e:	46c0      	nop			; (mov r8, r8)
    1c30:	00001b2d 	.word	0x00001b2d

00001c34 <gfx_mono_draw_progmem_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_progmem_string(char PROGMEM_PTR_T str, gfx_coord_t x,
		gfx_coord_t y, const struct font *font)
{
    1c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c36:	464f      	mov	r7, r9
    1c38:	4646      	mov	r6, r8
    1c3a:	b4c0      	push	{r6, r7}
    1c3c:	1c04      	adds	r4, r0, #0
    1c3e:	4688      	mov	r8, r1
    1c40:	4691      	mov	r9, r2
    1c42:	1c1f      	adds	r7, r3, #0

	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);
    1c44:	7800      	ldrb	r0, [r0, #0]

	while (temp_char) {
    1c46:	2800      	cmp	r0, #0
    1c48:	d017      	beq.n	1c7a <gfx_mono_draw_progmem_string+0x46>
    1c4a:	1c0d      	adds	r5, r1, #0
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
    1c4c:	280a      	cmp	r0, #10
    1c4e:	d106      	bne.n	1c5e <gfx_mono_draw_progmem_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
    1c50:	7a7b      	ldrb	r3, [r7, #9]
    1c52:	3301      	adds	r3, #1
    1c54:	444b      	add	r3, r9
    1c56:	b2db      	uxtb	r3, r3
    1c58:	4699      	mov	r9, r3
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
			x = start_of_string_position_x;
    1c5a:	4645      	mov	r5, r8
    1c5c:	e009      	b.n	1c72 <gfx_mono_draw_progmem_string+0x3e>
			y += font->height + 1;
		} else if (temp_char == '\r') {
    1c5e:	280d      	cmp	r0, #13
    1c60:	d007      	beq.n	1c72 <gfx_mono_draw_progmem_string+0x3e>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(temp_char, x, y, font);
    1c62:	1c29      	adds	r1, r5, #0
    1c64:	464a      	mov	r2, r9
    1c66:	1c3b      	adds	r3, r7, #0
    1c68:	4e06      	ldr	r6, [pc, #24]	; (1c84 <gfx_mono_draw_progmem_string+0x50>)
    1c6a:	47b0      	blx	r6
			x += font->width;
    1c6c:	7a3b      	ldrb	r3, [r7, #8]
    1c6e:	18ed      	adds	r5, r5, r3
    1c70:	b2ed      	uxtb	r5, r5
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
    1c72:	3401      	adds	r4, #1
    1c74:	7820      	ldrb	r0, [r4, #0]
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
    1c76:	2800      	cmp	r0, #0
    1c78:	d1e8      	bne.n	1c4c <gfx_mono_draw_progmem_string+0x18>
			x += font->width;
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
	}
}
    1c7a:	bc0c      	pop	{r2, r3}
    1c7c:	4690      	mov	r8, r2
    1c7e:	4699      	mov	r9, r3
    1c80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1c82:	46c0      	nop			; (mov r8, r8)
    1c84:	00001b2d 	.word	0x00001b2d

00001c88 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1c88:	b510      	push	{r4, lr}
    1c8a:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
    1c8c:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1c8e:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
    1c90:	4299      	cmp	r1, r3
    1c92:	d30c      	bcc.n	1cae <_sercom_get_sync_baud_val+0x26>
    1c94:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    1c96:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    1c98:	1c60      	adds	r0, r4, #1
    1c9a:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    1c9c:	428b      	cmp	r3, r1
    1c9e:	d801      	bhi.n	1ca4 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    1ca0:	1c04      	adds	r4, r0, #0
    1ca2:	e7f8      	b.n	1c96 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1ca4:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    1ca6:	2cff      	cmp	r4, #255	; 0xff
    1ca8:	d801      	bhi.n	1cae <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    1caa:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1cac:	2000      	movs	r0, #0
	}
}
    1cae:	bd10      	pop	{r4, pc}

00001cb0 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1cb2:	465f      	mov	r7, fp
    1cb4:	4656      	mov	r6, sl
    1cb6:	464d      	mov	r5, r9
    1cb8:	4644      	mov	r4, r8
    1cba:	b4f0      	push	{r4, r5, r6, r7}
    1cbc:	b087      	sub	sp, #28
    1cbe:	1c06      	adds	r6, r0, #0
    1cc0:	1c0d      	adds	r5, r1, #0
    1cc2:	9204      	str	r2, [sp, #16]
    1cc4:	aa10      	add	r2, sp, #64	; 0x40
    1cc6:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1cc8:	1c32      	adds	r2, r6, #0
    1cca:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1ccc:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1cce:	428a      	cmp	r2, r1
    1cd0:	d900      	bls.n	1cd4 <_sercom_get_async_baud_val+0x24>
    1cd2:	e0b3      	b.n	1e3c <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1cd4:	2b00      	cmp	r3, #0
    1cd6:	d14b      	bne.n	1d70 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1cd8:	2100      	movs	r1, #0
    1cda:	1c32      	adds	r2, r6, #0
    1cdc:	4c5e      	ldr	r4, [pc, #376]	; (1e58 <_sercom_get_async_baud_val+0x1a8>)
    1cde:	47a0      	blx	r4
    1ce0:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    1ce2:	1c2e      	adds	r6, r5, #0
    1ce4:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1ce6:	2000      	movs	r0, #0
    1ce8:	2100      	movs	r1, #0
    1cea:	2200      	movs	r2, #0
    1cec:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1cee:	243f      	movs	r4, #63	; 0x3f
    1cf0:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
    1cf2:	2501      	movs	r5, #1
    1cf4:	46a8      	mov	r8, r5
    1cf6:	9002      	str	r0, [sp, #8]
    1cf8:	9103      	str	r1, [sp, #12]
    1cfa:	4661      	mov	r1, ip
    1cfc:	3920      	subs	r1, #32
    1cfe:	d403      	bmi.n	1d08 <_sercom_get_async_baud_val+0x58>
    1d00:	4640      	mov	r0, r8
    1d02:	4088      	lsls	r0, r1
    1d04:	4681      	mov	r9, r0
    1d06:	e005      	b.n	1d14 <_sercom_get_async_baud_val+0x64>
    1d08:	2120      	movs	r1, #32
    1d0a:	4665      	mov	r5, ip
    1d0c:	1b4c      	subs	r4, r1, r5
    1d0e:	4640      	mov	r0, r8
    1d10:	40e0      	lsrs	r0, r4
    1d12:	4681      	mov	r9, r0
    1d14:	4641      	mov	r1, r8
    1d16:	4664      	mov	r4, ip
    1d18:	40a1      	lsls	r1, r4
    1d1a:	468a      	mov	sl, r1

		r = r << 1;
    1d1c:	1c10      	adds	r0, r2, #0
    1d1e:	1c19      	adds	r1, r3, #0
    1d20:	1880      	adds	r0, r0, r2
    1d22:	4159      	adcs	r1, r3
    1d24:	1c02      	adds	r2, r0, #0
    1d26:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    1d28:	465d      	mov	r5, fp
    1d2a:	464c      	mov	r4, r9
    1d2c:	4225      	tst	r5, r4
    1d2e:	d002      	beq.n	1d36 <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
    1d30:	4642      	mov	r2, r8
    1d32:	4302      	orrs	r2, r0
    1d34:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    1d36:	429f      	cmp	r7, r3
    1d38:	d80c      	bhi.n	1d54 <_sercom_get_async_baud_val+0xa4>
    1d3a:	d101      	bne.n	1d40 <_sercom_get_async_baud_val+0x90>
    1d3c:	4296      	cmp	r6, r2
    1d3e:	d809      	bhi.n	1d54 <_sercom_get_async_baud_val+0xa4>
			r = r - d;
    1d40:	1b92      	subs	r2, r2, r6
    1d42:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    1d44:	4650      	mov	r0, sl
    1d46:	9d02      	ldr	r5, [sp, #8]
    1d48:	4328      	orrs	r0, r5
    1d4a:	4649      	mov	r1, r9
    1d4c:	9c03      	ldr	r4, [sp, #12]
    1d4e:	4321      	orrs	r1, r4
    1d50:	9002      	str	r0, [sp, #8]
    1d52:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1d54:	4665      	mov	r5, ip
    1d56:	3d01      	subs	r5, #1
    1d58:	46ac      	mov	ip, r5
    1d5a:	d2ce      	bcs.n	1cfa <_sercom_get_async_baud_val+0x4a>
    1d5c:	9802      	ldr	r0, [sp, #8]
    1d5e:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1d60:	4b3c      	ldr	r3, [pc, #240]	; (1e54 <_sercom_get_async_baud_val+0x1a4>)
    1d62:	4a3b      	ldr	r2, [pc, #236]	; (1e50 <_sercom_get_async_baud_val+0x1a0>)
    1d64:	1a12      	subs	r2, r2, r0
    1d66:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    1d68:	0c12      	lsrs	r2, r2, #16
    1d6a:	041b      	lsls	r3, r3, #16
    1d6c:	431a      	orrs	r2, r3
    1d6e:	e062      	b.n	1e36 <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    1d70:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1d72:	2b01      	cmp	r3, #1
    1d74:	d15f      	bne.n	1e36 <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    1d76:	0f4f      	lsrs	r7, r1, #29
    1d78:	46b9      	mov	r9, r7
    1d7a:	00cd      	lsls	r5, r1, #3
    1d7c:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
    1d7e:	2100      	movs	r1, #0
    1d80:	1c32      	adds	r2, r6, #0
    1d82:	2300      	movs	r3, #0
    1d84:	4c34      	ldr	r4, [pc, #208]	; (1e58 <_sercom_get_async_baud_val+0x1a8>)
    1d86:	47a0      	blx	r4
    1d88:	1c06      	adds	r6, r0, #0
    1d8a:	1c0f      	adds	r7, r1, #0
    1d8c:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    1d8e:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    1d90:	9602      	str	r6, [sp, #8]
    1d92:	9703      	str	r7, [sp, #12]
    1d94:	469a      	mov	sl, r3
    1d96:	4650      	mov	r0, sl
    1d98:	b2c0      	uxtb	r0, r0
    1d9a:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1d9c:	2100      	movs	r1, #0
    1d9e:	4688      	mov	r8, r1
    1da0:	2200      	movs	r2, #0
    1da2:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1da4:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1da6:	1c27      	adds	r7, r4, #0
    1da8:	3f20      	subs	r7, #32
    1daa:	d403      	bmi.n	1db4 <_sercom_get_async_baud_val+0x104>
    1dac:	1c2e      	adds	r6, r5, #0
    1dae:	40be      	lsls	r6, r7
    1db0:	9601      	str	r6, [sp, #4]
    1db2:	e004      	b.n	1dbe <_sercom_get_async_baud_val+0x10e>
    1db4:	2020      	movs	r0, #32
    1db6:	1b07      	subs	r7, r0, r4
    1db8:	1c29      	adds	r1, r5, #0
    1dba:	40f9      	lsrs	r1, r7
    1dbc:	9101      	str	r1, [sp, #4]
    1dbe:	1c2e      	adds	r6, r5, #0
    1dc0:	40a6      	lsls	r6, r4
    1dc2:	9600      	str	r6, [sp, #0]

		r = r << 1;
    1dc4:	1c10      	adds	r0, r2, #0
    1dc6:	1c19      	adds	r1, r3, #0
    1dc8:	1880      	adds	r0, r0, r2
    1dca:	4159      	adcs	r1, r3
    1dcc:	1c02      	adds	r2, r0, #0
    1dce:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    1dd0:	465f      	mov	r7, fp
    1dd2:	4037      	ands	r7, r6
    1dd4:	46bc      	mov	ip, r7
    1dd6:	9e01      	ldr	r6, [sp, #4]
    1dd8:	464f      	mov	r7, r9
    1dda:	403e      	ands	r6, r7
    1ddc:	4667      	mov	r7, ip
    1dde:	433e      	orrs	r6, r7
    1de0:	d002      	beq.n	1de8 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
    1de2:	1c2a      	adds	r2, r5, #0
    1de4:	4302      	orrs	r2, r0
    1de6:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    1de8:	9803      	ldr	r0, [sp, #12]
    1dea:	4298      	cmp	r0, r3
    1dec:	d80b      	bhi.n	1e06 <_sercom_get_async_baud_val+0x156>
    1dee:	d102      	bne.n	1df6 <_sercom_get_async_baud_val+0x146>
    1df0:	9902      	ldr	r1, [sp, #8]
    1df2:	4291      	cmp	r1, r2
    1df4:	d807      	bhi.n	1e06 <_sercom_get_async_baud_val+0x156>
			r = r - d;
    1df6:	9e02      	ldr	r6, [sp, #8]
    1df8:	9f03      	ldr	r7, [sp, #12]
    1dfa:	1b92      	subs	r2, r2, r6
    1dfc:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    1dfe:	4647      	mov	r7, r8
    1e00:	9800      	ldr	r0, [sp, #0]
    1e02:	4307      	orrs	r7, r0
    1e04:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1e06:	3c01      	subs	r4, #1
    1e08:	d2cd      	bcs.n	1da6 <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    1e0a:	4641      	mov	r1, r8
    1e0c:	4652      	mov	r2, sl
    1e0e:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    1e10:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    1e12:	4c12      	ldr	r4, [pc, #72]	; (1e5c <_sercom_get_async_baud_val+0x1ac>)
    1e14:	42a3      	cmp	r3, r4
    1e16:	d908      	bls.n	1e2a <_sercom_get_async_baud_val+0x17a>
    1e18:	9a05      	ldr	r2, [sp, #20]
    1e1a:	3201      	adds	r2, #1
    1e1c:	b2d2      	uxtb	r2, r2
    1e1e:	9205      	str	r2, [sp, #20]
    1e20:	2601      	movs	r6, #1
    1e22:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    1e24:	4657      	mov	r7, sl
    1e26:	2f08      	cmp	r7, #8
    1e28:	d1b5      	bne.n	1d96 <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1e2a:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    1e2c:	9805      	ldr	r0, [sp, #20]
    1e2e:	2808      	cmp	r0, #8
    1e30:	d004      	beq.n	1e3c <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    1e32:	0342      	lsls	r2, r0, #13
    1e34:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    1e36:	9c04      	ldr	r4, [sp, #16]
    1e38:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
    1e3a:	2400      	movs	r4, #0
}
    1e3c:	1c20      	adds	r0, r4, #0
    1e3e:	b007      	add	sp, #28
    1e40:	bc3c      	pop	{r2, r3, r4, r5}
    1e42:	4690      	mov	r8, r2
    1e44:	4699      	mov	r9, r3
    1e46:	46a2      	mov	sl, r4
    1e48:	46ab      	mov	fp, r5
    1e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e4c:	46c0      	nop			; (mov r8, r8)
    1e4e:	46c0      	nop			; (mov r8, r8)
    1e50:	00000000 	.word	0x00000000
    1e54:	00000001 	.word	0x00000001
    1e58:	000073a1 	.word	0x000073a1
    1e5c:	00001fff 	.word	0x00001fff

00001e60 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1e60:	b510      	push	{r4, lr}
    1e62:	b082      	sub	sp, #8
    1e64:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
    1e66:	4b0f      	ldr	r3, [pc, #60]	; (1ea4 <sercom_set_gclk_generator+0x44>)
    1e68:	781b      	ldrb	r3, [r3, #0]
    1e6a:	2b00      	cmp	r3, #0
    1e6c:	d001      	beq.n	1e72 <sercom_set_gclk_generator+0x12>
    1e6e:	2900      	cmp	r1, #0
    1e70:	d00d      	beq.n	1e8e <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    1e72:	a901      	add	r1, sp, #4
    1e74:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1e76:	2013      	movs	r0, #19
    1e78:	4b0b      	ldr	r3, [pc, #44]	; (1ea8 <sercom_set_gclk_generator+0x48>)
    1e7a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1e7c:	2013      	movs	r0, #19
    1e7e:	4b0b      	ldr	r3, [pc, #44]	; (1eac <sercom_set_gclk_generator+0x4c>)
    1e80:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
    1e82:	4b08      	ldr	r3, [pc, #32]	; (1ea4 <sercom_set_gclk_generator+0x44>)
    1e84:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1e86:	2201      	movs	r2, #1
    1e88:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    1e8a:	2000      	movs	r0, #0
    1e8c:	e007      	b.n	1e9e <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    1e8e:	4b05      	ldr	r3, [pc, #20]	; (1ea4 <sercom_set_gclk_generator+0x44>)
    1e90:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1e92:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
    1e94:	1b14      	subs	r4, r2, r4
    1e96:	1e62      	subs	r2, r4, #1
    1e98:	4194      	sbcs	r4, r2
    1e9a:	4264      	negs	r4, r4
    1e9c:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1e9e:	b002      	add	sp, #8
    1ea0:	bd10      	pop	{r4, pc}
    1ea2:	46c0      	nop			; (mov r8, r8)
    1ea4:	200001cc 	.word	0x200001cc
    1ea8:	00002d8d 	.word	0x00002d8d
    1eac:	00002d01 	.word	0x00002d01

00001eb0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1eb0:	4b2e      	ldr	r3, [pc, #184]	; (1f6c <_sercom_get_default_pad+0xbc>)
    1eb2:	4298      	cmp	r0, r3
    1eb4:	d01c      	beq.n	1ef0 <_sercom_get_default_pad+0x40>
    1eb6:	d803      	bhi.n	1ec0 <_sercom_get_default_pad+0x10>
    1eb8:	4b2d      	ldr	r3, [pc, #180]	; (1f70 <_sercom_get_default_pad+0xc0>)
    1eba:	4298      	cmp	r0, r3
    1ebc:	d007      	beq.n	1ece <_sercom_get_default_pad+0x1e>
    1ebe:	e04a      	b.n	1f56 <_sercom_get_default_pad+0xa6>
    1ec0:	4b2c      	ldr	r3, [pc, #176]	; (1f74 <_sercom_get_default_pad+0xc4>)
    1ec2:	4298      	cmp	r0, r3
    1ec4:	d025      	beq.n	1f12 <_sercom_get_default_pad+0x62>
    1ec6:	4b2c      	ldr	r3, [pc, #176]	; (1f78 <_sercom_get_default_pad+0xc8>)
    1ec8:	4298      	cmp	r0, r3
    1eca:	d033      	beq.n	1f34 <_sercom_get_default_pad+0x84>
    1ecc:	e043      	b.n	1f56 <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1ece:	2901      	cmp	r1, #1
    1ed0:	d043      	beq.n	1f5a <_sercom_get_default_pad+0xaa>
    1ed2:	2900      	cmp	r1, #0
    1ed4:	d004      	beq.n	1ee0 <_sercom_get_default_pad+0x30>
    1ed6:	2902      	cmp	r1, #2
    1ed8:	d006      	beq.n	1ee8 <_sercom_get_default_pad+0x38>
    1eda:	2903      	cmp	r1, #3
    1edc:	d006      	beq.n	1eec <_sercom_get_default_pad+0x3c>
    1ede:	e001      	b.n	1ee4 <_sercom_get_default_pad+0x34>
    1ee0:	4826      	ldr	r0, [pc, #152]	; (1f7c <_sercom_get_default_pad+0xcc>)
    1ee2:	e041      	b.n	1f68 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1ee4:	2000      	movs	r0, #0
    1ee6:	e03f      	b.n	1f68 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1ee8:	4825      	ldr	r0, [pc, #148]	; (1f80 <_sercom_get_default_pad+0xd0>)
    1eea:	e03d      	b.n	1f68 <_sercom_get_default_pad+0xb8>
    1eec:	4825      	ldr	r0, [pc, #148]	; (1f84 <_sercom_get_default_pad+0xd4>)
    1eee:	e03b      	b.n	1f68 <_sercom_get_default_pad+0xb8>
    1ef0:	2901      	cmp	r1, #1
    1ef2:	d034      	beq.n	1f5e <_sercom_get_default_pad+0xae>
    1ef4:	2900      	cmp	r1, #0
    1ef6:	d004      	beq.n	1f02 <_sercom_get_default_pad+0x52>
    1ef8:	2902      	cmp	r1, #2
    1efa:	d006      	beq.n	1f0a <_sercom_get_default_pad+0x5a>
    1efc:	2903      	cmp	r1, #3
    1efe:	d006      	beq.n	1f0e <_sercom_get_default_pad+0x5e>
    1f00:	e001      	b.n	1f06 <_sercom_get_default_pad+0x56>
    1f02:	2003      	movs	r0, #3
    1f04:	e030      	b.n	1f68 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f06:	2000      	movs	r0, #0
    1f08:	e02e      	b.n	1f68 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f0a:	481f      	ldr	r0, [pc, #124]	; (1f88 <_sercom_get_default_pad+0xd8>)
    1f0c:	e02c      	b.n	1f68 <_sercom_get_default_pad+0xb8>
    1f0e:	481f      	ldr	r0, [pc, #124]	; (1f8c <_sercom_get_default_pad+0xdc>)
    1f10:	e02a      	b.n	1f68 <_sercom_get_default_pad+0xb8>
    1f12:	2901      	cmp	r1, #1
    1f14:	d025      	beq.n	1f62 <_sercom_get_default_pad+0xb2>
    1f16:	2900      	cmp	r1, #0
    1f18:	d004      	beq.n	1f24 <_sercom_get_default_pad+0x74>
    1f1a:	2902      	cmp	r1, #2
    1f1c:	d006      	beq.n	1f2c <_sercom_get_default_pad+0x7c>
    1f1e:	2903      	cmp	r1, #3
    1f20:	d006      	beq.n	1f30 <_sercom_get_default_pad+0x80>
    1f22:	e001      	b.n	1f28 <_sercom_get_default_pad+0x78>
    1f24:	481a      	ldr	r0, [pc, #104]	; (1f90 <_sercom_get_default_pad+0xe0>)
    1f26:	e01f      	b.n	1f68 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f28:	2000      	movs	r0, #0
    1f2a:	e01d      	b.n	1f68 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f2c:	4819      	ldr	r0, [pc, #100]	; (1f94 <_sercom_get_default_pad+0xe4>)
    1f2e:	e01b      	b.n	1f68 <_sercom_get_default_pad+0xb8>
    1f30:	4819      	ldr	r0, [pc, #100]	; (1f98 <_sercom_get_default_pad+0xe8>)
    1f32:	e019      	b.n	1f68 <_sercom_get_default_pad+0xb8>
    1f34:	2901      	cmp	r1, #1
    1f36:	d016      	beq.n	1f66 <_sercom_get_default_pad+0xb6>
    1f38:	2900      	cmp	r1, #0
    1f3a:	d004      	beq.n	1f46 <_sercom_get_default_pad+0x96>
    1f3c:	2902      	cmp	r1, #2
    1f3e:	d006      	beq.n	1f4e <_sercom_get_default_pad+0x9e>
    1f40:	2903      	cmp	r1, #3
    1f42:	d006      	beq.n	1f52 <_sercom_get_default_pad+0xa2>
    1f44:	e001      	b.n	1f4a <_sercom_get_default_pad+0x9a>
    1f46:	4815      	ldr	r0, [pc, #84]	; (1f9c <_sercom_get_default_pad+0xec>)
    1f48:	e00e      	b.n	1f68 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f4a:	2000      	movs	r0, #0
    1f4c:	e00c      	b.n	1f68 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f4e:	4814      	ldr	r0, [pc, #80]	; (1fa0 <_sercom_get_default_pad+0xf0>)
    1f50:	e00a      	b.n	1f68 <_sercom_get_default_pad+0xb8>
    1f52:	4814      	ldr	r0, [pc, #80]	; (1fa4 <_sercom_get_default_pad+0xf4>)
    1f54:	e008      	b.n	1f68 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f56:	2000      	movs	r0, #0
    1f58:	e006      	b.n	1f68 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f5a:	4813      	ldr	r0, [pc, #76]	; (1fa8 <_sercom_get_default_pad+0xf8>)
    1f5c:	e004      	b.n	1f68 <_sercom_get_default_pad+0xb8>
    1f5e:	4813      	ldr	r0, [pc, #76]	; (1fac <_sercom_get_default_pad+0xfc>)
    1f60:	e002      	b.n	1f68 <_sercom_get_default_pad+0xb8>
    1f62:	4813      	ldr	r0, [pc, #76]	; (1fb0 <_sercom_get_default_pad+0x100>)
    1f64:	e000      	b.n	1f68 <_sercom_get_default_pad+0xb8>
    1f66:	4813      	ldr	r0, [pc, #76]	; (1fb4 <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    1f68:	4770      	bx	lr
    1f6a:	46c0      	nop			; (mov r8, r8)
    1f6c:	42000c00 	.word	0x42000c00
    1f70:	42000800 	.word	0x42000800
    1f74:	42001000 	.word	0x42001000
    1f78:	42001400 	.word	0x42001400
    1f7c:	00040003 	.word	0x00040003
    1f80:	00060003 	.word	0x00060003
    1f84:	00070003 	.word	0x00070003
    1f88:	001e0003 	.word	0x001e0003
    1f8c:	001f0003 	.word	0x001f0003
    1f90:	00080003 	.word	0x00080003
    1f94:	000a0003 	.word	0x000a0003
    1f98:	000b0003 	.word	0x000b0003
    1f9c:	00100003 	.word	0x00100003
    1fa0:	00120003 	.word	0x00120003
    1fa4:	00130003 	.word	0x00130003
    1fa8:	00050003 	.word	0x00050003
    1fac:	00010003 	.word	0x00010003
    1fb0:	00090003 	.word	0x00090003
    1fb4:	00110003 	.word	0x00110003

00001fb8 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1fb8:	b570      	push	{r4, r5, r6, lr}
    1fba:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1fbc:	4a0e      	ldr	r2, [pc, #56]	; (1ff8 <_sercom_get_sercom_inst_index+0x40>)
    1fbe:	4669      	mov	r1, sp
    1fc0:	ca70      	ldmia	r2!, {r4, r5, r6}
    1fc2:	c170      	stmia	r1!, {r4, r5, r6}
    1fc4:	6812      	ldr	r2, [r2, #0]
    1fc6:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1fc8:	1c03      	adds	r3, r0, #0
    1fca:	9a00      	ldr	r2, [sp, #0]
    1fcc:	4282      	cmp	r2, r0
    1fce:	d00f      	beq.n	1ff0 <_sercom_get_sercom_inst_index+0x38>
    1fd0:	9c01      	ldr	r4, [sp, #4]
    1fd2:	4284      	cmp	r4, r0
    1fd4:	d008      	beq.n	1fe8 <_sercom_get_sercom_inst_index+0x30>
    1fd6:	9d02      	ldr	r5, [sp, #8]
    1fd8:	4285      	cmp	r5, r0
    1fda:	d007      	beq.n	1fec <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1fdc:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1fde:	9e03      	ldr	r6, [sp, #12]
    1fe0:	429e      	cmp	r6, r3
    1fe2:	d107      	bne.n	1ff4 <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1fe4:	2003      	movs	r0, #3
    1fe6:	e004      	b.n	1ff2 <_sercom_get_sercom_inst_index+0x3a>
    1fe8:	2001      	movs	r0, #1
    1fea:	e002      	b.n	1ff2 <_sercom_get_sercom_inst_index+0x3a>
    1fec:	2002      	movs	r0, #2
    1fee:	e000      	b.n	1ff2 <_sercom_get_sercom_inst_index+0x3a>
    1ff0:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    1ff2:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    1ff4:	b004      	add	sp, #16
    1ff6:	bd70      	pop	{r4, r5, r6, pc}
    1ff8:	0000aa3c 	.word	0x0000aa3c

00001ffc <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ffe:	4647      	mov	r7, r8
    2000:	b480      	push	{r7}
    2002:	b088      	sub	sp, #32
    2004:	1c05      	adds	r5, r0, #0
    2006:	1c0c      	adds	r4, r1, #0
    2008:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    200a:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    200c:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    200e:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    2010:	079a      	lsls	r2, r3, #30
    2012:	d500      	bpl.n	2016 <STACK_SIZE+0x16>
    2014:	e0df      	b.n	21d6 <STACK_SIZE+0x1d6>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    2016:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    2018:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    201a:	07da      	lsls	r2, r3, #31
    201c:	d500      	bpl.n	2020 <STACK_SIZE+0x20>
    201e:	e0da      	b.n	21d6 <STACK_SIZE+0x1d6>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2020:	1c08      	adds	r0, r1, #0
    2022:	4b6f      	ldr	r3, [pc, #444]	; (21e0 <STACK_SIZE+0x1e0>)
    2024:	4798      	blx	r3
    2026:	4b6f      	ldr	r3, [pc, #444]	; (21e4 <STACK_SIZE+0x1e4>)
    2028:	6a19      	ldr	r1, [r3, #32]
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    202a:	1c82      	adds	r2, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    202c:	2701      	movs	r7, #1
    202e:	4097      	lsls	r7, r2
    2030:	1c3a      	adds	r2, r7, #0
    2032:	430a      	orrs	r2, r1
    2034:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    2036:	a907      	add	r1, sp, #28
    2038:	2724      	movs	r7, #36	; 0x24
    203a:	5df3      	ldrb	r3, [r6, r7]
    203c:	700b      	strb	r3, [r1, #0]
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    203e:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2040:	b2c0      	uxtb	r0, r0
    2042:	4680      	mov	r8, r0
    2044:	4b68      	ldr	r3, [pc, #416]	; (21e8 <STACK_SIZE+0x1e8>)
    2046:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    2048:	4640      	mov	r0, r8
    204a:	4b68      	ldr	r3, [pc, #416]	; (21ec <STACK_SIZE+0x1ec>)
    204c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    204e:	5df0      	ldrb	r0, [r6, r7]
    2050:	2100      	movs	r1, #0
    2052:	4b67      	ldr	r3, [pc, #412]	; (21f0 <STACK_SIZE+0x1f0>)
    2054:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    2056:	7833      	ldrb	r3, [r6, #0]
    2058:	2b01      	cmp	r3, #1
    205a:	d103      	bne.n	2064 <STACK_SIZE+0x64>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    205c:	6822      	ldr	r2, [r4, #0]
    205e:	230c      	movs	r3, #12
    2060:	4313      	orrs	r3, r2
    2062:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    2064:	7833      	ldrb	r3, [r6, #0]
    2066:	2b00      	cmp	r3, #0
    2068:	d000      	beq.n	206c <STACK_SIZE+0x6c>
    206a:	e0b1      	b.n	21d0 <STACK_SIZE+0x1d0>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    206c:	6822      	ldr	r2, [r4, #0]
    206e:	2308      	movs	r3, #8
    2070:	4313      	orrs	r3, r2
    2072:	6023      	str	r3, [r4, #0]
    2074:	e0ac      	b.n	21d0 <STACK_SIZE+0x1d0>
    2076:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    2078:	60d1      	str	r1, [r2, #12]
    207a:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    207c:	2b1c      	cmp	r3, #28
    207e:	d1fa      	bne.n	2076 <STACK_SIZE+0x76>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    2080:	2300      	movs	r3, #0
    2082:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    2084:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    2086:	2400      	movs	r4, #0
    2088:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    208a:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    208c:	2336      	movs	r3, #54	; 0x36
    208e:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    2090:	2337      	movs	r3, #55	; 0x37
    2092:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    2094:	2338      	movs	r3, #56	; 0x38
    2096:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    2098:	2303      	movs	r3, #3
    209a:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    209c:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    209e:	6828      	ldr	r0, [r5, #0]
    20a0:	4b4f      	ldr	r3, [pc, #316]	; (21e0 <STACK_SIZE+0x1e0>)
    20a2:	4798      	blx	r3
    20a4:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    20a6:	4953      	ldr	r1, [pc, #332]	; (21f4 <STACK_SIZE+0x1f4>)
    20a8:	4b53      	ldr	r3, [pc, #332]	; (21f8 <STACK_SIZE+0x1f8>)
    20aa:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    20ac:	00bf      	lsls	r7, r7, #2
    20ae:	4b53      	ldr	r3, [pc, #332]	; (21fc <STACK_SIZE+0x1fc>)
    20b0:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    20b2:	682f      	ldr	r7, [r5, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    20b4:	ab02      	add	r3, sp, #8
    20b6:	2280      	movs	r2, #128	; 0x80
    20b8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    20ba:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    20bc:	2201      	movs	r2, #1
    20be:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    20c0:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    20c2:	7833      	ldrb	r3, [r6, #0]
    20c4:	2b00      	cmp	r3, #0
    20c6:	d102      	bne.n	20ce <STACK_SIZE+0xce>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    20c8:	2200      	movs	r2, #0
    20ca:	ab02      	add	r3, sp, #8
    20cc:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    20ce:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    20d0:	9303      	str	r3, [sp, #12]
    20d2:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    20d4:	9004      	str	r0, [sp, #16]
    20d6:	6b32      	ldr	r2, [r6, #48]	; 0x30
    20d8:	9205      	str	r2, [sp, #20]
    20da:	6b73      	ldr	r3, [r6, #52]	; 0x34
    20dc:	9306      	str	r3, [sp, #24]
    20de:	2400      	movs	r4, #0
    20e0:	b2e1      	uxtb	r1, r4
    20e2:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    20e4:	aa03      	add	r2, sp, #12
    20e6:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    20e8:	2800      	cmp	r0, #0
    20ea:	d102      	bne.n	20f2 <STACK_SIZE+0xf2>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    20ec:	1c38      	adds	r0, r7, #0
    20ee:	4a44      	ldr	r2, [pc, #272]	; (2200 <STACK_SIZE+0x200>)
    20f0:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    20f2:	1c43      	adds	r3, r0, #1
    20f4:	d006      	beq.n	2104 <STACK_SIZE+0x104>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    20f6:	466a      	mov	r2, sp
    20f8:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    20fa:	0c00      	lsrs	r0, r0, #16
    20fc:	b2c0      	uxtb	r0, r0
    20fe:	a902      	add	r1, sp, #8
    2100:	4b40      	ldr	r3, [pc, #256]	; (2204 <STACK_SIZE+0x204>)
    2102:	4798      	blx	r3
    2104:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    2106:	2c04      	cmp	r4, #4
    2108:	d1ea      	bne.n	20e0 <STACK_SIZE+0xe0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    210a:	7833      	ldrb	r3, [r6, #0]
    210c:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    210e:	7c33      	ldrb	r3, [r6, #16]
    2110:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    2112:	7cb3      	ldrb	r3, [r6, #18]
    2114:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    2116:	7d33      	ldrb	r3, [r6, #20]
    2118:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    211a:	2200      	movs	r2, #0
    211c:	466b      	mov	r3, sp
    211e:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    2120:	7833      	ldrb	r3, [r6, #0]
    2122:	2b01      	cmp	r3, #1
    2124:	d114      	bne.n	2150 <STACK_SIZE+0x150>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2126:	6828      	ldr	r0, [r5, #0]
    2128:	4b2d      	ldr	r3, [pc, #180]	; (21e0 <STACK_SIZE+0x1e0>)
    212a:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    212c:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    212e:	b2c0      	uxtb	r0, r0
    2130:	4b35      	ldr	r3, [pc, #212]	; (2208 <STACK_SIZE+0x208>)
    2132:	4798      	blx	r3
    2134:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    2136:	69b0      	ldr	r0, [r6, #24]
    2138:	466a      	mov	r2, sp
    213a:	3206      	adds	r2, #6
    213c:	4b33      	ldr	r3, [pc, #204]	; (220c <STACK_SIZE+0x20c>)
    213e:	4798      	blx	r3
    2140:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    2142:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    2144:	2b00      	cmp	r3, #0
    2146:	d146      	bne.n	21d6 <STACK_SIZE+0x1d6>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    2148:	466b      	mov	r3, sp
    214a:	3306      	adds	r3, #6
    214c:	781b      	ldrb	r3, [r3, #0]
    214e:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    2150:	7833      	ldrb	r3, [r6, #0]
    2152:	2b00      	cmp	r3, #0
    2154:	d10f      	bne.n	2176 <STACK_SIZE+0x176>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    2156:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    2158:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    215a:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    215c:	7ff4      	ldrb	r4, [r6, #31]
    215e:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    2160:	7fb2      	ldrb	r2, [r6, #30]
    2162:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    2164:	4302      	orrs	r2, r0
    2166:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    2168:	2220      	movs	r2, #32
    216a:	5cb2      	ldrb	r2, [r6, r2]
    216c:	2a00      	cmp	r2, #0
    216e:	d004      	beq.n	217a <STACK_SIZE+0x17a>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    2170:	2240      	movs	r2, #64	; 0x40
    2172:	4313      	orrs	r3, r2
    2174:	e001      	b.n	217a <STACK_SIZE+0x17a>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    2176:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    2178:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    217a:	68b2      	ldr	r2, [r6, #8]
    217c:	6870      	ldr	r0, [r6, #4]
    217e:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    2180:	68f0      	ldr	r0, [r6, #12]
    2182:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    2184:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
    2186:	7c31      	ldrb	r1, [r6, #16]
    2188:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    218a:	7c71      	ldrb	r1, [r6, #17]
    218c:	2900      	cmp	r1, #0
    218e:	d103      	bne.n	2198 <STACK_SIZE+0x198>
    2190:	491f      	ldr	r1, [pc, #124]	; (2210 <STACK_SIZE+0x210>)
    2192:	7889      	ldrb	r1, [r1, #2]
    2194:	0788      	lsls	r0, r1, #30
    2196:	d501      	bpl.n	219c <STACK_SIZE+0x19c>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    2198:	2180      	movs	r1, #128	; 0x80
    219a:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    219c:	7cb1      	ldrb	r1, [r6, #18]
    219e:	2900      	cmp	r1, #0
    21a0:	d002      	beq.n	21a8 <STACK_SIZE+0x1a8>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    21a2:	2180      	movs	r1, #128	; 0x80
    21a4:	0289      	lsls	r1, r1, #10
    21a6:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    21a8:	7cf1      	ldrb	r1, [r6, #19]
    21aa:	2900      	cmp	r1, #0
    21ac:	d002      	beq.n	21b4 <STACK_SIZE+0x1b4>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    21ae:	2180      	movs	r1, #128	; 0x80
    21b0:	0089      	lsls	r1, r1, #2
    21b2:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    21b4:	7d31      	ldrb	r1, [r6, #20]
    21b6:	2900      	cmp	r1, #0
    21b8:	d002      	beq.n	21c0 <STACK_SIZE+0x1c0>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    21ba:	2180      	movs	r1, #128	; 0x80
    21bc:	0189      	lsls	r1, r1, #6
    21be:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    21c0:	6839      	ldr	r1, [r7, #0]
    21c2:	430a      	orrs	r2, r1
    21c4:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    21c6:	687a      	ldr	r2, [r7, #4]
    21c8:	4313      	orrs	r3, r2
    21ca:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    21cc:	2000      	movs	r0, #0
    21ce:	e002      	b.n	21d6 <STACK_SIZE+0x1d6>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    21d0:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    21d2:	2100      	movs	r1, #0
    21d4:	e74f      	b.n	2076 <STACK_SIZE+0x76>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    21d6:	b008      	add	sp, #32
    21d8:	bc04      	pop	{r2}
    21da:	4690      	mov	r8, r2
    21dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21de:	46c0      	nop			; (mov r8, r8)
    21e0:	00001fb9 	.word	0x00001fb9
    21e4:	40000400 	.word	0x40000400
    21e8:	00002d8d 	.word	0x00002d8d
    21ec:	00002d01 	.word	0x00002d01
    21f0:	00001e61 	.word	0x00001e61
    21f4:	0000251d 	.word	0x0000251d
    21f8:	00002701 	.word	0x00002701
    21fc:	20000be4 	.word	0x20000be4
    2200:	00001eb1 	.word	0x00001eb1
    2204:	00002e69 	.word	0x00002e69
    2208:	00002da9 	.word	0x00002da9
    220c:	00001c89 	.word	0x00001c89
    2210:	41002000 	.word	0x41002000

00002214 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    2214:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    2216:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    2218:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    221a:	2c01      	cmp	r4, #1
    221c:	d16c      	bne.n	22f8 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    221e:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2220:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    2222:	2c00      	cmp	r4, #0
    2224:	d168      	bne.n	22f8 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
    2226:	2a00      	cmp	r2, #0
    2228:	d057      	beq.n	22da <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    222a:	784b      	ldrb	r3, [r1, #1]
    222c:	2b00      	cmp	r3, #0
    222e:	d044      	beq.n	22ba <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2230:	6802      	ldr	r2, [r0, #0]
    2232:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    2234:	07dc      	lsls	r4, r3, #31
    2236:	d40f      	bmi.n	2258 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    2238:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    223a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    223c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    223e:	2900      	cmp	r1, #0
    2240:	d103      	bne.n	224a <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
    2242:	095a      	lsrs	r2, r3, #5
    2244:	01d2      	lsls	r2, r2, #7
    2246:	492d      	ldr	r1, [pc, #180]	; (22fc <spi_select_slave+0xe8>)
    2248:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    224a:	211f      	movs	r1, #31
    224c:	400b      	ands	r3, r1
    224e:	2101      	movs	r1, #1
    2250:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2252:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    2254:	2305      	movs	r3, #5
    2256:	e04f      	b.n	22f8 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    2258:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    225a:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    225c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    225e:	2c00      	cmp	r4, #0
    2260:	d103      	bne.n	226a <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
    2262:	095a      	lsrs	r2, r3, #5
    2264:	01d2      	lsls	r2, r2, #7
    2266:	4c25      	ldr	r4, [pc, #148]	; (22fc <spi_select_slave+0xe8>)
    2268:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    226a:	241f      	movs	r4, #31
    226c:	4023      	ands	r3, r4
    226e:	2401      	movs	r4, #1
    2270:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2272:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
    2274:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2276:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2278:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    227a:	07d4      	lsls	r4, r2, #31
    227c:	d500      	bpl.n	2280 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    227e:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
    2280:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2282:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    2284:	2a00      	cmp	r2, #0
    2286:	d137      	bne.n	22f8 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2288:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    228a:	2104      	movs	r1, #4
    228c:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    228e:	420b      	tst	r3, r1
    2290:	d0fc      	beq.n	228c <spi_select_slave+0x78>
    2292:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2294:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2296:	074c      	lsls	r4, r1, #29
    2298:	d52e      	bpl.n	22f8 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    229a:	8b53      	ldrh	r3, [r2, #26]
    229c:	0759      	lsls	r1, r3, #29
    229e:	d503      	bpl.n	22a8 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    22a0:	8b51      	ldrh	r1, [r2, #26]
    22a2:	2304      	movs	r3, #4
    22a4:	430b      	orrs	r3, r1
    22a6:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    22a8:	7983      	ldrb	r3, [r0, #6]
    22aa:	2b01      	cmp	r3, #1
    22ac:	d102      	bne.n	22b4 <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    22ae:	6a93      	ldr	r3, [r2, #40]	; 0x28
    22b0:	2300      	movs	r3, #0
    22b2:	e021      	b.n	22f8 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    22b4:	6a93      	ldr	r3, [r2, #40]	; 0x28
    22b6:	2300      	movs	r3, #0
    22b8:	e01e      	b.n	22f8 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    22ba:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    22bc:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    22be:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    22c0:	2900      	cmp	r1, #0
    22c2:	d103      	bne.n	22cc <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
    22c4:	095a      	lsrs	r2, r3, #5
    22c6:	01d2      	lsls	r2, r2, #7
    22c8:	4c0c      	ldr	r4, [pc, #48]	; (22fc <spi_select_slave+0xe8>)
    22ca:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    22cc:	211f      	movs	r1, #31
    22ce:	400b      	ands	r3, r1
    22d0:	2101      	movs	r1, #1
    22d2:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    22d4:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    22d6:	2300      	movs	r3, #0
    22d8:	e00e      	b.n	22f8 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    22da:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    22dc:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    22de:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    22e0:	2900      	cmp	r1, #0
    22e2:	d103      	bne.n	22ec <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
    22e4:	095a      	lsrs	r2, r3, #5
    22e6:	01d2      	lsls	r2, r2, #7
    22e8:	4904      	ldr	r1, [pc, #16]	; (22fc <spi_select_slave+0xe8>)
    22ea:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    22ec:	211f      	movs	r1, #31
    22ee:	400b      	ands	r3, r1
    22f0:	2101      	movs	r1, #1
    22f2:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    22f4:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    22f6:	2300      	movs	r3, #0
}
    22f8:	1c18      	adds	r0, r3, #0
    22fa:	bd10      	pop	{r4, pc}
    22fc:	41004400 	.word	0x41004400

00002300 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    2300:	b5f0      	push	{r4, r5, r6, r7, lr}
    2302:	465f      	mov	r7, fp
    2304:	4656      	mov	r6, sl
    2306:	464d      	mov	r5, r9
    2308:	4644      	mov	r4, r8
    230a:	b4f0      	push	{r4, r5, r6, r7}
    230c:	b083      	sub	sp, #12
    230e:	1c04      	adds	r4, r0, #0
    2310:	4692      	mov	sl, r2
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    2312:	2338      	movs	r3, #56	; 0x38
    2314:	5cc0      	ldrb	r0, [r0, r3]
    2316:	b2c0      	uxtb	r0, r0
    2318:	2805      	cmp	r0, #5
    231a:	d100      	bne.n	231e <spi_write_buffer_wait+0x1e>
    231c:	e0f1      	b.n	2502 <spi_write_buffer_wait+0x202>
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    231e:	2017      	movs	r0, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    2320:	2a00      	cmp	r2, #0
    2322:	d100      	bne.n	2326 <spi_write_buffer_wait+0x26>
    2324:	e0ed      	b.n	2502 <spi_write_buffer_wait+0x202>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    2326:	7963      	ldrb	r3, [r4, #5]
    2328:	2b00      	cmp	r3, #0
    232a:	d105      	bne.n	2338 <spi_write_buffer_wait+0x38>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    232c:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    232e:	7e18      	ldrb	r0, [r3, #24]
    2330:	0782      	lsls	r2, r0, #30
    2332:	d501      	bpl.n	2338 <spi_write_buffer_wait+0x38>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2334:	2002      	movs	r0, #2
    2336:	7618      	strb	r0, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    2338:	4655      	mov	r5, sl
    233a:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    233c:	2301      	movs	r3, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    233e:	2602      	movs	r6, #2
    2340:	46b4      	mov	ip, r6
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2342:	2704      	movs	r7, #4
    2344:	46bb      	mov	fp, r7
    2346:	e08f      	b.n	2468 <spi_write_buffer_wait+0x168>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    2348:	7962      	ldrb	r2, [r4, #5]
    234a:	2a00      	cmp	r2, #0
    234c:	d001      	beq.n	2352 <spi_write_buffer_wait+0x52>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    234e:	6826      	ldr	r6, [r4, #0]
    2350:	e016      	b.n	2380 <spi_write_buffer_wait+0x80>
    2352:	6822      	ldr	r2, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2354:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    2356:	421e      	tst	r6, r3
    2358:	d106      	bne.n	2368 <spi_write_buffer_wait+0x68>
    235a:	4e6d      	ldr	r6, [pc, #436]	; (2510 <spi_write_buffer_wait+0x210>)
    235c:	7e17      	ldrb	r7, [r2, #24]
    235e:	421f      	tst	r7, r3
    2360:	d102      	bne.n	2368 <spi_write_buffer_wait+0x68>
    2362:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2364:	2e00      	cmp	r6, #0
    2366:	d1f9      	bne.n	235c <spi_write_buffer_wait+0x5c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2368:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    236a:	4667      	mov	r7, ip
    236c:	423e      	tst	r6, r7
    236e:	d003      	beq.n	2378 <spi_write_buffer_wait+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2370:	2302      	movs	r3, #2
    2372:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    2374:	2004      	movs	r0, #4
    2376:	e0c4      	b.n	2502 <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2378:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    237a:	421a      	tst	r2, r3
    237c:	d1e7      	bne.n	234e <spi_write_buffer_wait+0x4e>
    237e:	e0b3      	b.n	24e8 <spi_write_buffer_wait+0x1e8>
    2380:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    2382:	421a      	tst	r2, r3
    2384:	d0fc      	beq.n	2380 <spi_write_buffer_wait+0x80>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    2386:	1c42      	adds	r2, r0, #1
    2388:	b292      	uxth	r2, r2
    238a:	4690      	mov	r8, r2
    238c:	5c0f      	ldrb	r7, [r1, r0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    238e:	79a2      	ldrb	r2, [r4, #6]
    2390:	2a01      	cmp	r2, #1
    2392:	d001      	beq.n	2398 <spi_write_buffer_wait+0x98>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    2394:	4640      	mov	r0, r8
    2396:	e005      	b.n	23a4 <spi_write_buffer_wait+0xa4>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    2398:	3002      	adds	r0, #2
    239a:	b280      	uxth	r0, r0
    239c:	4642      	mov	r2, r8
    239e:	5c8a      	ldrb	r2, [r1, r2]
    23a0:	0212      	lsls	r2, r2, #8
    23a2:	4317      	orrs	r7, r2
    23a4:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    23a6:	421a      	tst	r2, r3
    23a8:	d002      	beq.n	23b0 <spi_write_buffer_wait+0xb0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    23aa:	05ff      	lsls	r7, r7, #23
    23ac:	0dff      	lsrs	r7, r7, #23
    23ae:	62b7      	str	r7, [r6, #40]	; 0x28
    23b0:	1e6a      	subs	r2, r5, #1
    23b2:	b296      	uxth	r6, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    23b4:	79e2      	ldrb	r2, [r4, #7]
    23b6:	2a00      	cmp	r2, #0
    23b8:	d101      	bne.n	23be <spi_write_buffer_wait+0xbe>
    23ba:	1c35      	adds	r5, r6, #0
    23bc:	e056      	b.n	246c <spi_write_buffer_wait+0x16c>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    23be:	7962      	ldrb	r2, [r4, #5]
    23c0:	2a00      	cmp	r2, #0
    23c2:	d137      	bne.n	2434 <spi_write_buffer_wait+0x134>
    23c4:	4a53      	ldr	r2, [pc, #332]	; (2514 <spi_write_buffer_wait+0x214>)
    23c6:	9101      	str	r1, [sp, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    23c8:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    23ca:	7e37      	ldrb	r7, [r6, #24]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
    23cc:	421f      	tst	r7, r3
    23ce:	d01c      	beq.n	240a <spi_write_buffer_wait+0x10a>
						data_to_send = tx_data[tx_pos++];
    23d0:	1c47      	adds	r7, r0, #1
    23d2:	b2bf      	uxth	r7, r7
    23d4:	46b9      	mov	r9, r7
    23d6:	9901      	ldr	r1, [sp, #4]
    23d8:	5c09      	ldrb	r1, [r1, r0]
    23da:	4688      	mov	r8, r1
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    23dc:	79a7      	ldrb	r7, [r4, #6]
    23de:	2f01      	cmp	r7, #1
    23e0:	d001      	beq.n	23e6 <spi_write_buffer_wait+0xe6>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    23e2:	4648      	mov	r0, r9
    23e4:	e008      	b.n	23f8 <spi_write_buffer_wait+0xf8>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    23e6:	3002      	adds	r0, #2
    23e8:	b280      	uxth	r0, r0
    23ea:	9901      	ldr	r1, [sp, #4]
    23ec:	464f      	mov	r7, r9
    23ee:	5dc9      	ldrb	r1, [r1, r7]
    23f0:	0209      	lsls	r1, r1, #8
    23f2:	4647      	mov	r7, r8
    23f4:	430f      	orrs	r7, r1
    23f6:	46b8      	mov	r8, r7
    23f8:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    23fa:	421f      	tst	r7, r3
    23fc:	d003      	beq.n	2406 <spi_write_buffer_wait+0x106>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    23fe:	4647      	mov	r7, r8
    2400:	05f9      	lsls	r1, r7, #23
    2402:	0dcf      	lsrs	r7, r1, #23
    2404:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    2406:	3d01      	subs	r5, #1
    2408:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    240a:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    240c:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    240e:	4659      	mov	r1, fp
    2410:	420f      	tst	r7, r1
    2412:	d102      	bne.n	241a <spi_write_buffer_wait+0x11a>
    2414:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2416:	2a00      	cmp	r2, #0
    2418:	d1d6      	bne.n	23c8 <spi_write_buffer_wait+0xc8>
    241a:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    241c:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    241e:	4667      	mov	r7, ip
    2420:	423a      	tst	r2, r7
    2422:	d003      	beq.n	242c <spi_write_buffer_wait+0x12c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2424:	2302      	movs	r3, #2
    2426:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    2428:	2004      	movs	r0, #4
    242a:	e06a      	b.n	2502 <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    242c:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    242e:	465e      	mov	r6, fp
    2430:	4232      	tst	r2, r6
    2432:	d05b      	beq.n	24ec <spi_write_buffer_wait+0x1ec>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2434:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2436:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    2438:	465f      	mov	r7, fp
    243a:	423a      	tst	r2, r7
    243c:	d0fb      	beq.n	2436 <spi_write_buffer_wait+0x136>
    243e:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2440:	423a      	tst	r2, r7
    2442:	d00d      	beq.n	2460 <spi_write_buffer_wait+0x160>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2444:	8b72      	ldrh	r2, [r6, #26]
    2446:	423a      	tst	r2, r7
    2448:	d004      	beq.n	2454 <spi_write_buffer_wait+0x154>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    244a:	8b72      	ldrh	r2, [r6, #26]
    244c:	2704      	movs	r7, #4
    244e:	433a      	orrs	r2, r7
    2450:	b292      	uxth	r2, r2
    2452:	8372      	strh	r2, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2454:	79a2      	ldrb	r2, [r4, #6]
    2456:	2a01      	cmp	r2, #1
    2458:	d101      	bne.n	245e <spi_write_buffer_wait+0x15e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    245a:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    245c:	e000      	b.n	2460 <spi_write_buffer_wait+0x160>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    245e:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    2460:	4652      	mov	r2, sl
    2462:	3a01      	subs	r2, #1
    2464:	b292      	uxth	r2, r2
    2466:	4692      	mov	sl, r2
    2468:	3d01      	subs	r5, #1
    246a:	b2ad      	uxth	r5, r5

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    246c:	4a2a      	ldr	r2, [pc, #168]	; (2518 <spi_write_buffer_wait+0x218>)
    246e:	4295      	cmp	r5, r2
    2470:	d000      	beq.n	2474 <spi_write_buffer_wait+0x174>
    2472:	e769      	b.n	2348 <spi_write_buffer_wait+0x48>
    2474:	4651      	mov	r1, sl
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    2476:	7963      	ldrb	r3, [r4, #5]
    2478:	2b01      	cmp	r3, #1
    247a:	d105      	bne.n	2488 <spi_write_buffer_wait+0x188>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    247c:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    247e:	2202      	movs	r2, #2
    2480:	7e0b      	ldrb	r3, [r1, #24]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    2482:	4213      	tst	r3, r2
    2484:	d0fc      	beq.n	2480 <spi_write_buffer_wait+0x180>
    2486:	e033      	b.n	24f0 <spi_write_buffer_wait+0x1f0>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    2488:	2b00      	cmp	r3, #0
    248a:	d133      	bne.n	24f4 <spi_write_buffer_wait+0x1f4>
		if (module->receiver_enabled) {
    248c:	79e3      	ldrb	r3, [r4, #7]
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    248e:	2000      	movs	r0, #0
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
    2490:	2b00      	cmp	r3, #0
    2492:	d036      	beq.n	2502 <spi_write_buffer_wait+0x202>
			while (flush_length) {
    2494:	2900      	cmp	r1, #0
    2496:	d02f      	beq.n	24f8 <spi_write_buffer_wait+0x1f8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2498:	2504      	movs	r5, #4
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    249a:	4e1d      	ldr	r6, [pc, #116]	; (2510 <spi_write_buffer_wait+0x210>)

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    249c:	2704      	movs	r7, #4
    249e:	4650      	mov	r0, sl
    24a0:	e01c      	b.n	24dc <spi_write_buffer_wait+0x1dc>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    24a2:	7e0a      	ldrb	r2, [r1, #24]
    24a4:	422a      	tst	r2, r5
    24a6:	d102      	bne.n	24ae <spi_write_buffer_wait+0x1ae>
    24a8:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    24aa:	2b00      	cmp	r3, #0
    24ac:	d1f9      	bne.n	24a2 <spi_write_buffer_wait+0x1a2>
    24ae:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    24b0:	422b      	tst	r3, r5
    24b2:	d023      	beq.n	24fc <spi_write_buffer_wait+0x1fc>
    24b4:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    24b6:	422b      	tst	r3, r5
    24b8:	d00c      	beq.n	24d4 <spi_write_buffer_wait+0x1d4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    24ba:	8b4b      	ldrh	r3, [r1, #26]
    24bc:	422b      	tst	r3, r5
    24be:	d003      	beq.n	24c8 <spi_write_buffer_wait+0x1c8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    24c0:	8b4b      	ldrh	r3, [r1, #26]
    24c2:	433b      	orrs	r3, r7
    24c4:	b29b      	uxth	r3, r3
    24c6:	834b      	strh	r3, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    24c8:	79a3      	ldrb	r3, [r4, #6]
    24ca:	2b01      	cmp	r3, #1
    24cc:	d101      	bne.n	24d2 <spi_write_buffer_wait+0x1d2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    24ce:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    24d0:	e000      	b.n	24d4 <spi_write_buffer_wait+0x1d4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    24d2:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    24d4:	3801      	subs	r0, #1
    24d6:	b280      	uxth	r0, r0
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    24d8:	2800      	cmp	r0, #0
    24da:	d011      	beq.n	2500 <spi_write_buffer_wait+0x200>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    24dc:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    24de:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    24e0:	422b      	tst	r3, r5
    24e2:	d1e4      	bne.n	24ae <spi_write_buffer_wait+0x1ae>
    24e4:	1c33      	adds	r3, r6, #0
    24e6:	e7dc      	b.n	24a2 <spi_write_buffer_wait+0x1a2>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    24e8:	2012      	movs	r0, #18
    24ea:	e00a      	b.n	2502 <spi_write_buffer_wait+0x202>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    24ec:	2012      	movs	r0, #18
    24ee:	e008      	b.n	2502 <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    24f0:	2000      	movs	r0, #0
    24f2:	e006      	b.n	2502 <spi_write_buffer_wait+0x202>
    24f4:	2000      	movs	r0, #0
    24f6:	e004      	b.n	2502 <spi_write_buffer_wait+0x202>
    24f8:	2000      	movs	r0, #0
    24fa:	e002      	b.n	2502 <spi_write_buffer_wait+0x202>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    24fc:	2012      	movs	r0, #18
    24fe:	e000      	b.n	2502 <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    2500:	2000      	movs	r0, #0
}
    2502:	b003      	add	sp, #12
    2504:	bc3c      	pop	{r2, r3, r4, r5}
    2506:	4690      	mov	r8, r2
    2508:	4699      	mov	r9, r3
    250a:	46a2      	mov	sl, r4
    250c:	46ab      	mov	fp, r5
    250e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2510:	00002710 	.word	0x00002710
    2514:	00002711 	.word	0x00002711
    2518:	0000ffff 	.word	0x0000ffff

0000251c <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    251c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    251e:	0080      	lsls	r0, r0, #2
    2520:	4b74      	ldr	r3, [pc, #464]	; (26f4 <_spi_interrupt_handler+0x1d8>)
    2522:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2524:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    2526:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    2528:	5ce3      	ldrb	r3, [r4, r3]
    252a:	2237      	movs	r2, #55	; 0x37
    252c:	5ca7      	ldrb	r7, [r4, r2]
    252e:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    2530:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    2532:	7dae      	ldrb	r6, [r5, #22]
    2534:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    2536:	07f1      	lsls	r1, r6, #31
    2538:	d549      	bpl.n	25ce <_spi_interrupt_handler+0xb2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    253a:	7963      	ldrb	r3, [r4, #5]
    253c:	2b01      	cmp	r3, #1
    253e:	d116      	bne.n	256e <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
    2540:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2542:	2b00      	cmp	r3, #0
    2544:	d10f      	bne.n	2566 <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    2546:	4b6c      	ldr	r3, [pc, #432]	; (26f8 <_spi_interrupt_handler+0x1dc>)
    2548:	881b      	ldrh	r3, [r3, #0]
    254a:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    254c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    254e:	3b01      	subs	r3, #1
    2550:	b29b      	uxth	r3, r3
    2552:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    2554:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2556:	b29b      	uxth	r3, r3
    2558:	2b00      	cmp	r3, #0
    255a:	d101      	bne.n	2560 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    255c:	2301      	movs	r3, #1
    255e:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    2560:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    2562:	2b01      	cmp	r3, #1
    2564:	d103      	bne.n	256e <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    2566:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    2568:	2b00      	cmp	r3, #0
    256a:	d105      	bne.n	2578 <_spi_interrupt_handler+0x5c>
    256c:	e02f      	b.n	25ce <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    256e:	2b00      	cmp	r3, #0
    2570:	d12d      	bne.n	25ce <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
    2572:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    2574:	2b00      	cmp	r3, #0
    2576:	d02a      	beq.n	25ce <_spi_interrupt_handler+0xb2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2578:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    257a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    257c:	7819      	ldrb	r1, [r3, #0]
    257e:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    2580:	1c58      	adds	r0, r3, #1
    2582:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2584:	79a0      	ldrb	r0, [r4, #6]
    2586:	2801      	cmp	r0, #1
    2588:	d104      	bne.n	2594 <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    258a:	7858      	ldrb	r0, [r3, #1]
    258c:	0200      	lsls	r0, r0, #8
    258e:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    2590:	3302      	adds	r3, #2
    2592:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    2594:	05cb      	lsls	r3, r1, #23
    2596:	0ddb      	lsrs	r3, r3, #23
    2598:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    259a:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    259c:	3b01      	subs	r3, #1
    259e:	b29b      	uxth	r3, r3
    25a0:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    25a2:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    25a4:	b29b      	uxth	r3, r3
    25a6:	2b00      	cmp	r3, #0
    25a8:	d111      	bne.n	25ce <_spi_interrupt_handler+0xb2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    25aa:	2301      	movs	r3, #1
    25ac:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    25ae:	7a63      	ldrb	r3, [r4, #9]
    25b0:	2b01      	cmp	r3, #1
    25b2:	d10c      	bne.n	25ce <_spi_interrupt_handler+0xb2>
    25b4:	79e3      	ldrb	r3, [r4, #7]
    25b6:	2b00      	cmp	r3, #0
    25b8:	d109      	bne.n	25ce <_spi_interrupt_handler+0xb2>
						!(module->receiver_enabled)) {
					/* Buffer sent with receiver disabled */
					module->dir = SPI_DIRECTION_IDLE;
    25ba:	2303      	movs	r3, #3
    25bc:	7263      	strb	r3, [r4, #9]
					module->status = STATUS_OK;
    25be:	2200      	movs	r2, #0
    25c0:	2338      	movs	r3, #56	; 0x38
    25c2:	54e2      	strb	r2, [r4, r3]
					/* Run callback if registered and enabled */
					if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    25c4:	07fa      	lsls	r2, r7, #31
    25c6:	d502      	bpl.n	25ce <_spi_interrupt_handler+0xb2>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
									(module);
    25c8:	1c20      	adds	r0, r4, #0
    25ca:	68e3      	ldr	r3, [r4, #12]
    25cc:	4798      	blx	r3
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    25ce:	0771      	lsls	r1, r6, #29
    25d0:	d561      	bpl.n	2696 <_spi_interrupt_handler+0x17a>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    25d2:	8b6b      	ldrh	r3, [r5, #26]
    25d4:	075a      	lsls	r2, r3, #29
    25d6:	d514      	bpl.n	2602 <_spi_interrupt_handler+0xe6>
			if (module->dir != SPI_DIRECTION_WRITE) {
    25d8:	7a63      	ldrb	r3, [r4, #9]
    25da:	2b01      	cmp	r3, #1
    25dc:	d00b      	beq.n	25f6 <_spi_interrupt_handler+0xda>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    25de:	221e      	movs	r2, #30
    25e0:	2338      	movs	r3, #56	; 0x38
    25e2:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    25e4:	2303      	movs	r3, #3
    25e6:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    25e8:	2305      	movs	r3, #5
    25ea:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    25ec:	073b      	lsls	r3, r7, #28
    25ee:	d502      	bpl.n	25f6 <_spi_interrupt_handler+0xda>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    25f0:	1c20      	adds	r0, r4, #0
    25f2:	69a1      	ldr	r1, [r4, #24]
    25f4:	4788      	blx	r1
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    25f6:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    25f8:	8b6a      	ldrh	r2, [r5, #26]
    25fa:	2304      	movs	r3, #4
    25fc:	4313      	orrs	r3, r2
    25fe:	836b      	strh	r3, [r5, #26]
    2600:	e049      	b.n	2696 <_spi_interrupt_handler+0x17a>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    2602:	7a63      	ldrb	r3, [r4, #9]
    2604:	2b01      	cmp	r3, #1
    2606:	d116      	bne.n	2636 <_spi_interrupt_handler+0x11a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2608:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    260a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    260c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    260e:	3b01      	subs	r3, #1
    2610:	b29b      	uxth	r3, r3
    2612:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    2614:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2616:	b29b      	uxth	r3, r3
    2618:	2b00      	cmp	r3, #0
    261a:	d13c      	bne.n	2696 <_spi_interrupt_handler+0x17a>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    261c:	2304      	movs	r3, #4
    261e:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    2620:	2200      	movs	r2, #0
    2622:	2338      	movs	r3, #56	; 0x38
    2624:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    2626:	2303      	movs	r3, #3
    2628:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    262a:	07fa      	lsls	r2, r7, #31
    262c:	d533      	bpl.n	2696 <_spi_interrupt_handler+0x17a>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    262e:	1c20      	adds	r0, r4, #0
    2630:	68e3      	ldr	r3, [r4, #12]
    2632:	4798      	blx	r3
    2634:	e02f      	b.n	2696 <_spi_interrupt_handler+0x17a>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2636:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    2638:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    263a:	05d2      	lsls	r2, r2, #23
    263c:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    263e:	b2d3      	uxtb	r3, r2
    2640:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    2642:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    2644:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2646:	1c59      	adds	r1, r3, #1
    2648:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    264a:	79a1      	ldrb	r1, [r4, #6]
    264c:	2901      	cmp	r1, #1
    264e:	d104      	bne.n	265a <_spi_interrupt_handler+0x13e>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    2650:	0a12      	lsrs	r2, r2, #8
    2652:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    2654:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2656:	3301      	adds	r3, #1
    2658:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    265a:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    265c:	3b01      	subs	r3, #1
    265e:	b29b      	uxth	r3, r3
    2660:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    2662:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    2664:	b29b      	uxth	r3, r3
    2666:	2b00      	cmp	r3, #0
    2668:	d115      	bne.n	2696 <_spi_interrupt_handler+0x17a>
					module->status = STATUS_OK;
    266a:	2200      	movs	r2, #0
    266c:	2338      	movs	r3, #56	; 0x38
    266e:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    2670:	2304      	movs	r3, #4
    2672:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    2674:	7a63      	ldrb	r3, [r4, #9]
    2676:	2b02      	cmp	r3, #2
    2678:	d105      	bne.n	2686 <_spi_interrupt_handler+0x16a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    267a:	077a      	lsls	r2, r7, #29
    267c:	d50b      	bpl.n	2696 <_spi_interrupt_handler+0x17a>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    267e:	1c20      	adds	r0, r4, #0
    2680:	6963      	ldr	r3, [r4, #20]
    2682:	4798      	blx	r3
    2684:	e007      	b.n	2696 <_spi_interrupt_handler+0x17a>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    2686:	7a63      	ldrb	r3, [r4, #9]
    2688:	2b00      	cmp	r3, #0
    268a:	d104      	bne.n	2696 <_spi_interrupt_handler+0x17a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    268c:	07b9      	lsls	r1, r7, #30
    268e:	d502      	bpl.n	2696 <_spi_interrupt_handler+0x17a>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    2690:	1c20      	adds	r0, r4, #0
    2692:	6922      	ldr	r2, [r4, #16]
    2694:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    2696:	07b3      	lsls	r3, r6, #30
    2698:	d513      	bpl.n	26c2 <_spi_interrupt_handler+0x1a6>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    269a:	7963      	ldrb	r3, [r4, #5]
    269c:	2b00      	cmp	r3, #0
    269e:	d110      	bne.n	26c2 <_spi_interrupt_handler+0x1a6>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    26a0:	2307      	movs	r3, #7
    26a2:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    26a4:	2302      	movs	r3, #2
    26a6:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    26a8:	2303      	movs	r3, #3
    26aa:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    26ac:	2300      	movs	r3, #0
    26ae:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    26b0:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    26b2:	2338      	movs	r3, #56	; 0x38
    26b4:	2200      	movs	r2, #0
    26b6:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    26b8:	06f9      	lsls	r1, r7, #27
    26ba:	d502      	bpl.n	26c2 <_spi_interrupt_handler+0x1a6>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
    26bc:	1c20      	adds	r0, r4, #0
    26be:	69e2      	ldr	r2, [r4, #28]
    26c0:	4790      	blx	r2
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    26c2:	0733      	lsls	r3, r6, #28
    26c4:	d50a      	bpl.n	26dc <_spi_interrupt_handler+0x1c0>
			if (module->mode == SPI_MODE_SLAVE) {
    26c6:	7963      	ldrb	r3, [r4, #5]
    26c8:	2b00      	cmp	r3, #0
    26ca:	d107      	bne.n	26dc <_spi_interrupt_handler+0x1c0>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    26cc:	2308      	movs	r3, #8
    26ce:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    26d0:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    26d2:	06b9      	lsls	r1, r7, #26
    26d4:	d502      	bpl.n	26dc <_spi_interrupt_handler+0x1c0>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    26d6:	1c20      	adds	r0, r4, #0
    26d8:	6a22      	ldr	r2, [r4, #32]
    26da:	4790      	blx	r2
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    26dc:	09f6      	lsrs	r6, r6, #7
    26de:	d007      	beq.n	26f0 <_spi_interrupt_handler+0x1d4>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    26e0:	2380      	movs	r3, #128	; 0x80
    26e2:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    26e4:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    26e6:	067b      	lsls	r3, r7, #25
    26e8:	d502      	bpl.n	26f0 <_spi_interrupt_handler+0x1d4>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    26ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
    26ec:	1c20      	adds	r0, r4, #0
    26ee:	4798      	blx	r3
		}
	}
#  endif
}
    26f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    26f2:	46c0      	nop			; (mov r8, r8)
    26f4:	20000be4 	.word	0x20000be4
    26f8:	20000be0 	.word	0x20000be0

000026fc <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    26fc:	4770      	bx	lr
    26fe:	46c0      	nop			; (mov r8, r8)

00002700 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2700:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
    2702:	4b0b      	ldr	r3, [pc, #44]	; (2730 <_sercom_set_handler+0x30>)
    2704:	781b      	ldrb	r3, [r3, #0]
    2706:	2b00      	cmp	r3, #0
    2708:	d10e      	bne.n	2728 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    270a:	4c0a      	ldr	r4, [pc, #40]	; (2734 <_sercom_set_handler+0x34>)
    270c:	4d0a      	ldr	r5, [pc, #40]	; (2738 <_sercom_set_handler+0x38>)
    270e:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    2710:	4b0a      	ldr	r3, [pc, #40]	; (273c <_sercom_set_handler+0x3c>)
    2712:	2200      	movs	r2, #0
    2714:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2716:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    2718:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    271a:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    271c:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    271e:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    2720:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    2722:	2201      	movs	r2, #1
    2724:	4b02      	ldr	r3, [pc, #8]	; (2730 <_sercom_set_handler+0x30>)
    2726:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    2728:	0080      	lsls	r0, r0, #2
    272a:	4b02      	ldr	r3, [pc, #8]	; (2734 <_sercom_set_handler+0x34>)
    272c:	50c1      	str	r1, [r0, r3]
}
    272e:	bd30      	pop	{r4, r5, pc}
    2730:	200001d0 	.word	0x200001d0
    2734:	200001d4 	.word	0x200001d4
    2738:	000026fd 	.word	0x000026fd
    273c:	20000be4 	.word	0x20000be4

00002740 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    2740:	b530      	push	{r4, r5, lr}
    2742:	b083      	sub	sp, #12
    2744:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    2746:	ac01      	add	r4, sp, #4
    2748:	1c20      	adds	r0, r4, #0
    274a:	4905      	ldr	r1, [pc, #20]	; (2760 <_sercom_get_interrupt_vector+0x20>)
    274c:	2204      	movs	r2, #4
    274e:	4b05      	ldr	r3, [pc, #20]	; (2764 <_sercom_get_interrupt_vector+0x24>)
    2750:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    2752:	1c28      	adds	r0, r5, #0
    2754:	4b04      	ldr	r3, [pc, #16]	; (2768 <_sercom_get_interrupt_vector+0x28>)
    2756:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    2758:	5620      	ldrsb	r0, [r4, r0]
}
    275a:	b003      	add	sp, #12
    275c:	bd30      	pop	{r4, r5, pc}
    275e:	46c0      	nop			; (mov r8, r8)
    2760:	0000aa4c 	.word	0x0000aa4c
    2764:	00003309 	.word	0x00003309
    2768:	00001fb9 	.word	0x00001fb9

0000276c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    276c:	b508      	push	{r3, lr}
    276e:	4b02      	ldr	r3, [pc, #8]	; (2778 <SERCOM0_Handler+0xc>)
    2770:	681b      	ldr	r3, [r3, #0]
    2772:	2000      	movs	r0, #0
    2774:	4798      	blx	r3
    2776:	bd08      	pop	{r3, pc}
    2778:	200001d4 	.word	0x200001d4

0000277c <SERCOM1_Handler>:
    277c:	b508      	push	{r3, lr}
    277e:	4b02      	ldr	r3, [pc, #8]	; (2788 <SERCOM1_Handler+0xc>)
    2780:	685b      	ldr	r3, [r3, #4]
    2782:	2001      	movs	r0, #1
    2784:	4798      	blx	r3
    2786:	bd08      	pop	{r3, pc}
    2788:	200001d4 	.word	0x200001d4

0000278c <SERCOM2_Handler>:
    278c:	b508      	push	{r3, lr}
    278e:	4b02      	ldr	r3, [pc, #8]	; (2798 <SERCOM2_Handler+0xc>)
    2790:	689b      	ldr	r3, [r3, #8]
    2792:	2002      	movs	r0, #2
    2794:	4798      	blx	r3
    2796:	bd08      	pop	{r3, pc}
    2798:	200001d4 	.word	0x200001d4

0000279c <SERCOM3_Handler>:
    279c:	b508      	push	{r3, lr}
    279e:	4b02      	ldr	r3, [pc, #8]	; (27a8 <SERCOM3_Handler+0xc>)
    27a0:	68db      	ldr	r3, [r3, #12]
    27a2:	2003      	movs	r0, #3
    27a4:	4798      	blx	r3
    27a6:	bd08      	pop	{r3, pc}
    27a8:	200001d4 	.word	0x200001d4

000027ac <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    27ac:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    27ae:	2000      	movs	r0, #0
    27b0:	4b08      	ldr	r3, [pc, #32]	; (27d4 <delay_init+0x28>)
    27b2:	4798      	blx	r3
	cycles_per_ms /= 1000;
    27b4:	4c08      	ldr	r4, [pc, #32]	; (27d8 <delay_init+0x2c>)
    27b6:	21fa      	movs	r1, #250	; 0xfa
    27b8:	0089      	lsls	r1, r1, #2
    27ba:	47a0      	blx	r4
    27bc:	4b07      	ldr	r3, [pc, #28]	; (27dc <delay_init+0x30>)
    27be:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    27c0:	21fa      	movs	r1, #250	; 0xfa
    27c2:	0089      	lsls	r1, r1, #2
    27c4:	47a0      	blx	r4
    27c6:	4b06      	ldr	r3, [pc, #24]	; (27e0 <delay_init+0x34>)
    27c8:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    27ca:	2205      	movs	r2, #5
    27cc:	4b05      	ldr	r3, [pc, #20]	; (27e4 <delay_init+0x38>)
    27ce:	601a      	str	r2, [r3, #0]
}
    27d0:	bd10      	pop	{r4, pc}
    27d2:	46c0      	nop			; (mov r8, r8)
    27d4:	00002c75 	.word	0x00002c75
    27d8:	000071c5 	.word	0x000071c5
    27dc:	20000018 	.word	0x20000018
    27e0:	20000014 	.word	0x20000014
    27e4:	e000e010 	.word	0xe000e010

000027e8 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    27e8:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    27ea:	4b08      	ldr	r3, [pc, #32]	; (280c <delay_cycles_ms+0x24>)
    27ec:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    27ee:	4a08      	ldr	r2, [pc, #32]	; (2810 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    27f0:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    27f2:	2180      	movs	r1, #128	; 0x80
    27f4:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    27f6:	e006      	b.n	2806 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    27f8:	2c00      	cmp	r4, #0
    27fa:	d004      	beq.n	2806 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    27fc:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    27fe:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    2800:	6813      	ldr	r3, [r2, #0]
    2802:	420b      	tst	r3, r1
    2804:	d0fc      	beq.n	2800 <delay_cycles_ms+0x18>
    2806:	3801      	subs	r0, #1
    2808:	d2f6      	bcs.n	27f8 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    280a:	bd30      	pop	{r4, r5, pc}
    280c:	20000018 	.word	0x20000018
    2810:	e000e010 	.word	0xe000e010

00002814 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    2814:	b500      	push	{lr}
    2816:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2818:	ab01      	add	r3, sp, #4
    281a:	2280      	movs	r2, #128	; 0x80
    281c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    281e:	780a      	ldrb	r2, [r1, #0]
    2820:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    2822:	784a      	ldrb	r2, [r1, #1]
    2824:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    2826:	788a      	ldrb	r2, [r1, #2]
    2828:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    282a:	1c19      	adds	r1, r3, #0
    282c:	4b01      	ldr	r3, [pc, #4]	; (2834 <port_pin_set_config+0x20>)
    282e:	4798      	blx	r3
}
    2830:	b003      	add	sp, #12
    2832:	bd00      	pop	{pc}
    2834:	00002e69 	.word	0x00002e69

00002838 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    2838:	4770      	bx	lr
    283a:	46c0      	nop			; (mov r8, r8)

0000283c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    283c:	4b0c      	ldr	r3, [pc, #48]	; (2870 <cpu_irq_enter_critical+0x34>)
    283e:	681b      	ldr	r3, [r3, #0]
    2840:	2b00      	cmp	r3, #0
    2842:	d110      	bne.n	2866 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2844:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    2848:	2b00      	cmp	r3, #0
    284a:	d109      	bne.n	2860 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    284c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    284e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    2852:	2200      	movs	r2, #0
    2854:	4b07      	ldr	r3, [pc, #28]	; (2874 <cpu_irq_enter_critical+0x38>)
    2856:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    2858:	2201      	movs	r2, #1
    285a:	4b07      	ldr	r3, [pc, #28]	; (2878 <cpu_irq_enter_critical+0x3c>)
    285c:	701a      	strb	r2, [r3, #0]
    285e:	e002      	b.n	2866 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    2860:	2200      	movs	r2, #0
    2862:	4b05      	ldr	r3, [pc, #20]	; (2878 <cpu_irq_enter_critical+0x3c>)
    2864:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    2866:	4b02      	ldr	r3, [pc, #8]	; (2870 <cpu_irq_enter_critical+0x34>)
    2868:	681a      	ldr	r2, [r3, #0]
    286a:	3201      	adds	r2, #1
    286c:	601a      	str	r2, [r3, #0]
}
    286e:	4770      	bx	lr
    2870:	200001e4 	.word	0x200001e4
    2874:	2000001c 	.word	0x2000001c
    2878:	200001e8 	.word	0x200001e8

0000287c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    287c:	4b08      	ldr	r3, [pc, #32]	; (28a0 <cpu_irq_leave_critical+0x24>)
    287e:	681a      	ldr	r2, [r3, #0]
    2880:	3a01      	subs	r2, #1
    2882:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    2884:	681b      	ldr	r3, [r3, #0]
    2886:	2b00      	cmp	r3, #0
    2888:	d109      	bne.n	289e <cpu_irq_leave_critical+0x22>
    288a:	4b06      	ldr	r3, [pc, #24]	; (28a4 <cpu_irq_leave_critical+0x28>)
    288c:	781b      	ldrb	r3, [r3, #0]
    288e:	2b00      	cmp	r3, #0
    2890:	d005      	beq.n	289e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    2892:	2201      	movs	r2, #1
    2894:	4b04      	ldr	r3, [pc, #16]	; (28a8 <cpu_irq_leave_critical+0x2c>)
    2896:	701a      	strb	r2, [r3, #0]
    2898:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    289c:	b662      	cpsie	i
	}
}
    289e:	4770      	bx	lr
    28a0:	200001e4 	.word	0x200001e4
    28a4:	200001e8 	.word	0x200001e8
    28a8:	2000001c 	.word	0x2000001c

000028ac <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    28ac:	b508      	push	{r3, lr}
	switch (clock_source) {
    28ae:	2808      	cmp	r0, #8
    28b0:	d834      	bhi.n	291c <system_clock_source_get_hz+0x70>
    28b2:	0080      	lsls	r0, r0, #2
    28b4:	4b1b      	ldr	r3, [pc, #108]	; (2924 <system_clock_source_get_hz+0x78>)
    28b6:	581b      	ldr	r3, [r3, r0]
    28b8:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    28ba:	2080      	movs	r0, #128	; 0x80
    28bc:	0200      	lsls	r0, r0, #8
    28be:	e030      	b.n	2922 <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    28c0:	4b19      	ldr	r3, [pc, #100]	; (2928 <system_clock_source_get_hz+0x7c>)
    28c2:	6918      	ldr	r0, [r3, #16]
    28c4:	e02d      	b.n	2922 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    28c6:	4b19      	ldr	r3, [pc, #100]	; (292c <system_clock_source_get_hz+0x80>)
    28c8:	6a18      	ldr	r0, [r3, #32]
    28ca:	0580      	lsls	r0, r0, #22
    28cc:	0f80      	lsrs	r0, r0, #30
    28ce:	4b18      	ldr	r3, [pc, #96]	; (2930 <system_clock_source_get_hz+0x84>)
    28d0:	40c3      	lsrs	r3, r0
    28d2:	1c18      	adds	r0, r3, #0
    28d4:	e025      	b.n	2922 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    28d6:	4b14      	ldr	r3, [pc, #80]	; (2928 <system_clock_source_get_hz+0x7c>)
    28d8:	6958      	ldr	r0, [r3, #20]
    28da:	e022      	b.n	2922 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    28dc:	4b12      	ldr	r3, [pc, #72]	; (2928 <system_clock_source_get_hz+0x7c>)
    28de:	681b      	ldr	r3, [r3, #0]
    28e0:	2002      	movs	r0, #2
    28e2:	4018      	ands	r0, r3
    28e4:	d01d      	beq.n	2922 <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    28e6:	4911      	ldr	r1, [pc, #68]	; (292c <system_clock_source_get_hz+0x80>)
    28e8:	2210      	movs	r2, #16
    28ea:	68cb      	ldr	r3, [r1, #12]
    28ec:	421a      	tst	r2, r3
    28ee:	d0fc      	beq.n	28ea <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    28f0:	4b0d      	ldr	r3, [pc, #52]	; (2928 <system_clock_source_get_hz+0x7c>)
    28f2:	681b      	ldr	r3, [r3, #0]
    28f4:	075a      	lsls	r2, r3, #29
    28f6:	d513      	bpl.n	2920 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    28f8:	2000      	movs	r0, #0
    28fa:	4b0e      	ldr	r3, [pc, #56]	; (2934 <system_clock_source_get_hz+0x88>)
    28fc:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    28fe:	4b0a      	ldr	r3, [pc, #40]	; (2928 <system_clock_source_get_hz+0x7c>)
    2900:	689b      	ldr	r3, [r3, #8]
    2902:	041b      	lsls	r3, r3, #16
    2904:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2906:	4358      	muls	r0, r3
    2908:	e00b      	b.n	2922 <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    290a:	2350      	movs	r3, #80	; 0x50
    290c:	4a07      	ldr	r2, [pc, #28]	; (292c <system_clock_source_get_hz+0x80>)
    290e:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2910:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2912:	075a      	lsls	r2, r3, #29
    2914:	d505      	bpl.n	2922 <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    2916:	4b04      	ldr	r3, [pc, #16]	; (2928 <system_clock_source_get_hz+0x7c>)
    2918:	68d8      	ldr	r0, [r3, #12]
    291a:	e002      	b.n	2922 <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    291c:	2000      	movs	r0, #0
    291e:	e000      	b.n	2922 <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    2920:	4805      	ldr	r0, [pc, #20]	; (2938 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    2922:	bd08      	pop	{r3, pc}
    2924:	0000aa50 	.word	0x0000aa50
    2928:	200001ec 	.word	0x200001ec
    292c:	40000800 	.word	0x40000800
    2930:	007a1200 	.word	0x007a1200
    2934:	00002da9 	.word	0x00002da9
    2938:	02dc6c00 	.word	0x02dc6c00

0000293c <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    293c:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    293e:	4b0c      	ldr	r3, [pc, #48]	; (2970 <system_clock_source_osc8m_set_config+0x34>)
    2940:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2942:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2944:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    2946:	7840      	ldrb	r0, [r0, #1]
    2948:	2201      	movs	r2, #1
    294a:	4010      	ands	r0, r2
    294c:	0180      	lsls	r0, r0, #6
    294e:	2640      	movs	r6, #64	; 0x40
    2950:	43b4      	bics	r4, r6
    2952:	4304      	orrs	r4, r0
    2954:	402a      	ands	r2, r5
    2956:	01d0      	lsls	r0, r2, #7
    2958:	2280      	movs	r2, #128	; 0x80
    295a:	4394      	bics	r4, r2
    295c:	1c22      	adds	r2, r4, #0
    295e:	4302      	orrs	r2, r0
    2960:	2003      	movs	r0, #3
    2962:	4001      	ands	r1, r0
    2964:	0209      	lsls	r1, r1, #8
    2966:	4803      	ldr	r0, [pc, #12]	; (2974 <system_clock_source_osc8m_set_config+0x38>)
    2968:	4002      	ands	r2, r0
    296a:	430a      	orrs	r2, r1
    296c:	621a      	str	r2, [r3, #32]
}
    296e:	bd70      	pop	{r4, r5, r6, pc}
    2970:	40000800 	.word	0x40000800
    2974:	fffffcff 	.word	0xfffffcff

00002978 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    2978:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    297a:	7a02      	ldrb	r2, [r0, #8]
    297c:	0692      	lsls	r2, r2, #26
    297e:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    2980:	8943      	ldrh	r3, [r0, #10]
    2982:	059b      	lsls	r3, r3, #22
    2984:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2986:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    2988:	4b15      	ldr	r3, [pc, #84]	; (29e0 <system_clock_source_dfll_set_config+0x68>)
    298a:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    298c:	8881      	ldrh	r1, [r0, #4]
    298e:	8842      	ldrh	r2, [r0, #2]
    2990:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    2992:	79c4      	ldrb	r4, [r0, #7]
    2994:	7982      	ldrb	r2, [r0, #6]
    2996:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2998:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    299a:	7841      	ldrb	r1, [r0, #1]
    299c:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    299e:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    29a0:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    29a2:	7803      	ldrb	r3, [r0, #0]
    29a4:	2b04      	cmp	r3, #4
    29a6:	d10f      	bne.n	29c8 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    29a8:	7b02      	ldrb	r2, [r0, #12]
    29aa:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    29ac:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    29ae:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    29b0:	89c3      	ldrh	r3, [r0, #14]
    29b2:	041b      	lsls	r3, r3, #16
    29b4:	490b      	ldr	r1, [pc, #44]	; (29e4 <system_clock_source_dfll_set_config+0x6c>)
    29b6:	400b      	ands	r3, r1
    29b8:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    29ba:	4b09      	ldr	r3, [pc, #36]	; (29e0 <system_clock_source_dfll_set_config+0x68>)
    29bc:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    29be:	6819      	ldr	r1, [r3, #0]
    29c0:	2204      	movs	r2, #4
    29c2:	430a      	orrs	r2, r1
    29c4:	601a      	str	r2, [r3, #0]
    29c6:	e009      	b.n	29dc <system_clock_source_dfll_set_config+0x64>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    29c8:	2b20      	cmp	r3, #32
    29ca:	d107      	bne.n	29dc <system_clock_source_dfll_set_config+0x64>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    29cc:	8a02      	ldrh	r2, [r0, #16]
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    29ce:	4b04      	ldr	r3, [pc, #16]	; (29e0 <system_clock_source_dfll_set_config+0x68>)
    29d0:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    29d2:	6819      	ldr	r1, [r3, #0]
    29d4:	2284      	movs	r2, #132	; 0x84
    29d6:	00d2      	lsls	r2, r2, #3
    29d8:	430a      	orrs	r2, r1
    29da:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    29dc:	bd10      	pop	{r4, pc}
    29de:	46c0      	nop			; (mov r8, r8)
    29e0:	200001ec 	.word	0x200001ec
    29e4:	03ff0000 	.word	0x03ff0000

000029e8 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    29e8:	2808      	cmp	r0, #8
    29ea:	d843      	bhi.n	2a74 <system_clock_source_enable+0x8c>
    29ec:	0080      	lsls	r0, r0, #2
    29ee:	4b22      	ldr	r3, [pc, #136]	; (2a78 <system_clock_source_enable+0x90>)
    29f0:	581b      	ldr	r3, [r3, r0]
    29f2:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    29f4:	2000      	movs	r0, #0
    29f6:	e03e      	b.n	2a76 <system_clock_source_enable+0x8e>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    29f8:	4b20      	ldr	r3, [pc, #128]	; (2a7c <system_clock_source_enable+0x94>)
    29fa:	6a19      	ldr	r1, [r3, #32]
    29fc:	2202      	movs	r2, #2
    29fe:	430a      	orrs	r2, r1
    2a00:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    2a02:	2000      	movs	r0, #0
    2a04:	e037      	b.n	2a76 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2a06:	4b1d      	ldr	r3, [pc, #116]	; (2a7c <system_clock_source_enable+0x94>)
    2a08:	6999      	ldr	r1, [r3, #24]
    2a0a:	2202      	movs	r2, #2
    2a0c:	430a      	orrs	r2, r1
    2a0e:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2a10:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    2a12:	e030      	b.n	2a76 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2a14:	4b19      	ldr	r3, [pc, #100]	; (2a7c <system_clock_source_enable+0x94>)
    2a16:	8a19      	ldrh	r1, [r3, #16]
    2a18:	2202      	movs	r2, #2
    2a1a:	430a      	orrs	r2, r1
    2a1c:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2a1e:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    2a20:	e029      	b.n	2a76 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2a22:	4b16      	ldr	r3, [pc, #88]	; (2a7c <system_clock_source_enable+0x94>)
    2a24:	8a99      	ldrh	r1, [r3, #20]
    2a26:	2202      	movs	r2, #2
    2a28:	430a      	orrs	r2, r1
    2a2a:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2a2c:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    2a2e:	e022      	b.n	2a76 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2a30:	4b13      	ldr	r3, [pc, #76]	; (2a80 <system_clock_source_enable+0x98>)
    2a32:	6819      	ldr	r1, [r3, #0]
    2a34:	2202      	movs	r2, #2
    2a36:	430a      	orrs	r2, r1
    2a38:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    2a3a:	681a      	ldr	r2, [r3, #0]
    2a3c:	4b11      	ldr	r3, [pc, #68]	; (2a84 <system_clock_source_enable+0x9c>)
    2a3e:	401a      	ands	r2, r3
    2a40:	4b0e      	ldr	r3, [pc, #56]	; (2a7c <system_clock_source_enable+0x94>)
    2a42:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2a44:	1c19      	adds	r1, r3, #0
    2a46:	2210      	movs	r2, #16
    2a48:	68cb      	ldr	r3, [r1, #12]
    2a4a:	421a      	tst	r2, r3
    2a4c:	d0fc      	beq.n	2a48 <system_clock_source_enable+0x60>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2a4e:	4a0c      	ldr	r2, [pc, #48]	; (2a80 <system_clock_source_enable+0x98>)
    2a50:	6891      	ldr	r1, [r2, #8]
    2a52:	4b0a      	ldr	r3, [pc, #40]	; (2a7c <system_clock_source_enable+0x94>)
    2a54:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2a56:	6851      	ldr	r1, [r2, #4]
    2a58:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2a5a:	6812      	ldr	r2, [r2, #0]
    2a5c:	b292      	uxth	r2, r2
    2a5e:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2a60:	2000      	movs	r0, #0
    2a62:	e008      	b.n	2a76 <system_clock_source_enable+0x8e>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2a64:	4a05      	ldr	r2, [pc, #20]	; (2a7c <system_clock_source_enable+0x94>)
    2a66:	2344      	movs	r3, #68	; 0x44
    2a68:	5cd0      	ldrb	r0, [r2, r3]
    2a6a:	2102      	movs	r1, #2
    2a6c:	4301      	orrs	r1, r0
    2a6e:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2a70:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    2a72:	e000      	b.n	2a76 <system_clock_source_enable+0x8e>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2a74:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    2a76:	4770      	bx	lr
    2a78:	0000aa74 	.word	0x0000aa74
    2a7c:	40000800 	.word	0x40000800
    2a80:	200001ec 	.word	0x200001ec
    2a84:	0000ff7f 	.word	0x0000ff7f

00002a88 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2a88:	b530      	push	{r4, r5, lr}
    2a8a:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2a8c:	22c2      	movs	r2, #194	; 0xc2
    2a8e:	00d2      	lsls	r2, r2, #3
    2a90:	4b27      	ldr	r3, [pc, #156]	; (2b30 <system_clock_init+0xa8>)
    2a92:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2a94:	4b27      	ldr	r3, [pc, #156]	; (2b34 <system_clock_init+0xac>)
    2a96:	685a      	ldr	r2, [r3, #4]
    2a98:	211e      	movs	r1, #30
    2a9a:	438a      	bics	r2, r1
    2a9c:	2102      	movs	r1, #2
    2a9e:	430a      	orrs	r2, r1
    2aa0:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2aa2:	2201      	movs	r2, #1
    2aa4:	ab01      	add	r3, sp, #4
    2aa6:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2aa8:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2aaa:	4d23      	ldr	r5, [pc, #140]	; (2b38 <system_clock_init+0xb0>)
    2aac:	b2e0      	uxtb	r0, r4
    2aae:	a901      	add	r1, sp, #4
    2ab0:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2ab2:	3401      	adds	r4, #1
    2ab4:	2c25      	cmp	r4, #37	; 0x25
    2ab6:	d1f9      	bne.n	2aac <system_clock_init+0x24>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    2ab8:	a805      	add	r0, sp, #20
    2aba:	2300      	movs	r3, #0
    2abc:	7003      	strb	r3, [r0, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2abe:	2400      	movs	r4, #0
    2ac0:	8043      	strh	r3, [r0, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2ac2:	8083      	strh	r3, [r0, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2ac4:	7184      	strb	r4, [r0, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2ac6:	71c4      	strb	r4, [r0, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
    2ac8:	2207      	movs	r2, #7
    2aca:	7202      	strb	r2, [r0, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
    2acc:	233f      	movs	r3, #63	; 0x3f
    2ace:	8143      	strh	r3, [r0, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    2ad0:	2106      	movs	r1, #6
    2ad2:	8201      	strh	r1, [r0, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    2ad4:	7044      	strb	r4, [r0, #1]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2ad6:	7302      	strb	r2, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2ad8:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2ada:	4b18      	ldr	r3, [pc, #96]	; (2b3c <system_clock_init+0xb4>)
    2adc:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    2ade:	a804      	add	r0, sp, #16
    2ae0:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    2ae2:	2301      	movs	r3, #1
    2ae4:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2ae6:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2ae8:	4b15      	ldr	r3, [pc, #84]	; (2b40 <system_clock_init+0xb8>)
    2aea:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2aec:	2006      	movs	r0, #6
    2aee:	4c15      	ldr	r4, [pc, #84]	; (2b44 <system_clock_init+0xbc>)
    2af0:	47a0      	blx	r4


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2af2:	4b15      	ldr	r3, [pc, #84]	; (2b48 <system_clock_init+0xc0>)
    2af4:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    2af6:	2007      	movs	r0, #7
    2af8:	47a0      	blx	r4

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2afa:	490d      	ldr	r1, [pc, #52]	; (2b30 <system_clock_init+0xa8>)
    2afc:	2210      	movs	r2, #16
    2afe:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    2b00:	421a      	tst	r2, r3
    2b02:	d0fc      	beq.n	2afe <system_clock_init+0x76>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    2b04:	4a11      	ldr	r2, [pc, #68]	; (2b4c <system_clock_init+0xc4>)
    2b06:	2300      	movs	r3, #0
    2b08:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    2b0a:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    2b0c:	7293      	strb	r3, [r2, #10]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2b0e:	a901      	add	r1, sp, #4
    2b10:	2201      	movs	r2, #1
    2b12:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    2b14:	704b      	strb	r3, [r1, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2b16:	2206      	movs	r2, #6
    2b18:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    2b1a:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2b1c:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2b1e:	2000      	movs	r0, #0
    2b20:	4b0b      	ldr	r3, [pc, #44]	; (2b50 <system_clock_init+0xc8>)
    2b22:	4798      	blx	r3
    2b24:	2000      	movs	r0, #0
    2b26:	4b0b      	ldr	r3, [pc, #44]	; (2b54 <system_clock_init+0xcc>)
    2b28:	4798      	blx	r3
#endif
}
    2b2a:	b00b      	add	sp, #44	; 0x2c
    2b2c:	bd30      	pop	{r4, r5, pc}
    2b2e:	46c0      	nop			; (mov r8, r8)
    2b30:	40000800 	.word	0x40000800
    2b34:	41004000 	.word	0x41004000
    2b38:	00002d8d 	.word	0x00002d8d
    2b3c:	00002979 	.word	0x00002979
    2b40:	0000293d 	.word	0x0000293d
    2b44:	000029e9 	.word	0x000029e9
    2b48:	00002b59 	.word	0x00002b59
    2b4c:	40000400 	.word	0x40000400
    2b50:	00002b7d 	.word	0x00002b7d
    2b54:	00002c31 	.word	0x00002c31

00002b58 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2b58:	4b06      	ldr	r3, [pc, #24]	; (2b74 <system_gclk_init+0x1c>)
    2b5a:	6999      	ldr	r1, [r3, #24]
    2b5c:	2208      	movs	r2, #8
    2b5e:	430a      	orrs	r2, r1
    2b60:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2b62:	2201      	movs	r2, #1
    2b64:	4b04      	ldr	r3, [pc, #16]	; (2b78 <system_gclk_init+0x20>)
    2b66:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2b68:	1c19      	adds	r1, r3, #0
    2b6a:	780b      	ldrb	r3, [r1, #0]
    2b6c:	4213      	tst	r3, r2
    2b6e:	d1fc      	bne.n	2b6a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2b70:	4770      	bx	lr
    2b72:	46c0      	nop			; (mov r8, r8)
    2b74:	40000400 	.word	0x40000400
    2b78:	40000c00 	.word	0x40000c00

00002b7c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2b7e:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2b80:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2b82:	780d      	ldrb	r5, [r1, #0]
    2b84:	022d      	lsls	r5, r5, #8
    2b86:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2b88:	784b      	ldrb	r3, [r1, #1]
    2b8a:	2b00      	cmp	r3, #0
    2b8c:	d002      	beq.n	2b94 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2b8e:	2380      	movs	r3, #128	; 0x80
    2b90:	02db      	lsls	r3, r3, #11
    2b92:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2b94:	7a4b      	ldrb	r3, [r1, #9]
    2b96:	2b00      	cmp	r3, #0
    2b98:	d002      	beq.n	2ba0 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2b9a:	2380      	movs	r3, #128	; 0x80
    2b9c:	031b      	lsls	r3, r3, #12
    2b9e:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2ba0:	684c      	ldr	r4, [r1, #4]
    2ba2:	2c01      	cmp	r4, #1
    2ba4:	d917      	bls.n	2bd6 <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2ba6:	1e63      	subs	r3, r4, #1
    2ba8:	421c      	tst	r4, r3
    2baa:	d10f      	bne.n	2bcc <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2bac:	2c02      	cmp	r4, #2
    2bae:	d906      	bls.n	2bbe <system_gclk_gen_set_config+0x42>
    2bb0:	2302      	movs	r3, #2
    2bb2:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2bb4:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    2bb6:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2bb8:	429c      	cmp	r4, r3
    2bba:	d8fb      	bhi.n	2bb4 <system_gclk_gen_set_config+0x38>
    2bbc:	e000      	b.n	2bc0 <system_gclk_gen_set_config+0x44>
    2bbe:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2bc0:	0217      	lsls	r7, r2, #8
    2bc2:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2bc4:	2380      	movs	r3, #128	; 0x80
    2bc6:	035b      	lsls	r3, r3, #13
    2bc8:	431d      	orrs	r5, r3
    2bca:	e004      	b.n	2bd6 <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2bcc:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    2bce:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2bd0:	2380      	movs	r3, #128	; 0x80
    2bd2:	029b      	lsls	r3, r3, #10
    2bd4:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2bd6:	7a0b      	ldrb	r3, [r1, #8]
    2bd8:	2b00      	cmp	r3, #0
    2bda:	d002      	beq.n	2be2 <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2bdc:	2380      	movs	r3, #128	; 0x80
    2bde:	039b      	lsls	r3, r3, #14
    2be0:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2be2:	4a0f      	ldr	r2, [pc, #60]	; (2c20 <system_gclk_gen_set_config+0xa4>)
    2be4:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    2be6:	b25b      	sxtb	r3, r3
    2be8:	2b00      	cmp	r3, #0
    2bea:	dbfb      	blt.n	2be4 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2bec:	4b0d      	ldr	r3, [pc, #52]	; (2c24 <system_gclk_gen_set_config+0xa8>)
    2bee:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2bf0:	4b0d      	ldr	r3, [pc, #52]	; (2c28 <system_gclk_gen_set_config+0xac>)
    2bf2:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2bf4:	4a0a      	ldr	r2, [pc, #40]	; (2c20 <system_gclk_gen_set_config+0xa4>)
    2bf6:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2bf8:	b25b      	sxtb	r3, r3
    2bfa:	2b00      	cmp	r3, #0
    2bfc:	dbfb      	blt.n	2bf6 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2bfe:	4b08      	ldr	r3, [pc, #32]	; (2c20 <system_gclk_gen_set_config+0xa4>)
    2c00:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2c02:	1c1a      	adds	r2, r3, #0
    2c04:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    2c06:	b25b      	sxtb	r3, r3
    2c08:	2b00      	cmp	r3, #0
    2c0a:	dbfb      	blt.n	2c04 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2c0c:	4b04      	ldr	r3, [pc, #16]	; (2c20 <system_gclk_gen_set_config+0xa4>)
    2c0e:	6859      	ldr	r1, [r3, #4]
    2c10:	2280      	movs	r2, #128	; 0x80
    2c12:	0252      	lsls	r2, r2, #9
    2c14:	400a      	ands	r2, r1
    2c16:	4315      	orrs	r5, r2
    2c18:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2c1a:	4b04      	ldr	r3, [pc, #16]	; (2c2c <system_gclk_gen_set_config+0xb0>)
    2c1c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2c20:	40000c00 	.word	0x40000c00
    2c24:	0000283d 	.word	0x0000283d
    2c28:	40000c08 	.word	0x40000c08
    2c2c:	0000287d 	.word	0x0000287d

00002c30 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2c30:	b510      	push	{r4, lr}
    2c32:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2c34:	4a0b      	ldr	r2, [pc, #44]	; (2c64 <system_gclk_gen_enable+0x34>)
    2c36:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2c38:	b25b      	sxtb	r3, r3
    2c3a:	2b00      	cmp	r3, #0
    2c3c:	dbfb      	blt.n	2c36 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2c3e:	4b0a      	ldr	r3, [pc, #40]	; (2c68 <system_gclk_gen_enable+0x38>)
    2c40:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2c42:	4b0a      	ldr	r3, [pc, #40]	; (2c6c <system_gclk_gen_enable+0x3c>)
    2c44:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2c46:	4a07      	ldr	r2, [pc, #28]	; (2c64 <system_gclk_gen_enable+0x34>)
    2c48:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2c4a:	b25b      	sxtb	r3, r3
    2c4c:	2b00      	cmp	r3, #0
    2c4e:	dbfb      	blt.n	2c48 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2c50:	4b04      	ldr	r3, [pc, #16]	; (2c64 <system_gclk_gen_enable+0x34>)
    2c52:	6859      	ldr	r1, [r3, #4]
    2c54:	2280      	movs	r2, #128	; 0x80
    2c56:	0252      	lsls	r2, r2, #9
    2c58:	430a      	orrs	r2, r1
    2c5a:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2c5c:	4b04      	ldr	r3, [pc, #16]	; (2c70 <system_gclk_gen_enable+0x40>)
    2c5e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2c60:	bd10      	pop	{r4, pc}
    2c62:	46c0      	nop			; (mov r8, r8)
    2c64:	40000c00 	.word	0x40000c00
    2c68:	0000283d 	.word	0x0000283d
    2c6c:	40000c04 	.word	0x40000c04
    2c70:	0000287d 	.word	0x0000287d

00002c74 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2c74:	b570      	push	{r4, r5, r6, lr}
    2c76:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2c78:	4a1a      	ldr	r2, [pc, #104]	; (2ce4 <system_gclk_gen_get_hz+0x70>)
    2c7a:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2c7c:	b25b      	sxtb	r3, r3
    2c7e:	2b00      	cmp	r3, #0
    2c80:	dbfb      	blt.n	2c7a <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2c82:	4b19      	ldr	r3, [pc, #100]	; (2ce8 <system_gclk_gen_get_hz+0x74>)
    2c84:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2c86:	4b19      	ldr	r3, [pc, #100]	; (2cec <system_gclk_gen_get_hz+0x78>)
    2c88:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2c8a:	4a16      	ldr	r2, [pc, #88]	; (2ce4 <system_gclk_gen_get_hz+0x70>)
    2c8c:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2c8e:	b25b      	sxtb	r3, r3
    2c90:	2b00      	cmp	r3, #0
    2c92:	dbfb      	blt.n	2c8c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2c94:	4e13      	ldr	r6, [pc, #76]	; (2ce4 <system_gclk_gen_get_hz+0x70>)
    2c96:	6870      	ldr	r0, [r6, #4]
    2c98:	04c0      	lsls	r0, r0, #19
    2c9a:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2c9c:	4b14      	ldr	r3, [pc, #80]	; (2cf0 <system_gclk_gen_get_hz+0x7c>)
    2c9e:	4798      	blx	r3
    2ca0:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2ca2:	4b12      	ldr	r3, [pc, #72]	; (2cec <system_gclk_gen_get_hz+0x78>)
    2ca4:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2ca6:	6876      	ldr	r6, [r6, #4]
    2ca8:	02f6      	lsls	r6, r6, #11
    2caa:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2cac:	4b11      	ldr	r3, [pc, #68]	; (2cf4 <system_gclk_gen_get_hz+0x80>)
    2cae:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2cb0:	4a0c      	ldr	r2, [pc, #48]	; (2ce4 <system_gclk_gen_get_hz+0x70>)
    2cb2:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    2cb4:	b25b      	sxtb	r3, r3
    2cb6:	2b00      	cmp	r3, #0
    2cb8:	dbfb      	blt.n	2cb2 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2cba:	4b0a      	ldr	r3, [pc, #40]	; (2ce4 <system_gclk_gen_get_hz+0x70>)
    2cbc:	689c      	ldr	r4, [r3, #8]
    2cbe:	0a24      	lsrs	r4, r4, #8
    2cc0:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2cc2:	4b0d      	ldr	r3, [pc, #52]	; (2cf8 <system_gclk_gen_get_hz+0x84>)
    2cc4:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2cc6:	2e00      	cmp	r6, #0
    2cc8:	d107      	bne.n	2cda <system_gclk_gen_get_hz+0x66>
    2cca:	2c01      	cmp	r4, #1
    2ccc:	d907      	bls.n	2cde <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2cce:	1c28      	adds	r0, r5, #0
    2cd0:	1c21      	adds	r1, r4, #0
    2cd2:	4b0a      	ldr	r3, [pc, #40]	; (2cfc <system_gclk_gen_get_hz+0x88>)
    2cd4:	4798      	blx	r3
    2cd6:	1c05      	adds	r5, r0, #0
    2cd8:	e001      	b.n	2cde <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2cda:	3401      	adds	r4, #1
    2cdc:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2cde:	1c28      	adds	r0, r5, #0
    2ce0:	bd70      	pop	{r4, r5, r6, pc}
    2ce2:	46c0      	nop			; (mov r8, r8)
    2ce4:	40000c00 	.word	0x40000c00
    2ce8:	0000283d 	.word	0x0000283d
    2cec:	40000c04 	.word	0x40000c04
    2cf0:	000028ad 	.word	0x000028ad
    2cf4:	40000c08 	.word	0x40000c08
    2cf8:	0000287d 	.word	0x0000287d
    2cfc:	000071c5 	.word	0x000071c5

00002d00 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2d00:	b510      	push	{r4, lr}
    2d02:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2d04:	4b06      	ldr	r3, [pc, #24]	; (2d20 <system_gclk_chan_enable+0x20>)
    2d06:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2d08:	4b06      	ldr	r3, [pc, #24]	; (2d24 <system_gclk_chan_enable+0x24>)
    2d0a:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2d0c:	4b06      	ldr	r3, [pc, #24]	; (2d28 <system_gclk_chan_enable+0x28>)
    2d0e:	8859      	ldrh	r1, [r3, #2]
    2d10:	2280      	movs	r2, #128	; 0x80
    2d12:	01d2      	lsls	r2, r2, #7
    2d14:	430a      	orrs	r2, r1
    2d16:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2d18:	4b04      	ldr	r3, [pc, #16]	; (2d2c <system_gclk_chan_enable+0x2c>)
    2d1a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2d1c:	bd10      	pop	{r4, pc}
    2d1e:	46c0      	nop			; (mov r8, r8)
    2d20:	0000283d 	.word	0x0000283d
    2d24:	40000c02 	.word	0x40000c02
    2d28:	40000c00 	.word	0x40000c00
    2d2c:	0000287d 	.word	0x0000287d

00002d30 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2d30:	b510      	push	{r4, lr}
    2d32:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2d34:	4b0f      	ldr	r3, [pc, #60]	; (2d74 <system_gclk_chan_disable+0x44>)
    2d36:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2d38:	4b0f      	ldr	r3, [pc, #60]	; (2d78 <system_gclk_chan_disable+0x48>)
    2d3a:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2d3c:	4b0f      	ldr	r3, [pc, #60]	; (2d7c <system_gclk_chan_disable+0x4c>)
    2d3e:	8858      	ldrh	r0, [r3, #2]
    2d40:	0500      	lsls	r0, r0, #20
    2d42:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2d44:	8859      	ldrh	r1, [r3, #2]
    2d46:	4a0e      	ldr	r2, [pc, #56]	; (2d80 <system_gclk_chan_disable+0x50>)
    2d48:	400a      	ands	r2, r1
    2d4a:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2d4c:	8859      	ldrh	r1, [r3, #2]
    2d4e:	4a0d      	ldr	r2, [pc, #52]	; (2d84 <system_gclk_chan_disable+0x54>)
    2d50:	400a      	ands	r2, r1
    2d52:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2d54:	1c19      	adds	r1, r3, #0
    2d56:	2280      	movs	r2, #128	; 0x80
    2d58:	01d2      	lsls	r2, r2, #7
    2d5a:	884b      	ldrh	r3, [r1, #2]
    2d5c:	4213      	tst	r3, r2
    2d5e:	d1fc      	bne.n	2d5a <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2d60:	4b06      	ldr	r3, [pc, #24]	; (2d7c <system_gclk_chan_disable+0x4c>)
    2d62:	0201      	lsls	r1, r0, #8
    2d64:	8858      	ldrh	r0, [r3, #2]
    2d66:	4a06      	ldr	r2, [pc, #24]	; (2d80 <system_gclk_chan_disable+0x50>)
    2d68:	4002      	ands	r2, r0
    2d6a:	430a      	orrs	r2, r1
    2d6c:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2d6e:	4b06      	ldr	r3, [pc, #24]	; (2d88 <system_gclk_chan_disable+0x58>)
    2d70:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2d72:	bd10      	pop	{r4, pc}
    2d74:	0000283d 	.word	0x0000283d
    2d78:	40000c02 	.word	0x40000c02
    2d7c:	40000c00 	.word	0x40000c00
    2d80:	fffff0ff 	.word	0xfffff0ff
    2d84:	ffffbfff 	.word	0xffffbfff
    2d88:	0000287d 	.word	0x0000287d

00002d8c <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2d8c:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2d8e:	780c      	ldrb	r4, [r1, #0]
    2d90:	0224      	lsls	r4, r4, #8
    2d92:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    2d94:	4b02      	ldr	r3, [pc, #8]	; (2da0 <system_gclk_chan_set_config+0x14>)
    2d96:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2d98:	b2a4      	uxth	r4, r4
    2d9a:	4b02      	ldr	r3, [pc, #8]	; (2da4 <system_gclk_chan_set_config+0x18>)
    2d9c:	805c      	strh	r4, [r3, #2]
}
    2d9e:	bd10      	pop	{r4, pc}
    2da0:	00002d31 	.word	0x00002d31
    2da4:	40000c00 	.word	0x40000c00

00002da8 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2da8:	b510      	push	{r4, lr}
    2daa:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2dac:	4b06      	ldr	r3, [pc, #24]	; (2dc8 <system_gclk_chan_get_hz+0x20>)
    2dae:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2db0:	4b06      	ldr	r3, [pc, #24]	; (2dcc <system_gclk_chan_get_hz+0x24>)
    2db2:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2db4:	4b06      	ldr	r3, [pc, #24]	; (2dd0 <system_gclk_chan_get_hz+0x28>)
    2db6:	885c      	ldrh	r4, [r3, #2]
    2db8:	0524      	lsls	r4, r4, #20
    2dba:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2dbc:	4b05      	ldr	r3, [pc, #20]	; (2dd4 <system_gclk_chan_get_hz+0x2c>)
    2dbe:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2dc0:	1c20      	adds	r0, r4, #0
    2dc2:	4b05      	ldr	r3, [pc, #20]	; (2dd8 <system_gclk_chan_get_hz+0x30>)
    2dc4:	4798      	blx	r3
}
    2dc6:	bd10      	pop	{r4, pc}
    2dc8:	0000283d 	.word	0x0000283d
    2dcc:	40000c02 	.word	0x40000c02
    2dd0:	40000c00 	.word	0x40000c00
    2dd4:	0000287d 	.word	0x0000287d
    2dd8:	00002c75 	.word	0x00002c75

00002ddc <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2ddc:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2dde:	78d3      	ldrb	r3, [r2, #3]
    2de0:	2b00      	cmp	r3, #0
    2de2:	d11e      	bne.n	2e22 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2de4:	7813      	ldrb	r3, [r2, #0]
    2de6:	2b80      	cmp	r3, #128	; 0x80
    2de8:	d004      	beq.n	2df4 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2dea:	061b      	lsls	r3, r3, #24
    2dec:	2480      	movs	r4, #128	; 0x80
    2dee:	0264      	lsls	r4, r4, #9
    2df0:	4323      	orrs	r3, r4
    2df2:	e000      	b.n	2df6 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2df4:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2df6:	7854      	ldrb	r4, [r2, #1]
    2df8:	2502      	movs	r5, #2
    2dfa:	43ac      	bics	r4, r5
    2dfc:	d10a      	bne.n	2e14 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2dfe:	7894      	ldrb	r4, [r2, #2]
    2e00:	2c00      	cmp	r4, #0
    2e02:	d103      	bne.n	2e0c <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    2e04:	2480      	movs	r4, #128	; 0x80
    2e06:	02a4      	lsls	r4, r4, #10
    2e08:	4323      	orrs	r3, r4
    2e0a:	e002      	b.n	2e12 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2e0c:	24c0      	movs	r4, #192	; 0xc0
    2e0e:	02e4      	lsls	r4, r4, #11
    2e10:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2e12:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2e14:	7854      	ldrb	r4, [r2, #1]
    2e16:	3c01      	subs	r4, #1
    2e18:	2c01      	cmp	r4, #1
    2e1a:	d804      	bhi.n	2e26 <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2e1c:	4c11      	ldr	r4, [pc, #68]	; (2e64 <_system_pinmux_config+0x88>)
    2e1e:	4023      	ands	r3, r4
    2e20:	e001      	b.n	2e26 <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    2e22:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2e24:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2e26:	040d      	lsls	r5, r1, #16
    2e28:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2e2a:	24a0      	movs	r4, #160	; 0xa0
    2e2c:	05e4      	lsls	r4, r4, #23
    2e2e:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2e30:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2e32:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2e34:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2e36:	24d0      	movs	r4, #208	; 0xd0
    2e38:	0624      	lsls	r4, r4, #24
    2e3a:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2e3c:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2e3e:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2e40:	78d4      	ldrb	r4, [r2, #3]
    2e42:	2c00      	cmp	r4, #0
    2e44:	d10c      	bne.n	2e60 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2e46:	035c      	lsls	r4, r3, #13
    2e48:	d505      	bpl.n	2e56 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2e4a:	7893      	ldrb	r3, [r2, #2]
    2e4c:	2b01      	cmp	r3, #1
    2e4e:	d101      	bne.n	2e54 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    2e50:	6181      	str	r1, [r0, #24]
    2e52:	e000      	b.n	2e56 <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    2e54:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2e56:	7853      	ldrb	r3, [r2, #1]
    2e58:	3b01      	subs	r3, #1
    2e5a:	2b01      	cmp	r3, #1
    2e5c:	d800      	bhi.n	2e60 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2e5e:	6081      	str	r1, [r0, #8]
		}
	}
}
    2e60:	bd30      	pop	{r4, r5, pc}
    2e62:	46c0      	nop			; (mov r8, r8)
    2e64:	fffbffff 	.word	0xfffbffff

00002e68 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2e68:	b508      	push	{r3, lr}
    2e6a:	1c03      	adds	r3, r0, #0
    2e6c:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2e6e:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2e70:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2e72:	2900      	cmp	r1, #0
    2e74:	d103      	bne.n	2e7e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2e76:	0958      	lsrs	r0, r3, #5
    2e78:	01c0      	lsls	r0, r0, #7
    2e7a:	4904      	ldr	r1, [pc, #16]	; (2e8c <system_pinmux_pin_set_config+0x24>)
    2e7c:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2e7e:	211f      	movs	r1, #31
    2e80:	400b      	ands	r3, r1
    2e82:	2101      	movs	r1, #1
    2e84:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    2e86:	4b02      	ldr	r3, [pc, #8]	; (2e90 <system_pinmux_pin_set_config+0x28>)
    2e88:	4798      	blx	r3
}
    2e8a:	bd08      	pop	{r3, pc}
    2e8c:	41004400 	.word	0x41004400
    2e90:	00002ddd 	.word	0x00002ddd

00002e94 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2e94:	4770      	bx	lr
    2e96:	46c0      	nop			; (mov r8, r8)

00002e98 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2e98:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2e9a:	4b04      	ldr	r3, [pc, #16]	; (2eac <system_init+0x14>)
    2e9c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2e9e:	4b04      	ldr	r3, [pc, #16]	; (2eb0 <system_init+0x18>)
    2ea0:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2ea2:	4b04      	ldr	r3, [pc, #16]	; (2eb4 <system_init+0x1c>)
    2ea4:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2ea6:	4b04      	ldr	r3, [pc, #16]	; (2eb8 <system_init+0x20>)
    2ea8:	4798      	blx	r3
}
    2eaa:	bd08      	pop	{r3, pc}
    2eac:	00002a89 	.word	0x00002a89
    2eb0:	00002839 	.word	0x00002839
    2eb4:	00002e95 	.word	0x00002e95
    2eb8:	00002e95 	.word	0x00002e95

00002ebc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2ebc:	e7fe      	b.n	2ebc <Dummy_Handler>
    2ebe:	46c0      	nop			; (mov r8, r8)

00002ec0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    2ec0:	b570      	push	{r4, r5, r6, lr}
        uint32_t *pSrc, *pDest;

        /* Change default QOS values to have the best performance and correct USB behavior */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2ec2:	2102      	movs	r1, #2
    2ec4:	2390      	movs	r3, #144	; 0x90
    2ec6:	005b      	lsls	r3, r3, #1
    2ec8:	4a28      	ldr	r2, [pc, #160]	; (2f6c <Reset_Handler+0xac>)
    2eca:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2ecc:	4b28      	ldr	r3, [pc, #160]	; (2f70 <Reset_Handler+0xb0>)
    2ece:	78d8      	ldrb	r0, [r3, #3]
    2ed0:	2103      	movs	r1, #3
    2ed2:	4388      	bics	r0, r1
    2ed4:	2202      	movs	r2, #2
    2ed6:	4310      	orrs	r0, r2
    2ed8:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2eda:	78dd      	ldrb	r5, [r3, #3]
    2edc:	240c      	movs	r4, #12
    2ede:	43a5      	bics	r5, r4
    2ee0:	2008      	movs	r0, #8
    2ee2:	4305      	orrs	r5, r0
    2ee4:	70dd      	strb	r5, [r3, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    2ee6:	4b23      	ldr	r3, [pc, #140]	; (2f74 <Reset_Handler+0xb4>)
    2ee8:	7b9e      	ldrb	r6, [r3, #14]
    2eea:	2530      	movs	r5, #48	; 0x30
    2eec:	43ae      	bics	r6, r5
    2eee:	2520      	movs	r5, #32
    2ef0:	4335      	orrs	r5, r6
    2ef2:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2ef4:	7b9d      	ldrb	r5, [r3, #14]
    2ef6:	43a5      	bics	r5, r4
    2ef8:	4328      	orrs	r0, r5
    2efa:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2efc:	7b98      	ldrb	r0, [r3, #14]
    2efe:	4388      	bics	r0, r1
    2f00:	4302      	orrs	r2, r0
    2f02:	739a      	strb	r2, [r3, #14]

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    2f04:	4b1c      	ldr	r3, [pc, #112]	; (2f78 <Reset_Handler+0xb8>)
    2f06:	4a1d      	ldr	r2, [pc, #116]	; (2f7c <Reset_Handler+0xbc>)
    2f08:	429a      	cmp	r2, r3
    2f0a:	d003      	beq.n	2f14 <Reset_Handler+0x54>
                for (; pDest < &_erelocate;) {
    2f0c:	4b1c      	ldr	r3, [pc, #112]	; (2f80 <Reset_Handler+0xc0>)
    2f0e:	4a1a      	ldr	r2, [pc, #104]	; (2f78 <Reset_Handler+0xb8>)
    2f10:	429a      	cmp	r2, r3
    2f12:	d304      	bcc.n	2f1e <Reset_Handler+0x5e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2f14:	4b1b      	ldr	r3, [pc, #108]	; (2f84 <Reset_Handler+0xc4>)
    2f16:	4a1c      	ldr	r2, [pc, #112]	; (2f88 <Reset_Handler+0xc8>)
    2f18:	429a      	cmp	r2, r3
    2f1a:	d310      	bcc.n	2f3e <Reset_Handler+0x7e>
    2f1c:	e01b      	b.n	2f56 <Reset_Handler+0x96>
    2f1e:	4b1b      	ldr	r3, [pc, #108]	; (2f8c <Reset_Handler+0xcc>)
    2f20:	4817      	ldr	r0, [pc, #92]	; (2f80 <Reset_Handler+0xc0>)
    2f22:	3003      	adds	r0, #3
    2f24:	1ac0      	subs	r0, r0, r3
    2f26:	0880      	lsrs	r0, r0, #2
    2f28:	3001      	adds	r0, #1
    2f2a:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2f2c:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    2f2e:	4912      	ldr	r1, [pc, #72]	; (2f78 <Reset_Handler+0xb8>)
    2f30:	4a12      	ldr	r2, [pc, #72]	; (2f7c <Reset_Handler+0xbc>)
    2f32:	58d4      	ldr	r4, [r2, r3]
    2f34:	50cc      	str	r4, [r1, r3]
    2f36:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2f38:	4283      	cmp	r3, r0
    2f3a:	d1fa      	bne.n	2f32 <Reset_Handler+0x72>
    2f3c:	e7ea      	b.n	2f14 <Reset_Handler+0x54>
    2f3e:	4b12      	ldr	r3, [pc, #72]	; (2f88 <Reset_Handler+0xc8>)
    2f40:	1d1a      	adds	r2, r3, #4
    2f42:	4910      	ldr	r1, [pc, #64]	; (2f84 <Reset_Handler+0xc4>)
    2f44:	3103      	adds	r1, #3
    2f46:	1a89      	subs	r1, r1, r2
    2f48:	0889      	lsrs	r1, r1, #2
    2f4a:	0089      	lsls	r1, r1, #2
    2f4c:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    2f4e:	2100      	movs	r1, #0
    2f50:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2f52:	4293      	cmp	r3, r2
    2f54:	d1fc      	bne.n	2f50 <Reset_Handler+0x90>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2f56:	4b0e      	ldr	r3, [pc, #56]	; (2f90 <Reset_Handler+0xd0>)
    2f58:	217f      	movs	r1, #127	; 0x7f
    2f5a:	4a0e      	ldr	r2, [pc, #56]	; (2f94 <Reset_Handler+0xd4>)
    2f5c:	438a      	bics	r2, r1
    2f5e:	609a      	str	r2, [r3, #8]

        /* Initialize the C library */
        __libc_init_array();
    2f60:	4b0d      	ldr	r3, [pc, #52]	; (2f98 <Reset_Handler+0xd8>)
    2f62:	4798      	blx	r3

        /* Branch to main function */
        main();
    2f64:	4b0d      	ldr	r3, [pc, #52]	; (2f9c <Reset_Handler+0xdc>)
    2f66:	4798      	blx	r3
    2f68:	e7fe      	b.n	2f68 <Reset_Handler+0xa8>
    2f6a:	46c0      	nop			; (mov r8, r8)
    2f6c:	41007000 	.word	0x41007000
    2f70:	41005000 	.word	0x41005000
    2f74:	41004800 	.word	0x41004800
    2f78:	20000000 	.word	0x20000000
    2f7c:	0000af7c 	.word	0x0000af7c
    2f80:	200001a8 	.word	0x200001a8
    2f84:	20000bf8 	.word	0x20000bf8
    2f88:	200001a8 	.word	0x200001a8
    2f8c:	20000004 	.word	0x20000004
    2f90:	e000ed00 	.word	0xe000ed00
    2f94:	00000000 	.word	0x00000000
    2f98:	000032bd 	.word	0x000032bd
    2f9c:	00002fe1 	.word	0x00002fe1

00002fa0 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2fa0:	4b06      	ldr	r3, [pc, #24]	; (2fbc <_sbrk+0x1c>)
    2fa2:	681b      	ldr	r3, [r3, #0]
    2fa4:	2b00      	cmp	r3, #0
    2fa6:	d102      	bne.n	2fae <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    2fa8:	4a05      	ldr	r2, [pc, #20]	; (2fc0 <_sbrk+0x20>)
    2faa:	4b04      	ldr	r3, [pc, #16]	; (2fbc <_sbrk+0x1c>)
    2fac:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    2fae:	4a03      	ldr	r2, [pc, #12]	; (2fbc <_sbrk+0x1c>)
    2fb0:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    2fb2:	1818      	adds	r0, r3, r0
    2fb4:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    2fb6:	1c18      	adds	r0, r3, #0
    2fb8:	4770      	bx	lr
    2fba:	46c0      	nop			; (mov r8, r8)
    2fbc:	20000204 	.word	0x20000204
    2fc0:	20002bf8 	.word	0x20002bf8

00002fc4 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    2fc4:	2001      	movs	r0, #1
}
    2fc6:	4240      	negs	r0, r0
    2fc8:	4770      	bx	lr
    2fca:	46c0      	nop			; (mov r8, r8)

00002fcc <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2fcc:	2380      	movs	r3, #128	; 0x80
    2fce:	019b      	lsls	r3, r3, #6
    2fd0:	604b      	str	r3, [r1, #4]

	return 0;
}
    2fd2:	2000      	movs	r0, #0
    2fd4:	4770      	bx	lr
    2fd6:	46c0      	nop			; (mov r8, r8)

00002fd8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2fd8:	2001      	movs	r0, #1
    2fda:	4770      	bx	lr

00002fdc <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2fdc:	2000      	movs	r0, #0
    2fde:	4770      	bx	lr

00002fe0 <main>:
#include "response_actions.h"
#include "sim808_uart.h"


int main (void)
{
    2fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2fe2:	4647      	mov	r7, r8
    2fe4:	b480      	push	{r7}
    2fe6:	b084      	sub	sp, #16
	system_init();
    2fe8:	4b7c      	ldr	r3, [pc, #496]	; (31dc <main+0x1fc>)
    2fea:	4798      	blx	r3
	delay_init();
    2fec:	4b7c      	ldr	r3, [pc, #496]	; (31e0 <main+0x200>)
    2fee:	4798      	blx	r3
	
	//Init uart
	init_SIM808_uart();
    2ff0:	4b7c      	ldr	r3, [pc, #496]	; (31e4 <main+0x204>)
    2ff2:	4798      	blx	r3
	init_sim808_usart_callbacks();
    2ff4:	4b7c      	ldr	r3, [pc, #496]	; (31e8 <main+0x208>)
    2ff6:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    2ff8:	2501      	movs	r5, #1
    2ffa:	4b7c      	ldr	r3, [pc, #496]	; (31ec <main+0x20c>)
    2ffc:	701d      	strb	r5, [r3, #0]
    2ffe:	f3bf 8f5f 	dmb	sy
    3002:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	
	SIM808_buf.position = 0;
    3004:	487a      	ldr	r0, [pc, #488]	; (31f0 <main+0x210>)
    3006:	2400      	movs	r4, #0
    3008:	2380      	movs	r3, #128	; 0x80
    300a:	54c4      	strb	r4, [r0, r3]
	SIM808_buf.available = 0;
    300c:	2381      	movs	r3, #129	; 0x81
    300e:	54c4      	strb	r4, [r0, r3]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
    3010:	2100      	movs	r1, #0
    3012:	2280      	movs	r2, #128	; 0x80
    3014:	4b77      	ldr	r3, [pc, #476]	; (31f4 <main+0x214>)
    3016:	4798      	blx	r3
	
	CMD_RESET.cmd = "ATZ0";
    3018:	4a77      	ldr	r2, [pc, #476]	; (31f8 <main+0x218>)
    301a:	4b78      	ldr	r3, [pc, #480]	; (31fc <main+0x21c>)
    301c:	6013      	str	r3, [r2, #0]
	CMD_RESET.expected_response = "OK";
    301e:	4b78      	ldr	r3, [pc, #480]	; (3200 <main+0x220>)
    3020:	6053      	str	r3, [r2, #4]
	CMD_RESET.callback_enabled = 0;
    3022:	7214      	strb	r4, [r2, #8]
	
	CMD_NO_ECHO.cmd = "ATE0";
    3024:	4a77      	ldr	r2, [pc, #476]	; (3204 <main+0x224>)
    3026:	4978      	ldr	r1, [pc, #480]	; (3208 <main+0x228>)
    3028:	6011      	str	r1, [r2, #0]
	CMD_NO_ECHO.expected_response = "OK";
    302a:	6053      	str	r3, [r2, #4]
	CMD_NO_ECHO.callback_enabled = 0;
    302c:	7214      	strb	r4, [r2, #8]
	
	CMD_GPS_PWR_ON.cmd = "AT+CGPSPWR=1";
    302e:	4a77      	ldr	r2, [pc, #476]	; (320c <main+0x22c>)
    3030:	4977      	ldr	r1, [pc, #476]	; (3210 <main+0x230>)
    3032:	6011      	str	r1, [r2, #0]
	CMD_GPS_PWR_ON.expected_response = "OK";
    3034:	6053      	str	r3, [r2, #4]
	CMD_GPS_PWR_ON.callback_enabled = 0;
    3036:	7214      	strb	r4, [r2, #8]
	
	CMD_GPS_PWR_OFF.cmd = "AT+CGPSPWR=0";
    3038:	4a76      	ldr	r2, [pc, #472]	; (3214 <main+0x234>)
    303a:	4977      	ldr	r1, [pc, #476]	; (3218 <main+0x238>)
    303c:	6011      	str	r1, [r2, #0]
	CMD_GPS_PWR_OFF.expected_response = "OK";
    303e:	6053      	str	r3, [r2, #4]
	CMD_GPS_PWR_OFF.callback_enabled = 0;
    3040:	7214      	strb	r4, [r2, #8]
	
	CMD_GET_GPS_DATA.cmd = "AT+CGPSINF=32";
    3042:	4b76      	ldr	r3, [pc, #472]	; (321c <main+0x23c>)
    3044:	4a76      	ldr	r2, [pc, #472]	; (3220 <main+0x240>)
    3046:	601a      	str	r2, [r3, #0]
	CMD_GET_GPS_DATA.callback_enabled = 1;
    3048:	721d      	strb	r5, [r3, #8]
	CMD_GET_GPS_DATA.expected_response = "+CGPSINF";
    304a:	4a76      	ldr	r2, [pc, #472]	; (3224 <main+0x244>)
    304c:	605a      	str	r2, [r3, #4]
	CMD_GET_GPS_DATA.response_cb = &SIM808_response_gps_data;
    304e:	4a76      	ldr	r2, [pc, #472]	; (3228 <main+0x248>)
    3050:	60da      	str	r2, [r3, #12]
	
	

	
	gfx_mono_init();
    3052:	4b76      	ldr	r3, [pc, #472]	; (322c <main+0x24c>)
    3054:	4798      	blx	r3
	
	menu_buttons_init();
    3056:	4b76      	ldr	r3, [pc, #472]	; (3230 <main+0x250>)
    3058:	4798      	blx	r3
	btn_timer_config();
    305a:	4b76      	ldr	r3, [pc, #472]	; (3234 <main+0x254>)
    305c:	4798      	blx	r3
	btn_timer_config_callbacks();
    305e:	4b76      	ldr	r3, [pc, #472]	; (3238 <main+0x258>)
    3060:	4798      	blx	r3
	
	device.speed = 22; //Only for debug
    3062:	2216      	movs	r2, #22
    3064:	4b75      	ldr	r3, [pc, #468]	; (323c <main+0x25c>)
    3066:	701a      	strb	r2, [r3, #0]
	uint8_t page_address = 0;
	// the column address, or the X pixel.
	uint8_t column_address = 0;

	// Initialize SPI and SSD1306 controller
	ssd1306_init();
    3068:	4b75      	ldr	r3, [pc, #468]	; (3240 <main+0x260>)
    306a:	4798      	blx	r3
	
	uint8_t num = GFX_MONO_MENU_KEYCODE_DOWN;
	uint8_t y = 0;

	ssd1306_clear_display();
    306c:	4b75      	ldr	r3, [pc, #468]	; (3244 <main+0x264>)
    306e:	4798      	blx	r3
	display_menu(MAIN_MENU);
    3070:	2004      	movs	r0, #4
    3072:	4b75      	ldr	r3, [pc, #468]	; (3248 <main+0x268>)
    3074:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    3076:	4975      	ldr	r1, [pc, #468]	; (324c <main+0x26c>)
    3078:	704d      	strb	r5, [r1, #1]
	config->powersave  = false;
    307a:	708c      	strb	r4, [r1, #2]
	
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_OUTPUT;
    307c:	700d      	strb	r5, [r1, #0]
	port_pin_set_config(SIM808_RESET_PIN, &pin_cfg);
    307e:	2006      	movs	r0, #6
    3080:	4b73      	ldr	r3, [pc, #460]	; (3250 <main+0x270>)
    3082:	4798      	blx	r3
	
	gfx_mono_draw_filled_rect(0, 0,
    3084:	9400      	str	r4, [sp, #0]
    3086:	2000      	movs	r0, #0
    3088:	2100      	movs	r1, #0
    308a:	2280      	movs	r2, #128	; 0x80
    308c:	2340      	movs	r3, #64	; 0x40
    308e:	4d71      	ldr	r5, [pc, #452]	; (3254 <main+0x274>)
    3090:	46a8      	mov	r8, r5
    3092:	47a8      	blx	r5
	GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);
	gfx_mono_draw_string("Enabling",23, 18, &sysfont);
    3094:	4e70      	ldr	r6, [pc, #448]	; (3258 <main+0x278>)
    3096:	4871      	ldr	r0, [pc, #452]	; (325c <main+0x27c>)
    3098:	2117      	movs	r1, #23
    309a:	2212      	movs	r2, #18
    309c:	1c33      	adds	r3, r6, #0
    309e:	4d70      	ldr	r5, [pc, #448]	; (3260 <main+0x280>)
    30a0:	47a8      	blx	r5
	gfx_mono_draw_string("GPRS",44, 32, &sysfont);
    30a2:	4870      	ldr	r0, [pc, #448]	; (3264 <main+0x284>)
    30a4:	212c      	movs	r1, #44	; 0x2c
    30a6:	2220      	movs	r2, #32
    30a8:	1c33      	adds	r3, r6, #0
    30aa:	47a8      	blx	r5
	ssd1306_write_display();
    30ac:	4f6e      	ldr	r7, [pc, #440]	; (3268 <main+0x288>)
    30ae:	47b8      	blx	r7
	sim808_reset();
    30b0:	4b6e      	ldr	r3, [pc, #440]	; (326c <main+0x28c>)
    30b2:	4798      	blx	r3
	//TODO: Visa initieringsskärm
	sim808_init();
    30b4:	4b6e      	ldr	r3, [pc, #440]	; (3270 <main+0x290>)
    30b6:	4798      	blx	r3
	
	gfx_mono_draw_filled_rect(0, 0,
    30b8:	9400      	str	r4, [sp, #0]
    30ba:	2000      	movs	r0, #0
    30bc:	2100      	movs	r1, #0
    30be:	2280      	movs	r2, #128	; 0x80
    30c0:	2340      	movs	r3, #64	; 0x40
    30c2:	47c0      	blx	r8
	GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);
	gfx_mono_draw_string("Waiting for",10, 18, &sysfont);
    30c4:	486b      	ldr	r0, [pc, #428]	; (3274 <main+0x294>)
    30c6:	210a      	movs	r1, #10
    30c8:	2212      	movs	r2, #18
    30ca:	1c33      	adds	r3, r6, #0
    30cc:	47a8      	blx	r5
	gfx_mono_draw_string("GPS fix",30, 32, &sysfont);
    30ce:	486a      	ldr	r0, [pc, #424]	; (3278 <main+0x298>)
    30d0:	211e      	movs	r1, #30
    30d2:	2220      	movs	r2, #32
    30d4:	1c33      	adds	r3, r6, #0
    30d6:	47a8      	blx	r5
	ssd1306_write_display();
    30d8:	47b8      	blx	r7
	
	
	
	while (true) {
		
		sim808_send_command(CMD_GET_GPS_DATA);
    30da:	4c50      	ldr	r4, [pc, #320]	; (321c <main+0x23c>)
    30dc:	4e67      	ldr	r6, [pc, #412]	; (327c <main+0x29c>)
		delay_ms(2000);
    30de:	4d68      	ldr	r5, [pc, #416]	; (3280 <main+0x2a0>)
	
	
	
	while (true) {
		
		sim808_send_command(CMD_GET_GPS_DATA);
    30e0:	6820      	ldr	r0, [r4, #0]
    30e2:	6861      	ldr	r1, [r4, #4]
    30e4:	68a2      	ldr	r2, [r4, #8]
    30e6:	68e3      	ldr	r3, [r4, #12]
    30e8:	47b0      	blx	r6
		delay_ms(2000);
    30ea:	20fa      	movs	r0, #250	; 0xfa
    30ec:	00c0      	lsls	r0, r0, #3
    30ee:	47a8      	blx	r5
		
		if(SIM808_buf.available == 1) {
    30f0:	2381      	movs	r3, #129	; 0x81
    30f2:	4a3f      	ldr	r2, [pc, #252]	; (31f0 <main+0x210>)
    30f4:	5cd3      	ldrb	r3, [r2, r3]
    30f6:	2b01      	cmp	r3, #1
    30f8:	d101      	bne.n	30fe <main+0x11e>
			sim808_parse_response();
    30fa:	4b62      	ldr	r3, [pc, #392]	; (3284 <main+0x2a4>)
    30fc:	4798      	blx	r3
		}
			
			
		if(btn_nav_down.active) {
    30fe:	4b62      	ldr	r3, [pc, #392]	; (3288 <main+0x2a8>)
    3100:	781b      	ldrb	r3, [r3, #0]
    3102:	2b00      	cmp	r3, #0
    3104:	d00f      	beq.n	3126 <main+0x146>
			btn_nav_down.active = 0;
    3106:	2200      	movs	r2, #0
    3108:	4b5f      	ldr	r3, [pc, #380]	; (3288 <main+0x2a8>)
    310a:	701a      	strb	r2, [r3, #0]
			gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)], GFX_MONO_MENU_KEYCODE_DOWN);
    310c:	4b5f      	ldr	r3, [pc, #380]	; (328c <main+0x2ac>)
    310e:	781b      	ldrb	r3, [r3, #0]
    3110:	3b04      	subs	r3, #4
    3112:	0098      	lsls	r0, r3, #2
    3114:	18c3      	adds	r3, r0, r3
    3116:	009b      	lsls	r3, r3, #2
    3118:	485d      	ldr	r0, [pc, #372]	; (3290 <main+0x2b0>)
    311a:	18c0      	adds	r0, r0, r3
    311c:	2128      	movs	r1, #40	; 0x28
    311e:	4b5d      	ldr	r3, [pc, #372]	; (3294 <main+0x2b4>)
    3120:	4798      	blx	r3
			ssd1306_write_display();
    3122:	4b51      	ldr	r3, [pc, #324]	; (3268 <main+0x288>)
    3124:	4798      	blx	r3
		}
		
		if(btn_nav_select.active) {
    3126:	4b5c      	ldr	r3, [pc, #368]	; (3298 <main+0x2b8>)
    3128:	781b      	ldrb	r3, [r3, #0]
    312a:	2b00      	cmp	r3, #0
    312c:	d0d8      	beq.n	30e0 <main+0x100>
			btn_nav_select.active = 0;
    312e:	2200      	movs	r2, #0
    3130:	4b59      	ldr	r3, [pc, #356]	; (3298 <main+0x2b8>)
    3132:	701a      	strb	r2, [r3, #0]
				
			if(is_view(gfx_mono_active_menu)) {
    3134:	4b55      	ldr	r3, [pc, #340]	; (328c <main+0x2ac>)
    3136:	7818      	ldrb	r0, [r3, #0]
    3138:	4b58      	ldr	r3, [pc, #352]	; (329c <main+0x2bc>)
    313a:	4798      	blx	r3
    313c:	2800      	cmp	r0, #0
    313e:	d005      	beq.n	314c <main+0x16c>
				ssd1306_clear_display();
    3140:	4b40      	ldr	r3, [pc, #256]	; (3244 <main+0x264>)
    3142:	4798      	blx	r3
				display_menu(MAIN_MENU);
    3144:	2004      	movs	r0, #4
    3146:	4b40      	ldr	r3, [pc, #256]	; (3248 <main+0x268>)
    3148:	4798      	blx	r3
    314a:	e7c9      	b.n	30e0 <main+0x100>
			}
			else {
				volatile uint8_t menuChoice = gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)], GFX_MONO_MENU_KEYCODE_ENTER);
    314c:	4f50      	ldr	r7, [pc, #320]	; (3290 <main+0x2b0>)
    314e:	494f      	ldr	r1, [pc, #316]	; (328c <main+0x2ac>)
    3150:	4688      	mov	r8, r1
    3152:	780b      	ldrb	r3, [r1, #0]
    3154:	3b04      	subs	r3, #4
    3156:	0098      	lsls	r0, r3, #2
    3158:	18c0      	adds	r0, r0, r3
    315a:	0080      	lsls	r0, r0, #2
    315c:	1838      	adds	r0, r7, r0
    315e:	210d      	movs	r1, #13
    3160:	4b4c      	ldr	r3, [pc, #304]	; (3294 <main+0x2b4>)
    3162:	4798      	blx	r3
    3164:	466a      	mov	r2, sp
    3166:	73d0      	strb	r0, [r2, #15]
    3168:	320f      	adds	r2, #15
				menu_link menu = menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].element_links[menuChoice];
    316a:	4641      	mov	r1, r8
    316c:	780b      	ldrb	r3, [r1, #0]
    316e:	3b04      	subs	r3, #4
    3170:	7812      	ldrb	r2, [r2, #0]
    3172:	b2d2      	uxtb	r2, r2
    3174:	0099      	lsls	r1, r3, #2
    3176:	18c9      	adds	r1, r1, r3
    3178:	0089      	lsls	r1, r1, #2
    317a:	187f      	adds	r7, r7, r1
    317c:	68f9      	ldr	r1, [r7, #12]
    317e:	5c88      	ldrb	r0, [r1, r2]
									
				// TODO: Skriv om snyggare
				if(menu == EXIT_MENU) {
    3180:	280b      	cmp	r0, #11
    3182:	d127      	bne.n	31d4 <main+0x1f4>
					menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].current_page = 0;
    3184:	4a42      	ldr	r2, [pc, #264]	; (3290 <main+0x2b0>)
    3186:	0099      	lsls	r1, r3, #2
    3188:	18c8      	adds	r0, r1, r3
    318a:	0080      	lsls	r0, r0, #2
    318c:	1810      	adds	r0, r2, r0
    318e:	2700      	movs	r7, #0
    3190:	7487      	strb	r7, [r0, #18]
					menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].current_selection = 0;
    3192:	7447      	strb	r7, [r0, #17]
										
										
					if(is_view(menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent)) {
    3194:	18cb      	adds	r3, r1, r3
    3196:	009b      	lsls	r3, r3, #2
    3198:	18d2      	adds	r2, r2, r3
    319a:	7c10      	ldrb	r0, [r2, #16]
    319c:	4b3f      	ldr	r3, [pc, #252]	; (329c <main+0x2bc>)
    319e:	4798      	blx	r3
    31a0:	2800      	cmp	r0, #0
    31a2:	d00b      	beq.n	31bc <main+0x1dc>
						display_view(menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent);
    31a4:	4b39      	ldr	r3, [pc, #228]	; (328c <main+0x2ac>)
    31a6:	781b      	ldrb	r3, [r3, #0]
    31a8:	3b04      	subs	r3, #4
    31aa:	009a      	lsls	r2, r3, #2
    31ac:	18d3      	adds	r3, r2, r3
    31ae:	009b      	lsls	r3, r3, #2
    31b0:	4a37      	ldr	r2, [pc, #220]	; (3290 <main+0x2b0>)
    31b2:	18d3      	adds	r3, r2, r3
    31b4:	7c18      	ldrb	r0, [r3, #16]
    31b6:	4b3a      	ldr	r3, [pc, #232]	; (32a0 <main+0x2c0>)
    31b8:	4798      	blx	r3
    31ba:	e791      	b.n	30e0 <main+0x100>
					}
					else {
						menu = menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent;
    31bc:	4b33      	ldr	r3, [pc, #204]	; (328c <main+0x2ac>)
    31be:	781b      	ldrb	r3, [r3, #0]
    31c0:	3b04      	subs	r3, #4
    31c2:	009a      	lsls	r2, r3, #2
    31c4:	18d3      	adds	r3, r2, r3
    31c6:	009b      	lsls	r3, r3, #2
    31c8:	4a31      	ldr	r2, [pc, #196]	; (3290 <main+0x2b0>)
    31ca:	18d3      	adds	r3, r2, r3
						display_menu(menu);
    31cc:	7c18      	ldrb	r0, [r3, #16]
    31ce:	4b1e      	ldr	r3, [pc, #120]	; (3248 <main+0x268>)
    31d0:	4798      	blx	r3
    31d2:	e785      	b.n	30e0 <main+0x100>
					}
										
				}
				else {
					display_menu(menu);
    31d4:	4b1c      	ldr	r3, [pc, #112]	; (3248 <main+0x268>)
    31d6:	4798      	blx	r3
    31d8:	e782      	b.n	30e0 <main+0x100>
    31da:	46c0      	nop			; (mov r8, r8)
    31dc:	00002e99 	.word	0x00002e99
    31e0:	000027ad 	.word	0x000027ad
    31e4:	000010a5 	.word	0x000010a5
    31e8:	000011b1 	.word	0x000011b1
    31ec:	2000001c 	.word	0x2000001c
    31f0:	20000b14 	.word	0x20000b14
    31f4:	0000331b 	.word	0x0000331b
    31f8:	20000ae4 	.word	0x20000ae4
    31fc:	0000aa98 	.word	0x0000aa98
    3200:	00009d5c 	.word	0x00009d5c
    3204:	20000ab0 	.word	0x20000ab0
    3208:	0000aaa0 	.word	0x0000aaa0
    320c:	20000ad4 	.word	0x20000ad4
    3210:	0000aaa8 	.word	0x0000aaa8
    3214:	20000b04 	.word	0x20000b04
    3218:	0000aab8 	.word	0x0000aab8
    321c:	20000ac0 	.word	0x20000ac0
    3220:	0000aac8 	.word	0x0000aac8
    3224:	0000aad8 	.word	0x0000aad8
    3228:	00000c35 	.word	0x00000c35
    322c:	00001b19 	.word	0x00001b19
    3230:	00001635 	.word	0x00001635
    3234:	00001679 	.word	0x00001679
    3238:	000016dd 	.word	0x000016dd
    323c:	20000aac 	.word	0x20000aac
    3240:	0000015d 	.word	0x0000015d
    3244:	000003e5 	.word	0x000003e5
    3248:	00000bf1 	.word	0x00000bf1
    324c:	20000aa8 	.word	0x20000aa8
    3250:	00002815 	.word	0x00002815
    3254:	000018b9 	.word	0x000018b9
    3258:	20000008 	.word	0x20000008
    325c:	0000aae4 	.word	0x0000aae4
    3260:	00001be5 	.word	0x00001be5
    3264:	0000aaf0 	.word	0x0000aaf0
    3268:	00000391 	.word	0x00000391
    326c:	00000de9 	.word	0x00000de9
    3270:	00001021 	.word	0x00001021
    3274:	0000aaf8 	.word	0x0000aaf8
    3278:	0000ab04 	.word	0x0000ab04
    327c:	00000e0d 	.word	0x00000e0d
    3280:	000027e9 	.word	0x000027e9
    3284:	00000e3d 	.word	0x00000e3d
    3288:	20000bdc 	.word	0x20000bdc
    328c:	20000a5c 	.word	0x20000a5c
    3290:	20000090 	.word	0x20000090
    3294:	00001ab9 	.word	0x00001ab9
    3298:	20000bd8 	.word	0x20000bd8
    329c:	00000c29 	.word	0x00000c29
    32a0:	000011f9 	.word	0x000011f9

000032a4 <atof>:
    32a4:	b508      	push	{r3, lr}
    32a6:	2100      	movs	r1, #0
    32a8:	f000 ff76 	bl	4198 <strtod>
    32ac:	bd08      	pop	{r3, pc}

000032ae <atoi>:
    32ae:	b508      	push	{r3, lr}
    32b0:	2100      	movs	r1, #0
    32b2:	220a      	movs	r2, #10
    32b4:	f001 f806 	bl	42c4 <strtol>
    32b8:	bd08      	pop	{r3, pc}
	...

000032bc <__libc_init_array>:
    32bc:	b570      	push	{r4, r5, r6, lr}
    32be:	4b0e      	ldr	r3, [pc, #56]	; (32f8 <__libc_init_array+0x3c>)
    32c0:	4d0e      	ldr	r5, [pc, #56]	; (32fc <__libc_init_array+0x40>)
    32c2:	2400      	movs	r4, #0
    32c4:	1aed      	subs	r5, r5, r3
    32c6:	10ad      	asrs	r5, r5, #2
    32c8:	1c1e      	adds	r6, r3, #0
    32ca:	42ac      	cmp	r4, r5
    32cc:	d004      	beq.n	32d8 <__libc_init_array+0x1c>
    32ce:	00a3      	lsls	r3, r4, #2
    32d0:	58f3      	ldr	r3, [r6, r3]
    32d2:	4798      	blx	r3
    32d4:	3401      	adds	r4, #1
    32d6:	e7f8      	b.n	32ca <__libc_init_array+0xe>
    32d8:	f007 fe40 	bl	af5c <_init>
    32dc:	4b08      	ldr	r3, [pc, #32]	; (3300 <__libc_init_array+0x44>)
    32de:	4d09      	ldr	r5, [pc, #36]	; (3304 <__libc_init_array+0x48>)
    32e0:	2400      	movs	r4, #0
    32e2:	1aed      	subs	r5, r5, r3
    32e4:	10ad      	asrs	r5, r5, #2
    32e6:	1c1e      	adds	r6, r3, #0
    32e8:	42ac      	cmp	r4, r5
    32ea:	d004      	beq.n	32f6 <__libc_init_array+0x3a>
    32ec:	00a3      	lsls	r3, r4, #2
    32ee:	58f3      	ldr	r3, [r6, r3]
    32f0:	4798      	blx	r3
    32f2:	3401      	adds	r4, #1
    32f4:	e7f8      	b.n	32e8 <__libc_init_array+0x2c>
    32f6:	bd70      	pop	{r4, r5, r6, pc}
    32f8:	0000af68 	.word	0x0000af68
    32fc:	0000af68 	.word	0x0000af68
    3300:	0000af68 	.word	0x0000af68
    3304:	0000af6c 	.word	0x0000af6c

00003308 <memcpy>:
    3308:	b510      	push	{r4, lr}
    330a:	2300      	movs	r3, #0
    330c:	4293      	cmp	r3, r2
    330e:	d003      	beq.n	3318 <memcpy+0x10>
    3310:	5ccc      	ldrb	r4, [r1, r3]
    3312:	54c4      	strb	r4, [r0, r3]
    3314:	3301      	adds	r3, #1
    3316:	e7f9      	b.n	330c <memcpy+0x4>
    3318:	bd10      	pop	{r4, pc}

0000331a <memset>:
    331a:	1c03      	adds	r3, r0, #0
    331c:	1882      	adds	r2, r0, r2
    331e:	4293      	cmp	r3, r2
    3320:	d002      	beq.n	3328 <memset+0xe>
    3322:	7019      	strb	r1, [r3, #0]
    3324:	3301      	adds	r3, #1
    3326:	e7fa      	b.n	331e <memset+0x4>
    3328:	4770      	bx	lr
	...

0000332c <iprintf>:
    332c:	b40f      	push	{r0, r1, r2, r3}
    332e:	4b0b      	ldr	r3, [pc, #44]	; (335c <iprintf+0x30>)
    3330:	b513      	push	{r0, r1, r4, lr}
    3332:	681c      	ldr	r4, [r3, #0]
    3334:	2c00      	cmp	r4, #0
    3336:	d005      	beq.n	3344 <iprintf+0x18>
    3338:	69a3      	ldr	r3, [r4, #24]
    333a:	2b00      	cmp	r3, #0
    333c:	d102      	bne.n	3344 <iprintf+0x18>
    333e:	1c20      	adds	r0, r4, #0
    3340:	f002 fd90 	bl	5e64 <__sinit>
    3344:	ab05      	add	r3, sp, #20
    3346:	68a1      	ldr	r1, [r4, #8]
    3348:	1c20      	adds	r0, r4, #0
    334a:	9a04      	ldr	r2, [sp, #16]
    334c:	9301      	str	r3, [sp, #4]
    334e:	f000 ffef 	bl	4330 <_vfiprintf_r>
    3352:	bc16      	pop	{r1, r2, r4}
    3354:	bc08      	pop	{r3}
    3356:	b004      	add	sp, #16
    3358:	4718      	bx	r3
    335a:	46c0      	nop			; (mov r8, r8)
    335c:	20000168 	.word	0x20000168

00003360 <setbuf>:
    3360:	b508      	push	{r3, lr}
    3362:	424a      	negs	r2, r1
    3364:	414a      	adcs	r2, r1
    3366:	2380      	movs	r3, #128	; 0x80
    3368:	0052      	lsls	r2, r2, #1
    336a:	00db      	lsls	r3, r3, #3
    336c:	f000 f802 	bl	3374 <setvbuf>
    3370:	bd08      	pop	{r3, pc}
	...

00003374 <setvbuf>:
    3374:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3376:	1c1e      	adds	r6, r3, #0
    3378:	4b3c      	ldr	r3, [pc, #240]	; (346c <setvbuf+0xf8>)
    337a:	1c04      	adds	r4, r0, #0
    337c:	681d      	ldr	r5, [r3, #0]
    337e:	1c0f      	adds	r7, r1, #0
    3380:	9201      	str	r2, [sp, #4]
    3382:	2d00      	cmp	r5, #0
    3384:	d005      	beq.n	3392 <setvbuf+0x1e>
    3386:	69aa      	ldr	r2, [r5, #24]
    3388:	2a00      	cmp	r2, #0
    338a:	d102      	bne.n	3392 <setvbuf+0x1e>
    338c:	1c28      	adds	r0, r5, #0
    338e:	f002 fd69 	bl	5e64 <__sinit>
    3392:	4b37      	ldr	r3, [pc, #220]	; (3470 <setvbuf+0xfc>)
    3394:	429c      	cmp	r4, r3
    3396:	d101      	bne.n	339c <setvbuf+0x28>
    3398:	686c      	ldr	r4, [r5, #4]
    339a:	e008      	b.n	33ae <setvbuf+0x3a>
    339c:	4b35      	ldr	r3, [pc, #212]	; (3474 <setvbuf+0x100>)
    339e:	429c      	cmp	r4, r3
    33a0:	d101      	bne.n	33a6 <setvbuf+0x32>
    33a2:	68ac      	ldr	r4, [r5, #8]
    33a4:	e003      	b.n	33ae <setvbuf+0x3a>
    33a6:	4b34      	ldr	r3, [pc, #208]	; (3478 <setvbuf+0x104>)
    33a8:	429c      	cmp	r4, r3
    33aa:	d100      	bne.n	33ae <setvbuf+0x3a>
    33ac:	68ec      	ldr	r4, [r5, #12]
    33ae:	9b01      	ldr	r3, [sp, #4]
    33b0:	2b02      	cmp	r3, #2
    33b2:	d857      	bhi.n	3464 <setvbuf+0xf0>
    33b4:	2e00      	cmp	r6, #0
    33b6:	db55      	blt.n	3464 <setvbuf+0xf0>
    33b8:	1c28      	adds	r0, r5, #0
    33ba:	1c21      	adds	r1, r4, #0
    33bc:	f002 fcd2 	bl	5d64 <_fflush_r>
    33c0:	2300      	movs	r3, #0
    33c2:	6063      	str	r3, [r4, #4]
    33c4:	61a3      	str	r3, [r4, #24]
    33c6:	89a3      	ldrh	r3, [r4, #12]
    33c8:	061a      	lsls	r2, r3, #24
    33ca:	d503      	bpl.n	33d4 <setvbuf+0x60>
    33cc:	1c28      	adds	r0, r5, #0
    33ce:	6921      	ldr	r1, [r4, #16]
    33d0:	f003 fd42 	bl	6e58 <_free_r>
    33d4:	89a3      	ldrh	r3, [r4, #12]
    33d6:	2283      	movs	r2, #131	; 0x83
    33d8:	4393      	bics	r3, r2
    33da:	81a3      	strh	r3, [r4, #12]
    33dc:	9b01      	ldr	r3, [sp, #4]
    33de:	2b02      	cmp	r3, #2
    33e0:	d013      	beq.n	340a <setvbuf+0x96>
    33e2:	2f00      	cmp	r7, #0
    33e4:	d125      	bne.n	3432 <setvbuf+0xbe>
    33e6:	2e00      	cmp	r6, #0
    33e8:	d101      	bne.n	33ee <setvbuf+0x7a>
    33ea:	2680      	movs	r6, #128	; 0x80
    33ec:	00f6      	lsls	r6, r6, #3
    33ee:	1c30      	adds	r0, r6, #0
    33f0:	f003 f910 	bl	6614 <malloc>
    33f4:	1e07      	subs	r7, r0, #0
    33f6:	d118      	bne.n	342a <setvbuf+0xb6>
    33f8:	2080      	movs	r0, #128	; 0x80
    33fa:	00c0      	lsls	r0, r0, #3
    33fc:	f003 f90a 	bl	6614 <malloc>
    3400:	1e07      	subs	r7, r0, #0
    3402:	d110      	bne.n	3426 <setvbuf+0xb2>
    3404:	2001      	movs	r0, #1
    3406:	4240      	negs	r0, r0
    3408:	e000      	b.n	340c <setvbuf+0x98>
    340a:	2000      	movs	r0, #0
    340c:	89a3      	ldrh	r3, [r4, #12]
    340e:	2202      	movs	r2, #2
    3410:	4313      	orrs	r3, r2
    3412:	81a3      	strh	r3, [r4, #12]
    3414:	2300      	movs	r3, #0
    3416:	60a3      	str	r3, [r4, #8]
    3418:	1c23      	adds	r3, r4, #0
    341a:	3347      	adds	r3, #71	; 0x47
    341c:	6023      	str	r3, [r4, #0]
    341e:	6123      	str	r3, [r4, #16]
    3420:	2301      	movs	r3, #1
    3422:	6163      	str	r3, [r4, #20]
    3424:	e020      	b.n	3468 <setvbuf+0xf4>
    3426:	2680      	movs	r6, #128	; 0x80
    3428:	00f6      	lsls	r6, r6, #3
    342a:	89a3      	ldrh	r3, [r4, #12]
    342c:	2280      	movs	r2, #128	; 0x80
    342e:	4313      	orrs	r3, r2
    3430:	81a3      	strh	r3, [r4, #12]
    3432:	9a01      	ldr	r2, [sp, #4]
    3434:	2a01      	cmp	r2, #1
    3436:	d104      	bne.n	3442 <setvbuf+0xce>
    3438:	89a3      	ldrh	r3, [r4, #12]
    343a:	4313      	orrs	r3, r2
    343c:	81a3      	strh	r3, [r4, #12]
    343e:	4273      	negs	r3, r6
    3440:	61a3      	str	r3, [r4, #24]
    3442:	4b0e      	ldr	r3, [pc, #56]	; (347c <setvbuf+0x108>)
    3444:	2000      	movs	r0, #0
    3446:	62ab      	str	r3, [r5, #40]	; 0x28
    3448:	89a3      	ldrh	r3, [r4, #12]
    344a:	6027      	str	r7, [r4, #0]
    344c:	6127      	str	r7, [r4, #16]
    344e:	6166      	str	r6, [r4, #20]
    3450:	071a      	lsls	r2, r3, #28
    3452:	d509      	bpl.n	3468 <setvbuf+0xf4>
    3454:	2203      	movs	r2, #3
    3456:	4013      	ands	r3, r2
    3458:	425a      	negs	r2, r3
    345a:	4153      	adcs	r3, r2
    345c:	425b      	negs	r3, r3
    345e:	401e      	ands	r6, r3
    3460:	60a6      	str	r6, [r4, #8]
    3462:	e001      	b.n	3468 <setvbuf+0xf4>
    3464:	2001      	movs	r0, #1
    3466:	4240      	negs	r0, r0
    3468:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    346a:	46c0      	nop			; (mov r8, r8)
    346c:	20000168 	.word	0x20000168
    3470:	0000ad74 	.word	0x0000ad74
    3474:	0000ad94 	.word	0x0000ad94
    3478:	0000adb4 	.word	0x0000adb4
    347c:	00005dbd 	.word	0x00005dbd

00003480 <strchr>:
    3480:	b2c9      	uxtb	r1, r1
    3482:	7803      	ldrb	r3, [r0, #0]
    3484:	2b00      	cmp	r3, #0
    3486:	d003      	beq.n	3490 <strchr+0x10>
    3488:	428b      	cmp	r3, r1
    348a:	d004      	beq.n	3496 <strchr+0x16>
    348c:	3001      	adds	r0, #1
    348e:	e7f8      	b.n	3482 <strchr+0x2>
    3490:	2900      	cmp	r1, #0
    3492:	d000      	beq.n	3496 <strchr+0x16>
    3494:	1c18      	adds	r0, r3, #0
    3496:	4770      	bx	lr

00003498 <strcmp>:
    3498:	7802      	ldrb	r2, [r0, #0]
    349a:	780b      	ldrb	r3, [r1, #0]
    349c:	3001      	adds	r0, #1
    349e:	3101      	adds	r1, #1
    34a0:	2a00      	cmp	r2, #0
    34a2:	d001      	beq.n	34a8 <strcmp+0x10>
    34a4:	429a      	cmp	r2, r3
    34a6:	d0f7      	beq.n	3498 <strcmp>
    34a8:	1ad0      	subs	r0, r2, r3
    34aa:	4770      	bx	lr

000034ac <strcpy>:
    34ac:	1c03      	adds	r3, r0, #0
    34ae:	780a      	ldrb	r2, [r1, #0]
    34b0:	3101      	adds	r1, #1
    34b2:	701a      	strb	r2, [r3, #0]
    34b4:	3301      	adds	r3, #1
    34b6:	2a00      	cmp	r2, #0
    34b8:	d1f9      	bne.n	34ae <strcpy+0x2>
    34ba:	4770      	bx	lr

000034bc <strlen>:
    34bc:	2300      	movs	r3, #0
    34be:	5cc2      	ldrb	r2, [r0, r3]
    34c0:	3301      	adds	r3, #1
    34c2:	2a00      	cmp	r2, #0
    34c4:	d1fb      	bne.n	34be <strlen+0x2>
    34c6:	1e58      	subs	r0, r3, #1
    34c8:	4770      	bx	lr

000034ca <strncpy>:
    34ca:	b530      	push	{r4, r5, lr}
    34cc:	1c03      	adds	r3, r0, #0
    34ce:	2a00      	cmp	r2, #0
    34d0:	d007      	beq.n	34e2 <strncpy+0x18>
    34d2:	780c      	ldrb	r4, [r1, #0]
    34d4:	3301      	adds	r3, #1
    34d6:	1e5d      	subs	r5, r3, #1
    34d8:	3a01      	subs	r2, #1
    34da:	702c      	strb	r4, [r5, #0]
    34dc:	3101      	adds	r1, #1
    34de:	2c00      	cmp	r4, #0
    34e0:	d1f5      	bne.n	34ce <strncpy+0x4>
    34e2:	189a      	adds	r2, r3, r2
    34e4:	4293      	cmp	r3, r2
    34e6:	d003      	beq.n	34f0 <strncpy+0x26>
    34e8:	2100      	movs	r1, #0
    34ea:	7019      	strb	r1, [r3, #0]
    34ec:	3301      	adds	r3, #1
    34ee:	e7f9      	b.n	34e4 <strncpy+0x1a>
    34f0:	bd30      	pop	{r4, r5, pc}

000034f2 <match>:
    34f2:	b530      	push	{r4, r5, lr}
    34f4:	6802      	ldr	r2, [r0, #0]
    34f6:	780c      	ldrb	r4, [r1, #0]
    34f8:	3201      	adds	r2, #1
    34fa:	2c00      	cmp	r4, #0
    34fc:	d00a      	beq.n	3514 <match+0x22>
    34fe:	7813      	ldrb	r3, [r2, #0]
    3500:	1c1d      	adds	r5, r3, #0
    3502:	3d41      	subs	r5, #65	; 0x41
    3504:	2d19      	cmp	r5, #25
    3506:	d800      	bhi.n	350a <match+0x18>
    3508:	3320      	adds	r3, #32
    350a:	3101      	adds	r1, #1
    350c:	42a3      	cmp	r3, r4
    350e:	d0f2      	beq.n	34f6 <match+0x4>
    3510:	2000      	movs	r0, #0
    3512:	e001      	b.n	3518 <match+0x26>
    3514:	6002      	str	r2, [r0, #0]
    3516:	2001      	movs	r0, #1
    3518:	bd30      	pop	{r4, r5, pc}
	...

0000351c <sulp>:
    351c:	b570      	push	{r4, r5, r6, lr}
    351e:	1c16      	adds	r6, r2, #0
    3520:	1c0d      	adds	r5, r1, #0
    3522:	f003 fb63 	bl	6bec <__ulp>
    3526:	2e00      	cmp	r6, #0
    3528:	d00b      	beq.n	3542 <sulp+0x26>
    352a:	006b      	lsls	r3, r5, #1
    352c:	0d5b      	lsrs	r3, r3, #21
    352e:	226b      	movs	r2, #107	; 0x6b
    3530:	1ad3      	subs	r3, r2, r3
    3532:	2b00      	cmp	r3, #0
    3534:	dd05      	ble.n	3542 <sulp+0x26>
    3536:	4d03      	ldr	r5, [pc, #12]	; (3544 <sulp+0x28>)
    3538:	051c      	lsls	r4, r3, #20
    353a:	1963      	adds	r3, r4, r5
    353c:	2200      	movs	r2, #0
    353e:	f004 feff 	bl	8340 <__aeabi_dmul>
    3542:	bd70      	pop	{r4, r5, r6, pc}
    3544:	3ff00000 	.word	0x3ff00000

00003548 <_strtod_r>:
    3548:	b5f0      	push	{r4, r5, r6, r7, lr}
    354a:	4fbe      	ldr	r7, [pc, #760]	; (3844 <_strtod_r+0x2fc>)
    354c:	4ebc      	ldr	r6, [pc, #752]	; (3840 <_strtod_r+0x2f8>)
    354e:	b0a1      	sub	sp, #132	; 0x84
    3550:	2300      	movs	r3, #0
    3552:	9008      	str	r0, [sp, #32]
    3554:	910a      	str	r1, [sp, #40]	; 0x28
    3556:	9219      	str	r2, [sp, #100]	; 0x64
    3558:	931c      	str	r3, [sp, #112]	; 0x70
    355a:	911b      	str	r1, [sp, #108]	; 0x6c
    355c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    355e:	7813      	ldrb	r3, [r2, #0]
    3560:	2b0d      	cmp	r3, #13
    3562:	d805      	bhi.n	3570 <_strtod_r+0x28>
    3564:	2b09      	cmp	r3, #9
    3566:	d215      	bcs.n	3594 <_strtod_r+0x4c>
    3568:	2b00      	cmp	r3, #0
    356a:	d100      	bne.n	356e <_strtod_r+0x26>
    356c:	e1c1      	b.n	38f2 <_strtod_r+0x3aa>
    356e:	e014      	b.n	359a <_strtod_r+0x52>
    3570:	2b2b      	cmp	r3, #43	; 0x2b
    3572:	d007      	beq.n	3584 <_strtod_r+0x3c>
    3574:	2b2d      	cmp	r3, #45	; 0x2d
    3576:	d002      	beq.n	357e <_strtod_r+0x36>
    3578:	2b20      	cmp	r3, #32
    357a:	d10e      	bne.n	359a <_strtod_r+0x52>
    357c:	e00a      	b.n	3594 <_strtod_r+0x4c>
    357e:	2401      	movs	r4, #1
    3580:	9416      	str	r4, [sp, #88]	; 0x58
    3582:	e001      	b.n	3588 <_strtod_r+0x40>
    3584:	2500      	movs	r5, #0
    3586:	9516      	str	r5, [sp, #88]	; 0x58
    3588:	1c53      	adds	r3, r2, #1
    358a:	931b      	str	r3, [sp, #108]	; 0x6c
    358c:	7853      	ldrb	r3, [r2, #1]
    358e:	2b00      	cmp	r3, #0
    3590:	d105      	bne.n	359e <_strtod_r+0x56>
    3592:	e1ae      	b.n	38f2 <_strtod_r+0x3aa>
    3594:	3201      	adds	r2, #1
    3596:	921b      	str	r2, [sp, #108]	; 0x6c
    3598:	e7e0      	b.n	355c <_strtod_r+0x14>
    359a:	2400      	movs	r4, #0
    359c:	9416      	str	r4, [sp, #88]	; 0x58
    359e:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    35a0:	2400      	movs	r4, #0
    35a2:	782b      	ldrb	r3, [r5, #0]
    35a4:	940d      	str	r4, [sp, #52]	; 0x34
    35a6:	2b30      	cmp	r3, #48	; 0x30
    35a8:	d15a      	bne.n	3660 <_strtod_r+0x118>
    35aa:	786b      	ldrb	r3, [r5, #1]
    35ac:	2b58      	cmp	r3, #88	; 0x58
    35ae:	d001      	beq.n	35b4 <_strtod_r+0x6c>
    35b0:	2b78      	cmp	r3, #120	; 0x78
    35b2:	d149      	bne.n	3648 <_strtod_r+0x100>
    35b4:	9c16      	ldr	r4, [sp, #88]	; 0x58
    35b6:	ab1c      	add	r3, sp, #112	; 0x70
    35b8:	9300      	str	r3, [sp, #0]
    35ba:	9401      	str	r4, [sp, #4]
    35bc:	9808      	ldr	r0, [sp, #32]
    35be:	a91b      	add	r1, sp, #108	; 0x6c
    35c0:	4aa1      	ldr	r2, [pc, #644]	; (3848 <_strtod_r+0x300>)
    35c2:	ab1d      	add	r3, sp, #116	; 0x74
    35c4:	f002 fd09 	bl	5fda <__gethex>
    35c8:	2407      	movs	r4, #7
    35ca:	9007      	str	r0, [sp, #28]
    35cc:	4004      	ands	r4, r0
    35ce:	d101      	bne.n	35d4 <_strtod_r+0x8c>
    35d0:	f000 fdb0 	bl	4134 <_strtod_r+0xbec>
    35d4:	2c06      	cmp	r4, #6
    35d6:	d102      	bne.n	35de <_strtod_r+0x96>
    35d8:	3501      	adds	r5, #1
    35da:	951b      	str	r5, [sp, #108]	; 0x6c
    35dc:	e18b      	b.n	38f6 <_strtod_r+0x3ae>
    35de:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    35e0:	2a00      	cmp	r2, #0
    35e2:	d007      	beq.n	35f4 <_strtod_r+0xac>
    35e4:	a81e      	add	r0, sp, #120	; 0x78
    35e6:	2135      	movs	r1, #53	; 0x35
    35e8:	f003 fbf0 	bl	6dcc <__copybits>
    35ec:	9808      	ldr	r0, [sp, #32]
    35ee:	991c      	ldr	r1, [sp, #112]	; 0x70
    35f0:	f003 f85d 	bl	66ae <_Bfree>
    35f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    35f6:	2c06      	cmp	r4, #6
    35f8:	d81c      	bhi.n	3634 <_strtod_r+0xec>
    35fa:	1c20      	adds	r0, r4, #0
    35fc:	f003 fdd8 	bl	71b0 <__gnu_thumb1_case_uqi>
    3600:	14070a04 	.word	0x14070a04
    3604:	0a17      	.short	0x0a17
    3606:	04          	.byte	0x04
    3607:	00          	.byte	0x00
    3608:	2700      	movs	r7, #0
    360a:	1c3e      	adds	r6, r7, #0
    360c:	e012      	b.n	3634 <_strtod_r+0xec>
    360e:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    3610:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    3612:	e00f      	b.n	3634 <_strtod_r+0xec>
    3614:	488d      	ldr	r0, [pc, #564]	; (384c <_strtod_r+0x304>)
    3616:	4a8e      	ldr	r2, [pc, #568]	; (3850 <_strtod_r+0x308>)
    3618:	181b      	adds	r3, r3, r0
    361a:	991f      	ldr	r1, [sp, #124]	; 0x7c
    361c:	051b      	lsls	r3, r3, #20
    361e:	400a      	ands	r2, r1
    3620:	1c1f      	adds	r7, r3, #0
    3622:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    3624:	4317      	orrs	r7, r2
    3626:	e005      	b.n	3634 <_strtod_r+0xec>
    3628:	4f8a      	ldr	r7, [pc, #552]	; (3854 <_strtod_r+0x30c>)
    362a:	2600      	movs	r6, #0
    362c:	e002      	b.n	3634 <_strtod_r+0xec>
    362e:	2301      	movs	r3, #1
    3630:	4f89      	ldr	r7, [pc, #548]	; (3858 <_strtod_r+0x310>)
    3632:	425e      	negs	r6, r3
    3634:	9c07      	ldr	r4, [sp, #28]
    3636:	0724      	lsls	r4, r4, #28
    3638:	d401      	bmi.n	363e <_strtod_r+0xf6>
    363a:	f000 fd7b 	bl	4134 <_strtod_r+0xbec>
    363e:	2380      	movs	r3, #128	; 0x80
    3640:	061b      	lsls	r3, r3, #24
    3642:	431f      	orrs	r7, r3
    3644:	f000 fd76 	bl	4134 <_strtod_r+0xbec>
    3648:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    364a:	1c5a      	adds	r2, r3, #1
    364c:	921b      	str	r2, [sp, #108]	; 0x6c
    364e:	785b      	ldrb	r3, [r3, #1]
    3650:	2b30      	cmp	r3, #48	; 0x30
    3652:	d0f9      	beq.n	3648 <_strtod_r+0x100>
    3654:	2b00      	cmp	r3, #0
    3656:	d101      	bne.n	365c <_strtod_r+0x114>
    3658:	f000 fd6c 	bl	4134 <_strtod_r+0xbec>
    365c:	2501      	movs	r5, #1
    365e:	950d      	str	r5, [sp, #52]	; 0x34
    3660:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    3662:	2500      	movs	r5, #0
    3664:	9410      	str	r4, [sp, #64]	; 0x40
    3666:	950b      	str	r5, [sp, #44]	; 0x2c
    3668:	950e      	str	r5, [sp, #56]	; 0x38
    366a:	9509      	str	r5, [sp, #36]	; 0x24
    366c:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    366e:	7825      	ldrb	r5, [r4, #0]
    3670:	1c2b      	adds	r3, r5, #0
    3672:	3b30      	subs	r3, #48	; 0x30
    3674:	b2da      	uxtb	r2, r3
    3676:	2a09      	cmp	r2, #9
    3678:	d812      	bhi.n	36a0 <_strtod_r+0x158>
    367a:	9d09      	ldr	r5, [sp, #36]	; 0x24
    367c:	220a      	movs	r2, #10
    367e:	2d08      	cmp	r5, #8
    3680:	dc04      	bgt.n	368c <_strtod_r+0x144>
    3682:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    3684:	436a      	muls	r2, r5
    3686:	189b      	adds	r3, r3, r2
    3688:	930e      	str	r3, [sp, #56]	; 0x38
    368a:	e003      	b.n	3694 <_strtod_r+0x14c>
    368c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    368e:	436a      	muls	r2, r5
    3690:	189b      	adds	r3, r3, r2
    3692:	930b      	str	r3, [sp, #44]	; 0x2c
    3694:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3696:	3401      	adds	r4, #1
    3698:	3501      	adds	r5, #1
    369a:	9509      	str	r5, [sp, #36]	; 0x24
    369c:	941b      	str	r4, [sp, #108]	; 0x6c
    369e:	e7e5      	b.n	366c <_strtod_r+0x124>
    36a0:	9808      	ldr	r0, [sp, #32]
    36a2:	f002 ff63 	bl	656c <_localeconv_r>
    36a6:	6800      	ldr	r0, [r0, #0]
    36a8:	9007      	str	r0, [sp, #28]
    36aa:	9808      	ldr	r0, [sp, #32]
    36ac:	f002 ff5e 	bl	656c <_localeconv_r>
    36b0:	6800      	ldr	r0, [r0, #0]
    36b2:	f7ff ff03 	bl	34bc <strlen>
    36b6:	9907      	ldr	r1, [sp, #28]
    36b8:	1c02      	adds	r2, r0, #0
    36ba:	1c20      	adds	r0, r4, #0
    36bc:	f003 fcf0 	bl	70a0 <strncmp>
    36c0:	1e04      	subs	r4, r0, #0
    36c2:	d006      	beq.n	36d2 <_strtod_r+0x18a>
    36c4:	9c09      	ldr	r4, [sp, #36]	; 0x24
    36c6:	2000      	movs	r0, #0
    36c8:	1c2b      	adds	r3, r5, #0
    36ca:	9407      	str	r4, [sp, #28]
    36cc:	4684      	mov	ip, r0
    36ce:	900c      	str	r0, [sp, #48]	; 0x30
    36d0:	e063      	b.n	379a <_strtod_r+0x252>
    36d2:	9808      	ldr	r0, [sp, #32]
    36d4:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    36d6:	f002 ff49 	bl	656c <_localeconv_r>
    36da:	6800      	ldr	r0, [r0, #0]
    36dc:	f7ff feee 	bl	34bc <strlen>
    36e0:	182d      	adds	r5, r5, r0
    36e2:	951b      	str	r5, [sp, #108]	; 0x6c
    36e4:	782b      	ldrb	r3, [r5, #0]
    36e6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    36e8:	1e28      	subs	r0, r5, #0
    36ea:	d148      	bne.n	377e <_strtod_r+0x236>
    36ec:	2b30      	cmp	r3, #48	; 0x30
    36ee:	d105      	bne.n	36fc <_strtod_r+0x1b4>
    36f0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    36f2:	3001      	adds	r0, #1
    36f4:	1c5a      	adds	r2, r3, #1
    36f6:	921b      	str	r2, [sp, #108]	; 0x6c
    36f8:	785b      	ldrb	r3, [r3, #1]
    36fa:	e7f7      	b.n	36ec <_strtod_r+0x1a4>
    36fc:	1c1a      	adds	r2, r3, #0
    36fe:	3a31      	subs	r2, #49	; 0x31
    3700:	2a08      	cmp	r2, #8
    3702:	d845      	bhi.n	3790 <_strtod_r+0x248>
    3704:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    3706:	4684      	mov	ip, r0
    3708:	2000      	movs	r0, #0
    370a:	9410      	str	r4, [sp, #64]	; 0x40
    370c:	9007      	str	r0, [sp, #28]
    370e:	3b30      	subs	r3, #48	; 0x30
    3710:	1c42      	adds	r2, r0, #1
    3712:	2b00      	cmp	r3, #0
    3714:	d02d      	beq.n	3772 <_strtod_r+0x22a>
    3716:	9907      	ldr	r1, [sp, #28]
    3718:	4494      	add	ip, r2
    371a:	9d07      	ldr	r5, [sp, #28]
    371c:	3101      	adds	r1, #1
    371e:	1b4c      	subs	r4, r1, r5
    3720:	4294      	cmp	r4, r2
    3722:	da0e      	bge.n	3742 <_strtod_r+0x1fa>
    3724:	1e4c      	subs	r4, r1, #1
    3726:	2c08      	cmp	r4, #8
    3728:	dc04      	bgt.n	3734 <_strtod_r+0x1ec>
    372a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    372c:	240a      	movs	r4, #10
    372e:	4365      	muls	r5, r4
    3730:	950e      	str	r5, [sp, #56]	; 0x38
    3732:	e7f2      	b.n	371a <_strtod_r+0x1d2>
    3734:	2910      	cmp	r1, #16
    3736:	dcf0      	bgt.n	371a <_strtod_r+0x1d2>
    3738:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    373a:	240a      	movs	r4, #10
    373c:	4365      	muls	r5, r4
    373e:	950b      	str	r5, [sp, #44]	; 0x2c
    3740:	e7eb      	b.n	371a <_strtod_r+0x1d2>
    3742:	43c2      	mvns	r2, r0
    3744:	17d2      	asrs	r2, r2, #31
    3746:	4010      	ands	r0, r2
    3748:	1828      	adds	r0, r5, r0
    374a:	1c44      	adds	r4, r0, #1
    374c:	9407      	str	r4, [sp, #28]
    374e:	2808      	cmp	r0, #8
    3750:	dc06      	bgt.n	3760 <_strtod_r+0x218>
    3752:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    3754:	220a      	movs	r2, #10
    3756:	436a      	muls	r2, r5
    3758:	18d2      	adds	r2, r2, r3
    375a:	920e      	str	r2, [sp, #56]	; 0x38
    375c:	2200      	movs	r2, #0
    375e:	e008      	b.n	3772 <_strtod_r+0x22a>
    3760:	9c07      	ldr	r4, [sp, #28]
    3762:	2200      	movs	r2, #0
    3764:	2c10      	cmp	r4, #16
    3766:	dc04      	bgt.n	3772 <_strtod_r+0x22a>
    3768:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    376a:	210a      	movs	r1, #10
    376c:	4369      	muls	r1, r5
    376e:	18c9      	adds	r1, r1, r3
    3770:	910b      	str	r1, [sp, #44]	; 0x2c
    3772:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3774:	1c10      	adds	r0, r2, #0
    3776:	1c59      	adds	r1, r3, #1
    3778:	911b      	str	r1, [sp, #108]	; 0x6c
    377a:	785b      	ldrb	r3, [r3, #1]
    377c:	e003      	b.n	3786 <_strtod_r+0x23e>
    377e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3780:	1c20      	adds	r0, r4, #0
    3782:	9507      	str	r5, [sp, #28]
    3784:	46a4      	mov	ip, r4
    3786:	1c1a      	adds	r2, r3, #0
    3788:	3a30      	subs	r2, #48	; 0x30
    378a:	2a09      	cmp	r2, #9
    378c:	d9bf      	bls.n	370e <_strtod_r+0x1c6>
    378e:	e002      	b.n	3796 <_strtod_r+0x24e>
    3790:	2400      	movs	r4, #0
    3792:	9407      	str	r4, [sp, #28]
    3794:	46a4      	mov	ip, r4
    3796:	2101      	movs	r1, #1
    3798:	910c      	str	r1, [sp, #48]	; 0x30
    379a:	2220      	movs	r2, #32
    379c:	1c19      	adds	r1, r3, #0
    379e:	4391      	bics	r1, r2
    37a0:	2200      	movs	r2, #0
    37a2:	2945      	cmp	r1, #69	; 0x45
    37a4:	d15f      	bne.n	3866 <_strtod_r+0x31e>
    37a6:	9b07      	ldr	r3, [sp, #28]
    37a8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    37aa:	4303      	orrs	r3, r0
    37ac:	4323      	orrs	r3, r4
    37ae:	4293      	cmp	r3, r2
    37b0:	d100      	bne.n	37b4 <_strtod_r+0x26c>
    37b2:	e09e      	b.n	38f2 <_strtod_r+0x3aa>
    37b4:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    37b6:	1c2b      	adds	r3, r5, #0
    37b8:	3301      	adds	r3, #1
    37ba:	931b      	str	r3, [sp, #108]	; 0x6c
    37bc:	786b      	ldrb	r3, [r5, #1]
    37be:	950a      	str	r5, [sp, #40]	; 0x28
    37c0:	2b2b      	cmp	r3, #43	; 0x2b
    37c2:	d003      	beq.n	37cc <_strtod_r+0x284>
    37c4:	2b2d      	cmp	r3, #45	; 0x2d
    37c6:	d003      	beq.n	37d0 <_strtod_r+0x288>
    37c8:	9211      	str	r2, [sp, #68]	; 0x44
    37ca:	e008      	b.n	37de <_strtod_r+0x296>
    37cc:	9211      	str	r2, [sp, #68]	; 0x44
    37ce:	e001      	b.n	37d4 <_strtod_r+0x28c>
    37d0:	2101      	movs	r1, #1
    37d2:	9111      	str	r1, [sp, #68]	; 0x44
    37d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    37d6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    37d8:	3302      	adds	r3, #2
    37da:	931b      	str	r3, [sp, #108]	; 0x6c
    37dc:	78a3      	ldrb	r3, [r4, #2]
    37de:	1c1a      	adds	r2, r3, #0
    37e0:	3a30      	subs	r2, #48	; 0x30
    37e2:	2a09      	cmp	r2, #9
    37e4:	d83c      	bhi.n	3860 <_strtod_r+0x318>
    37e6:	2b30      	cmp	r3, #48	; 0x30
    37e8:	d104      	bne.n	37f4 <_strtod_r+0x2ac>
    37ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    37ec:	1c5a      	adds	r2, r3, #1
    37ee:	921b      	str	r2, [sp, #108]	; 0x6c
    37f0:	785b      	ldrb	r3, [r3, #1]
    37f2:	e7f8      	b.n	37e6 <_strtod_r+0x29e>
    37f4:	1c1c      	adds	r4, r3, #0
    37f6:	3c31      	subs	r4, #49	; 0x31
    37f8:	2200      	movs	r2, #0
    37fa:	2c08      	cmp	r4, #8
    37fc:	d833      	bhi.n	3866 <_strtod_r+0x31e>
    37fe:	1c1d      	adds	r5, r3, #0
    3800:	991b      	ldr	r1, [sp, #108]	; 0x6c
    3802:	3d30      	subs	r5, #48	; 0x30
    3804:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3806:	1c5a      	adds	r2, r3, #1
    3808:	921b      	str	r2, [sp, #108]	; 0x6c
    380a:	785b      	ldrb	r3, [r3, #1]
    380c:	1c1c      	adds	r4, r3, #0
    380e:	3c30      	subs	r4, #48	; 0x30
    3810:	2c09      	cmp	r4, #9
    3812:	d804      	bhi.n	381e <_strtod_r+0x2d6>
    3814:	220a      	movs	r2, #10
    3816:	4355      	muls	r5, r2
    3818:	18ed      	adds	r5, r5, r3
    381a:	3d30      	subs	r5, #48	; 0x30
    381c:	e7f2      	b.n	3804 <_strtod_r+0x2bc>
    381e:	1a52      	subs	r2, r2, r1
    3820:	920f      	str	r2, [sp, #60]	; 0x3c
    3822:	4c0e      	ldr	r4, [pc, #56]	; (385c <_strtod_r+0x314>)
    3824:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3826:	1c22      	adds	r2, r4, #0
    3828:	2908      	cmp	r1, #8
    382a:	dc03      	bgt.n	3834 <_strtod_r+0x2ec>
    382c:	1e2a      	subs	r2, r5, #0
    382e:	42a2      	cmp	r2, r4
    3830:	dd00      	ble.n	3834 <_strtod_r+0x2ec>
    3832:	1c22      	adds	r2, r4, #0
    3834:	9c11      	ldr	r4, [sp, #68]	; 0x44
    3836:	2c00      	cmp	r4, #0
    3838:	d015      	beq.n	3866 <_strtod_r+0x31e>
    383a:	4252      	negs	r2, r2
    383c:	e013      	b.n	3866 <_strtod_r+0x31e>
    383e:	46c0      	nop			; (mov r8, r8)
	...
    3848:	0000abf8 	.word	0x0000abf8
    384c:	00000433 	.word	0x00000433
    3850:	ffefffff 	.word	0xffefffff
    3854:	7ff00000 	.word	0x7ff00000
    3858:	7fffffff 	.word	0x7fffffff
    385c:	00004e1f 	.word	0x00004e1f
    3860:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3862:	2200      	movs	r2, #0
    3864:	951b      	str	r5, [sp, #108]	; 0x6c
    3866:	9c07      	ldr	r4, [sp, #28]
    3868:	2c00      	cmp	r4, #0
    386a:	d148      	bne.n	38fe <_strtod_r+0x3b6>
    386c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    386e:	4328      	orrs	r0, r5
    3870:	d001      	beq.n	3876 <_strtod_r+0x32e>
    3872:	f000 fc5f 	bl	4134 <_strtod_r+0xbec>
    3876:	980c      	ldr	r0, [sp, #48]	; 0x30
    3878:	2800      	cmp	r0, #0
    387a:	d13a      	bne.n	38f2 <_strtod_r+0x3aa>
    387c:	2b4e      	cmp	r3, #78	; 0x4e
    387e:	d01c      	beq.n	38ba <_strtod_r+0x372>
    3880:	dc02      	bgt.n	3888 <_strtod_r+0x340>
    3882:	2b49      	cmp	r3, #73	; 0x49
    3884:	d005      	beq.n	3892 <_strtod_r+0x34a>
    3886:	e034      	b.n	38f2 <_strtod_r+0x3aa>
    3888:	2b69      	cmp	r3, #105	; 0x69
    388a:	d002      	beq.n	3892 <_strtod_r+0x34a>
    388c:	2b6e      	cmp	r3, #110	; 0x6e
    388e:	d014      	beq.n	38ba <_strtod_r+0x372>
    3890:	e02f      	b.n	38f2 <_strtod_r+0x3aa>
    3892:	a81b      	add	r0, sp, #108	; 0x6c
    3894:	49a8      	ldr	r1, [pc, #672]	; (3b38 <_strtod_r+0x5f0>)
    3896:	f7ff fe2c 	bl	34f2 <match>
    389a:	2800      	cmp	r0, #0
    389c:	d029      	beq.n	38f2 <_strtod_r+0x3aa>
    389e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    38a0:	a81b      	add	r0, sp, #108	; 0x6c
    38a2:	3b01      	subs	r3, #1
    38a4:	49a5      	ldr	r1, [pc, #660]	; (3b3c <_strtod_r+0x5f4>)
    38a6:	931b      	str	r3, [sp, #108]	; 0x6c
    38a8:	f7ff fe23 	bl	34f2 <match>
    38ac:	2800      	cmp	r0, #0
    38ae:	d102      	bne.n	38b6 <_strtod_r+0x36e>
    38b0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    38b2:	3301      	adds	r3, #1
    38b4:	931b      	str	r3, [sp, #108]	; 0x6c
    38b6:	4fa2      	ldr	r7, [pc, #648]	; (3b40 <_strtod_r+0x5f8>)
    38b8:	e018      	b.n	38ec <_strtod_r+0x3a4>
    38ba:	a81b      	add	r0, sp, #108	; 0x6c
    38bc:	49a1      	ldr	r1, [pc, #644]	; (3b44 <_strtod_r+0x5fc>)
    38be:	f7ff fe18 	bl	34f2 <match>
    38c2:	2800      	cmp	r0, #0
    38c4:	d015      	beq.n	38f2 <_strtod_r+0x3aa>
    38c6:	991b      	ldr	r1, [sp, #108]	; 0x6c
    38c8:	780b      	ldrb	r3, [r1, #0]
    38ca:	2b28      	cmp	r3, #40	; 0x28
    38cc:	d10d      	bne.n	38ea <_strtod_r+0x3a2>
    38ce:	a81b      	add	r0, sp, #108	; 0x6c
    38d0:	499d      	ldr	r1, [pc, #628]	; (3b48 <_strtod_r+0x600>)
    38d2:	aa1e      	add	r2, sp, #120	; 0x78
    38d4:	f002 fdb1 	bl	643a <__hexnan>
    38d8:	2805      	cmp	r0, #5
    38da:	d106      	bne.n	38ea <_strtod_r+0x3a2>
    38dc:	4a98      	ldr	r2, [pc, #608]	; (3b40 <_strtod_r+0x5f8>)
    38de:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    38e0:	1c17      	adds	r7, r2, #0
    38e2:	431f      	orrs	r7, r3
    38e4:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    38e6:	f000 fc25 	bl	4134 <_strtod_r+0xbec>
    38ea:	4f98      	ldr	r7, [pc, #608]	; (3b4c <_strtod_r+0x604>)
    38ec:	2600      	movs	r6, #0
    38ee:	f000 fc21 	bl	4134 <_strtod_r+0xbec>
    38f2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    38f4:	941b      	str	r4, [sp, #108]	; 0x6c
    38f6:	2500      	movs	r5, #0
    38f8:	9516      	str	r5, [sp, #88]	; 0x58
    38fa:	f000 fc1b 	bl	4134 <_strtod_r+0xbec>
    38fe:	4664      	mov	r4, ip
    3900:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3902:	1b14      	subs	r4, r2, r4
    3904:	940a      	str	r4, [sp, #40]	; 0x28
    3906:	2d00      	cmp	r5, #0
    3908:	d101      	bne.n	390e <_strtod_r+0x3c6>
    390a:	9c07      	ldr	r4, [sp, #28]
    390c:	9409      	str	r4, [sp, #36]	; 0x24
    390e:	9c07      	ldr	r4, [sp, #28]
    3910:	2c10      	cmp	r4, #16
    3912:	dd00      	ble.n	3916 <_strtod_r+0x3ce>
    3914:	2410      	movs	r4, #16
    3916:	980e      	ldr	r0, [sp, #56]	; 0x38
    3918:	f005 fb48 	bl	8fac <__aeabi_ui2d>
    391c:	1c06      	adds	r6, r0, #0
    391e:	1c0f      	adds	r7, r1, #0
    3920:	2c09      	cmp	r4, #9
    3922:	dd15      	ble.n	3950 <_strtod_r+0x408>
    3924:	1c23      	adds	r3, r4, #0
    3926:	4a8a      	ldr	r2, [pc, #552]	; (3b50 <_strtod_r+0x608>)
    3928:	3b09      	subs	r3, #9
    392a:	00db      	lsls	r3, r3, #3
    392c:	18d3      	adds	r3, r2, r3
    392e:	681a      	ldr	r2, [r3, #0]
    3930:	685b      	ldr	r3, [r3, #4]
    3932:	f004 fd05 	bl	8340 <__aeabi_dmul>
    3936:	1c06      	adds	r6, r0, #0
    3938:	980b      	ldr	r0, [sp, #44]	; 0x2c
    393a:	1c0f      	adds	r7, r1, #0
    393c:	f005 fb36 	bl	8fac <__aeabi_ui2d>
    3940:	1c02      	adds	r2, r0, #0
    3942:	1c0b      	adds	r3, r1, #0
    3944:	1c30      	adds	r0, r6, #0
    3946:	1c39      	adds	r1, r7, #0
    3948:	f003 fd6e 	bl	7428 <__aeabi_dadd>
    394c:	1c06      	adds	r6, r0, #0
    394e:	1c0f      	adds	r7, r1, #0
    3950:	9d07      	ldr	r5, [sp, #28]
    3952:	2d0f      	cmp	r5, #15
    3954:	dc3a      	bgt.n	39cc <_strtod_r+0x484>
    3956:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3958:	2d00      	cmp	r5, #0
    395a:	d101      	bne.n	3960 <_strtod_r+0x418>
    395c:	f000 fbea 	bl	4134 <_strtod_r+0xbec>
    3960:	dd26      	ble.n	39b0 <_strtod_r+0x468>
    3962:	2d16      	cmp	r5, #22
    3964:	dc07      	bgt.n	3976 <_strtod_r+0x42e>
    3966:	4b7a      	ldr	r3, [pc, #488]	; (3b50 <_strtod_r+0x608>)
    3968:	00ea      	lsls	r2, r5, #3
    396a:	189a      	adds	r2, r3, r2
    396c:	6810      	ldr	r0, [r2, #0]
    396e:	6851      	ldr	r1, [r2, #4]
    3970:	1c3b      	adds	r3, r7, #0
    3972:	1c32      	adds	r2, r6, #0
    3974:	e017      	b.n	39a6 <_strtod_r+0x45e>
    3976:	9d07      	ldr	r5, [sp, #28]
    3978:	2325      	movs	r3, #37	; 0x25
    397a:	1b5b      	subs	r3, r3, r5
    397c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    397e:	429d      	cmp	r5, r3
    3980:	dc24      	bgt.n	39cc <_strtod_r+0x484>
    3982:	9c07      	ldr	r4, [sp, #28]
    3984:	220f      	movs	r2, #15
    3986:	1b15      	subs	r5, r2, r4
    3988:	4c71      	ldr	r4, [pc, #452]	; (3b50 <_strtod_r+0x608>)
    398a:	00eb      	lsls	r3, r5, #3
    398c:	18e3      	adds	r3, r4, r3
    398e:	6818      	ldr	r0, [r3, #0]
    3990:	6859      	ldr	r1, [r3, #4]
    3992:	1c32      	adds	r2, r6, #0
    3994:	1c3b      	adds	r3, r7, #0
    3996:	f004 fcd3 	bl	8340 <__aeabi_dmul>
    399a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    399c:	1b57      	subs	r7, r2, r5
    399e:	00ff      	lsls	r7, r7, #3
    39a0:	19e4      	adds	r4, r4, r7
    39a2:	6822      	ldr	r2, [r4, #0]
    39a4:	6863      	ldr	r3, [r4, #4]
    39a6:	f004 fccb 	bl	8340 <__aeabi_dmul>
    39aa:	1c06      	adds	r6, r0, #0
    39ac:	1c0f      	adds	r7, r1, #0
    39ae:	e3c1      	b.n	4134 <_strtod_r+0xbec>
    39b0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    39b2:	3516      	adds	r5, #22
    39b4:	db0a      	blt.n	39cc <_strtod_r+0x484>
    39b6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    39b8:	4b65      	ldr	r3, [pc, #404]	; (3b50 <_strtod_r+0x608>)
    39ba:	00e2      	lsls	r2, r4, #3
    39bc:	1a9a      	subs	r2, r3, r2
    39be:	1c30      	adds	r0, r6, #0
    39c0:	1c39      	adds	r1, r7, #0
    39c2:	6853      	ldr	r3, [r2, #4]
    39c4:	6812      	ldr	r2, [r2, #0]
    39c6:	f004 f851 	bl	7a6c <__aeabi_ddiv>
    39ca:	e7ee      	b.n	39aa <_strtod_r+0x462>
    39cc:	9d07      	ldr	r5, [sp, #28]
    39ce:	1b2c      	subs	r4, r5, r4
    39d0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    39d2:	192c      	adds	r4, r5, r4
    39d4:	2c00      	cmp	r4, #0
    39d6:	dd56      	ble.n	3a86 <_strtod_r+0x53e>
    39d8:	230f      	movs	r3, #15
    39da:	4023      	ands	r3, r4
    39dc:	d00a      	beq.n	39f4 <_strtod_r+0x4ac>
    39de:	4a5c      	ldr	r2, [pc, #368]	; (3b50 <_strtod_r+0x608>)
    39e0:	00db      	lsls	r3, r3, #3
    39e2:	18d3      	adds	r3, r2, r3
    39e4:	6818      	ldr	r0, [r3, #0]
    39e6:	6859      	ldr	r1, [r3, #4]
    39e8:	1c32      	adds	r2, r6, #0
    39ea:	1c3b      	adds	r3, r7, #0
    39ec:	f004 fca8 	bl	8340 <__aeabi_dmul>
    39f0:	1c06      	adds	r6, r0, #0
    39f2:	1c0f      	adds	r7, r1, #0
    39f4:	230f      	movs	r3, #15
    39f6:	439c      	bics	r4, r3
    39f8:	d100      	bne.n	39fc <_strtod_r+0x4b4>
    39fa:	e0b7      	b.n	3b6c <_strtod_r+0x624>
    39fc:	239a      	movs	r3, #154	; 0x9a
    39fe:	005b      	lsls	r3, r3, #1
    3a00:	429c      	cmp	r4, r3
    3a02:	dd0e      	ble.n	3a22 <_strtod_r+0x4da>
    3a04:	2400      	movs	r4, #0
    3a06:	9407      	str	r4, [sp, #28]
    3a08:	9409      	str	r4, [sp, #36]	; 0x24
    3a0a:	9410      	str	r4, [sp, #64]	; 0x40
    3a0c:	940e      	str	r4, [sp, #56]	; 0x38
    3a0e:	9d08      	ldr	r5, [sp, #32]
    3a10:	9c10      	ldr	r4, [sp, #64]	; 0x40
    3a12:	2322      	movs	r3, #34	; 0x22
    3a14:	2600      	movs	r6, #0
    3a16:	602b      	str	r3, [r5, #0]
    3a18:	4f49      	ldr	r7, [pc, #292]	; (3b40 <_strtod_r+0x5f8>)
    3a1a:	42b4      	cmp	r4, r6
    3a1c:	d000      	beq.n	3a20 <_strtod_r+0x4d8>
    3a1e:	e375      	b.n	410c <_strtod_r+0xbc4>
    3a20:	e388      	b.n	4134 <_strtod_r+0xbec>
    3a22:	1124      	asrs	r4, r4, #4
    3a24:	1c30      	adds	r0, r6, #0
    3a26:	1c39      	adds	r1, r7, #0
    3a28:	2500      	movs	r5, #0
    3a2a:	2c01      	cmp	r4, #1
    3a2c:	dd0b      	ble.n	3a46 <_strtod_r+0x4fe>
    3a2e:	07e2      	lsls	r2, r4, #31
    3a30:	d506      	bpl.n	3a40 <_strtod_r+0x4f8>
    3a32:	4b48      	ldr	r3, [pc, #288]	; (3b54 <_strtod_r+0x60c>)
    3a34:	00ea      	lsls	r2, r5, #3
    3a36:	18d3      	adds	r3, r2, r3
    3a38:	681a      	ldr	r2, [r3, #0]
    3a3a:	685b      	ldr	r3, [r3, #4]
    3a3c:	f004 fc80 	bl	8340 <__aeabi_dmul>
    3a40:	3501      	adds	r5, #1
    3a42:	1064      	asrs	r4, r4, #1
    3a44:	e7f1      	b.n	3a2a <_strtod_r+0x4e2>
    3a46:	4b44      	ldr	r3, [pc, #272]	; (3b58 <_strtod_r+0x610>)
    3a48:	00ed      	lsls	r5, r5, #3
    3a4a:	18cf      	adds	r7, r1, r3
    3a4c:	4b41      	ldr	r3, [pc, #260]	; (3b54 <_strtod_r+0x60c>)
    3a4e:	1c06      	adds	r6, r0, #0
    3a50:	195d      	adds	r5, r3, r5
    3a52:	1c32      	adds	r2, r6, #0
    3a54:	1c3b      	adds	r3, r7, #0
    3a56:	6828      	ldr	r0, [r5, #0]
    3a58:	6869      	ldr	r1, [r5, #4]
    3a5a:	f004 fc71 	bl	8340 <__aeabi_dmul>
    3a5e:	4b38      	ldr	r3, [pc, #224]	; (3b40 <_strtod_r+0x5f8>)
    3a60:	1c0f      	adds	r7, r1, #0
    3a62:	400b      	ands	r3, r1
    3a64:	493d      	ldr	r1, [pc, #244]	; (3b5c <_strtod_r+0x614>)
    3a66:	1c06      	adds	r6, r0, #0
    3a68:	428b      	cmp	r3, r1
    3a6a:	d8cb      	bhi.n	3a04 <_strtod_r+0x4bc>
    3a6c:	493c      	ldr	r1, [pc, #240]	; (3b60 <_strtod_r+0x618>)
    3a6e:	428b      	cmp	r3, r1
    3a70:	d903      	bls.n	3a7a <_strtod_r+0x532>
    3a72:	2301      	movs	r3, #1
    3a74:	4f3b      	ldr	r7, [pc, #236]	; (3b64 <_strtod_r+0x61c>)
    3a76:	425e      	negs	r6, r3
    3a78:	e002      	b.n	3a80 <_strtod_r+0x538>
    3a7a:	25d4      	movs	r5, #212	; 0xd4
    3a7c:	04ad      	lsls	r5, r5, #18
    3a7e:	197f      	adds	r7, r7, r5
    3a80:	2400      	movs	r4, #0
    3a82:	940b      	str	r4, [sp, #44]	; 0x2c
    3a84:	e074      	b.n	3b70 <_strtod_r+0x628>
    3a86:	2c00      	cmp	r4, #0
    3a88:	d070      	beq.n	3b6c <_strtod_r+0x624>
    3a8a:	4264      	negs	r4, r4
    3a8c:	230f      	movs	r3, #15
    3a8e:	4023      	ands	r3, r4
    3a90:	d00a      	beq.n	3aa8 <_strtod_r+0x560>
    3a92:	4a2f      	ldr	r2, [pc, #188]	; (3b50 <_strtod_r+0x608>)
    3a94:	00db      	lsls	r3, r3, #3
    3a96:	18d3      	adds	r3, r2, r3
    3a98:	1c30      	adds	r0, r6, #0
    3a9a:	1c39      	adds	r1, r7, #0
    3a9c:	681a      	ldr	r2, [r3, #0]
    3a9e:	685b      	ldr	r3, [r3, #4]
    3aa0:	f003 ffe4 	bl	7a6c <__aeabi_ddiv>
    3aa4:	1c06      	adds	r6, r0, #0
    3aa6:	1c0f      	adds	r7, r1, #0
    3aa8:	1124      	asrs	r4, r4, #4
    3aaa:	d05f      	beq.n	3b6c <_strtod_r+0x624>
    3aac:	2c1f      	cmp	r4, #31
    3aae:	dd05      	ble.n	3abc <_strtod_r+0x574>
    3ab0:	2500      	movs	r5, #0
    3ab2:	9507      	str	r5, [sp, #28]
    3ab4:	9509      	str	r5, [sp, #36]	; 0x24
    3ab6:	9510      	str	r5, [sp, #64]	; 0x40
    3ab8:	950e      	str	r5, [sp, #56]	; 0x38
    3aba:	e121      	b.n	3d00 <_strtod_r+0x7b8>
    3abc:	06e3      	lsls	r3, r4, #27
    3abe:	256a      	movs	r5, #106	; 0x6a
    3ac0:	17db      	asrs	r3, r3, #31
    3ac2:	401d      	ands	r5, r3
    3ac4:	950b      	str	r5, [sp, #44]	; 0x2c
    3ac6:	4d28      	ldr	r5, [pc, #160]	; (3b68 <_strtod_r+0x620>)
    3ac8:	1c30      	adds	r0, r6, #0
    3aca:	1c39      	adds	r1, r7, #0
    3acc:	2c00      	cmp	r4, #0
    3ace:	dd08      	ble.n	3ae2 <_strtod_r+0x59a>
    3ad0:	07e2      	lsls	r2, r4, #31
    3ad2:	d503      	bpl.n	3adc <_strtod_r+0x594>
    3ad4:	682a      	ldr	r2, [r5, #0]
    3ad6:	686b      	ldr	r3, [r5, #4]
    3ad8:	f004 fc32 	bl	8340 <__aeabi_dmul>
    3adc:	1064      	asrs	r4, r4, #1
    3ade:	3508      	adds	r5, #8
    3ae0:	e7f4      	b.n	3acc <_strtod_r+0x584>
    3ae2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3ae4:	1c06      	adds	r6, r0, #0
    3ae6:	1c0f      	adds	r7, r1, #0
    3ae8:	2c00      	cmp	r4, #0
    3aea:	d017      	beq.n	3b1c <_strtod_r+0x5d4>
    3aec:	004b      	lsls	r3, r1, #1
    3aee:	0d5b      	lsrs	r3, r3, #21
    3af0:	216b      	movs	r1, #107	; 0x6b
    3af2:	1acb      	subs	r3, r1, r3
    3af4:	2b00      	cmp	r3, #0
    3af6:	dd11      	ble.n	3b1c <_strtod_r+0x5d4>
    3af8:	2b1f      	cmp	r3, #31
    3afa:	dd0b      	ble.n	3b14 <_strtod_r+0x5cc>
    3afc:	2600      	movs	r6, #0
    3afe:	2b34      	cmp	r3, #52	; 0x34
    3b00:	dd02      	ble.n	3b08 <_strtod_r+0x5c0>
    3b02:	23dc      	movs	r3, #220	; 0xdc
    3b04:	049f      	lsls	r7, r3, #18
    3b06:	e009      	b.n	3b1c <_strtod_r+0x5d4>
    3b08:	2101      	movs	r1, #1
    3b0a:	3b20      	subs	r3, #32
    3b0c:	4249      	negs	r1, r1
    3b0e:	4099      	lsls	r1, r3
    3b10:	400f      	ands	r7, r1
    3b12:	e003      	b.n	3b1c <_strtod_r+0x5d4>
    3b14:	2201      	movs	r2, #1
    3b16:	4252      	negs	r2, r2
    3b18:	409a      	lsls	r2, r3
    3b1a:	4016      	ands	r6, r2
    3b1c:	1c30      	adds	r0, r6, #0
    3b1e:	1c39      	adds	r1, r7, #0
    3b20:	4b04      	ldr	r3, [pc, #16]	; (3b34 <_strtod_r+0x5ec>)
    3b22:	4a03      	ldr	r2, [pc, #12]	; (3b30 <_strtod_r+0x5e8>)
    3b24:	f003 fc0e 	bl	7344 <__aeabi_dcmpeq>
    3b28:	2800      	cmp	r0, #0
    3b2a:	d1c1      	bne.n	3ab0 <_strtod_r+0x568>
    3b2c:	e020      	b.n	3b70 <_strtod_r+0x628>
    3b2e:	46c0      	nop			; (mov r8, r8)
	...
    3b38:	0000ac36 	.word	0x0000ac36
    3b3c:	0000ad69 	.word	0x0000ad69
    3b40:	7ff00000 	.word	0x7ff00000
    3b44:	0000ac3e 	.word	0x0000ac3e
    3b48:	0000ac0c 	.word	0x0000ac0c
    3b4c:	fff80000 	.word	0xfff80000
    3b50:	0000ade0 	.word	0x0000ade0
    3b54:	0000aea8 	.word	0x0000aea8
    3b58:	fcb00000 	.word	0xfcb00000
    3b5c:	7ca00000 	.word	0x7ca00000
    3b60:	7c900000 	.word	0x7c900000
    3b64:	7fefffff 	.word	0x7fefffff
    3b68:	0000abd0 	.word	0x0000abd0
    3b6c:	2500      	movs	r5, #0
    3b6e:	950b      	str	r5, [sp, #44]	; 0x2c
    3b70:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    3b72:	9808      	ldr	r0, [sp, #32]
    3b74:	9400      	str	r4, [sp, #0]
    3b76:	9910      	ldr	r1, [sp, #64]	; 0x40
    3b78:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3b7a:	9b07      	ldr	r3, [sp, #28]
    3b7c:	f002 fdee 	bl	675c <__s2b>
    3b80:	9010      	str	r0, [sp, #64]	; 0x40
    3b82:	2800      	cmp	r0, #0
    3b84:	d100      	bne.n	3b88 <_strtod_r+0x640>
    3b86:	e73d      	b.n	3a04 <_strtod_r+0x4bc>
    3b88:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3b8a:	2400      	movs	r4, #0
    3b8c:	426b      	negs	r3, r5
    3b8e:	17ea      	asrs	r2, r5, #31
    3b90:	4013      	ands	r3, r2
    3b92:	9317      	str	r3, [sp, #92]	; 0x5c
    3b94:	9407      	str	r4, [sp, #28]
    3b96:	9409      	str	r4, [sp, #36]	; 0x24
    3b98:	9d10      	ldr	r5, [sp, #64]	; 0x40
    3b9a:	9808      	ldr	r0, [sp, #32]
    3b9c:	686d      	ldr	r5, [r5, #4]
    3b9e:	1c29      	adds	r1, r5, #0
    3ba0:	9506      	str	r5, [sp, #24]
    3ba2:	f002 fd4c 	bl	663e <_Balloc>
    3ba6:	900e      	str	r0, [sp, #56]	; 0x38
    3ba8:	2800      	cmp	r0, #0
    3baa:	d100      	bne.n	3bae <_strtod_r+0x666>
    3bac:	e72f      	b.n	3a0e <_strtod_r+0x4c6>
    3bae:	9810      	ldr	r0, [sp, #64]	; 0x40
    3bb0:	9910      	ldr	r1, [sp, #64]	; 0x40
    3bb2:	6900      	ldr	r0, [r0, #16]
    3bb4:	310c      	adds	r1, #12
    3bb6:	1c02      	adds	r2, r0, #0
    3bb8:	980e      	ldr	r0, [sp, #56]	; 0x38
    3bba:	3202      	adds	r2, #2
    3bbc:	0092      	lsls	r2, r2, #2
    3bbe:	300c      	adds	r0, #12
    3bc0:	f7ff fba2 	bl	3308 <memcpy>
    3bc4:	ab1d      	add	r3, sp, #116	; 0x74
    3bc6:	9300      	str	r3, [sp, #0]
    3bc8:	ab1e      	add	r3, sp, #120	; 0x78
    3bca:	9301      	str	r3, [sp, #4]
    3bcc:	9808      	ldr	r0, [sp, #32]
    3bce:	1c32      	adds	r2, r6, #0
    3bd0:	1c3b      	adds	r3, r7, #0
    3bd2:	9612      	str	r6, [sp, #72]	; 0x48
    3bd4:	9713      	str	r7, [sp, #76]	; 0x4c
    3bd6:	f003 f87d 	bl	6cd4 <__d2b>
    3bda:	901c      	str	r0, [sp, #112]	; 0x70
    3bdc:	2800      	cmp	r0, #0
    3bde:	d100      	bne.n	3be2 <_strtod_r+0x69a>
    3be0:	e715      	b.n	3a0e <_strtod_r+0x4c6>
    3be2:	9808      	ldr	r0, [sp, #32]
    3be4:	2101      	movs	r1, #1
    3be6:	f002 fe42 	bl	686e <__i2b>
    3bea:	9009      	str	r0, [sp, #36]	; 0x24
    3bec:	2800      	cmp	r0, #0
    3bee:	d100      	bne.n	3bf2 <_strtod_r+0x6aa>
    3bf0:	e70d      	b.n	3a0e <_strtod_r+0x4c6>
    3bf2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3bf4:	2400      	movs	r4, #0
    3bf6:	940d      	str	r4, [sp, #52]	; 0x34
    3bf8:	42ac      	cmp	r4, r5
    3bfa:	da00      	bge.n	3bfe <_strtod_r+0x6b6>
    3bfc:	950d      	str	r5, [sp, #52]	; 0x34
    3bfe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    3c00:	2b00      	cmp	r3, #0
    3c02:	da00      	bge.n	3c06 <_strtod_r+0x6be>
    3c04:	e086      	b.n	3d14 <_strtod_r+0x7cc>
    3c06:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    3c08:	990d      	ldr	r1, [sp, #52]	; 0x34
    3c0a:	18ec      	adds	r4, r5, r3
    3c0c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3c0e:	981e      	ldr	r0, [sp, #120]	; 0x78
    3c10:	1b5b      	subs	r3, r3, r5
    3c12:	2536      	movs	r5, #54	; 0x36
    3c14:	181a      	adds	r2, r3, r0
    3c16:	1a2d      	subs	r5, r5, r0
    3c18:	48c7      	ldr	r0, [pc, #796]	; (3f38 <_strtod_r+0x9f0>)
    3c1a:	2301      	movs	r3, #1
    3c1c:	4282      	cmp	r2, r0
    3c1e:	db00      	blt.n	3c22 <_strtod_r+0x6da>
    3c20:	e082      	b.n	3d28 <_strtod_r+0x7e0>
    3c22:	1a80      	subs	r0, r0, r2
    3c24:	1a2d      	subs	r5, r5, r0
    3c26:	281f      	cmp	r0, #31
    3c28:	dc78      	bgt.n	3d1c <_strtod_r+0x7d4>
    3c2a:	4083      	lsls	r3, r0
    3c2c:	2000      	movs	r0, #0
    3c2e:	9318      	str	r3, [sp, #96]	; 0x60
    3c30:	9011      	str	r0, [sp, #68]	; 0x44
    3c32:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3c34:	1963      	adds	r3, r4, r5
    3c36:	194d      	adds	r5, r1, r5
    3c38:	930c      	str	r3, [sp, #48]	; 0x30
    3c3a:	182d      	adds	r5, r5, r0
    3c3c:	42a3      	cmp	r3, r4
    3c3e:	dd00      	ble.n	3c42 <_strtod_r+0x6fa>
    3c40:	1c23      	adds	r3, r4, #0
    3c42:	42ab      	cmp	r3, r5
    3c44:	dd00      	ble.n	3c48 <_strtod_r+0x700>
    3c46:	1c2b      	adds	r3, r5, #0
    3c48:	2b00      	cmp	r3, #0
    3c4a:	dd04      	ble.n	3c56 <_strtod_r+0x70e>
    3c4c:	990c      	ldr	r1, [sp, #48]	; 0x30
    3c4e:	1aed      	subs	r5, r5, r3
    3c50:	1ac9      	subs	r1, r1, r3
    3c52:	910c      	str	r1, [sp, #48]	; 0x30
    3c54:	1ae4      	subs	r4, r4, r3
    3c56:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    3c58:	2a00      	cmp	r2, #0
    3c5a:	d169      	bne.n	3d30 <_strtod_r+0x7e8>
    3c5c:	980c      	ldr	r0, [sp, #48]	; 0x30
    3c5e:	2800      	cmp	r0, #0
    3c60:	dc7e      	bgt.n	3d60 <_strtod_r+0x818>
    3c62:	990d      	ldr	r1, [sp, #52]	; 0x34
    3c64:	2900      	cmp	r1, #0
    3c66:	d000      	beq.n	3c6a <_strtod_r+0x722>
    3c68:	e084      	b.n	3d74 <_strtod_r+0x82c>
    3c6a:	2d00      	cmp	r5, #0
    3c6c:	dd00      	ble.n	3c70 <_strtod_r+0x728>
    3c6e:	e08b      	b.n	3d88 <_strtod_r+0x840>
    3c70:	2c00      	cmp	r4, #0
    3c72:	dd00      	ble.n	3c76 <_strtod_r+0x72e>
    3c74:	e092      	b.n	3d9c <_strtod_r+0x854>
    3c76:	9808      	ldr	r0, [sp, #32]
    3c78:	991c      	ldr	r1, [sp, #112]	; 0x70
    3c7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3c7c:	f002 ff4f 	bl	6b1e <__mdiff>
    3c80:	9007      	str	r0, [sp, #28]
    3c82:	2800      	cmp	r0, #0
    3c84:	d100      	bne.n	3c88 <_strtod_r+0x740>
    3c86:	e6c2      	b.n	3a0e <_strtod_r+0x4c6>
    3c88:	68c4      	ldr	r4, [r0, #12]
    3c8a:	2500      	movs	r5, #0
    3c8c:	60c5      	str	r5, [r0, #12]
    3c8e:	9909      	ldr	r1, [sp, #36]	; 0x24
    3c90:	940f      	str	r4, [sp, #60]	; 0x3c
    3c92:	f002 ff29 	bl	6ae8 <__mcmp>
    3c96:	42a8      	cmp	r0, r5
    3c98:	db00      	blt.n	3c9c <_strtod_r+0x754>
    3c9a:	e08e      	b.n	3dba <_strtod_r+0x872>
    3c9c:	42ac      	cmp	r4, r5
    3c9e:	d000      	beq.n	3ca2 <_strtod_r+0x75a>
    3ca0:	e21f      	b.n	40e2 <_strtod_r+0xb9a>
    3ca2:	42ae      	cmp	r6, r5
    3ca4:	d000      	beq.n	3ca8 <_strtod_r+0x760>
    3ca6:	e21c      	b.n	40e2 <_strtod_r+0xb9a>
    3ca8:	033b      	lsls	r3, r7, #12
    3caa:	42ab      	cmp	r3, r5
    3cac:	d000      	beq.n	3cb0 <_strtod_r+0x768>
    3cae:	e218      	b.n	40e2 <_strtod_r+0xb9a>
    3cb0:	4aa2      	ldr	r2, [pc, #648]	; (3f3c <_strtod_r+0x9f4>)
    3cb2:	23d6      	movs	r3, #214	; 0xd6
    3cb4:	403a      	ands	r2, r7
    3cb6:	04db      	lsls	r3, r3, #19
    3cb8:	429a      	cmp	r2, r3
    3cba:	d800      	bhi.n	3cbe <_strtod_r+0x776>
    3cbc:	e211      	b.n	40e2 <_strtod_r+0xb9a>
    3cbe:	9807      	ldr	r0, [sp, #28]
    3cc0:	6940      	ldr	r0, [r0, #20]
    3cc2:	42a8      	cmp	r0, r5
    3cc4:	d074      	beq.n	3db0 <_strtod_r+0x868>
    3cc6:	9907      	ldr	r1, [sp, #28]
    3cc8:	9808      	ldr	r0, [sp, #32]
    3cca:	2201      	movs	r2, #1
    3ccc:	f002 feba 	bl	6a44 <__lshift>
    3cd0:	9909      	ldr	r1, [sp, #36]	; 0x24
    3cd2:	9007      	str	r0, [sp, #28]
    3cd4:	f002 ff08 	bl	6ae8 <__mcmp>
    3cd8:	2800      	cmp	r0, #0
    3cda:	dc00      	bgt.n	3cde <_strtod_r+0x796>
    3cdc:	e201      	b.n	40e2 <_strtod_r+0xb9a>
    3cde:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3ce0:	4b96      	ldr	r3, [pc, #600]	; (3f3c <_strtod_r+0x9f4>)
    3ce2:	2c00      	cmp	r4, #0
    3ce4:	d100      	bne.n	3ce8 <_strtod_r+0x7a0>
    3ce6:	e099      	b.n	3e1c <_strtod_r+0x8d4>
    3ce8:	1c1a      	adds	r2, r3, #0
    3cea:	21d6      	movs	r1, #214	; 0xd6
    3cec:	403a      	ands	r2, r7
    3cee:	04c9      	lsls	r1, r1, #19
    3cf0:	428a      	cmp	r2, r1
    3cf2:	d900      	bls.n	3cf6 <_strtod_r+0x7ae>
    3cf4:	e092      	b.n	3e1c <_strtod_r+0x8d4>
    3cf6:	23dc      	movs	r3, #220	; 0xdc
    3cf8:	049b      	lsls	r3, r3, #18
    3cfa:	429a      	cmp	r2, r3
    3cfc:	d900      	bls.n	3d00 <_strtod_r+0x7b8>
    3cfe:	e1f3      	b.n	40e8 <_strtod_r+0xba0>
    3d00:	9d08      	ldr	r5, [sp, #32]
    3d02:	9c10      	ldr	r4, [sp, #64]	; 0x40
    3d04:	2322      	movs	r3, #34	; 0x22
    3d06:	4f83      	ldr	r7, [pc, #524]	; (3f14 <_strtod_r+0x9cc>)
    3d08:	4e81      	ldr	r6, [pc, #516]	; (3f10 <_strtod_r+0x9c8>)
    3d0a:	602b      	str	r3, [r5, #0]
    3d0c:	2c00      	cmp	r4, #0
    3d0e:	d000      	beq.n	3d12 <_strtod_r+0x7ca>
    3d10:	e1fc      	b.n	410c <_strtod_r+0xbc4>
    3d12:	e20f      	b.n	4134 <_strtod_r+0xbec>
    3d14:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    3d16:	1ae1      	subs	r1, r4, r3
    3d18:	9c17      	ldr	r4, [sp, #92]	; 0x5c
    3d1a:	e777      	b.n	3c0c <_strtod_r+0x6c4>
    3d1c:	4888      	ldr	r0, [pc, #544]	; (3f40 <_strtod_r+0x9f8>)
    3d1e:	1a82      	subs	r2, r0, r2
    3d20:	1c18      	adds	r0, r3, #0
    3d22:	4090      	lsls	r0, r2
    3d24:	9011      	str	r0, [sp, #68]	; 0x44
    3d26:	e001      	b.n	3d2c <_strtod_r+0x7e4>
    3d28:	2200      	movs	r2, #0
    3d2a:	9211      	str	r2, [sp, #68]	; 0x44
    3d2c:	9318      	str	r3, [sp, #96]	; 0x60
    3d2e:	e780      	b.n	3c32 <_strtod_r+0x6ea>
    3d30:	9808      	ldr	r0, [sp, #32]
    3d32:	9909      	ldr	r1, [sp, #36]	; 0x24
    3d34:	f002 fe34 	bl	69a0 <__pow5mult>
    3d38:	9009      	str	r0, [sp, #36]	; 0x24
    3d3a:	2800      	cmp	r0, #0
    3d3c:	d100      	bne.n	3d40 <_strtod_r+0x7f8>
    3d3e:	e666      	b.n	3a0e <_strtod_r+0x4c6>
    3d40:	9808      	ldr	r0, [sp, #32]
    3d42:	9909      	ldr	r1, [sp, #36]	; 0x24
    3d44:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    3d46:	f002 fd9b 	bl	6880 <__multiply>
    3d4a:	900f      	str	r0, [sp, #60]	; 0x3c
    3d4c:	2800      	cmp	r0, #0
    3d4e:	d100      	bne.n	3d52 <_strtod_r+0x80a>
    3d50:	e65d      	b.n	3a0e <_strtod_r+0x4c6>
    3d52:	9808      	ldr	r0, [sp, #32]
    3d54:	991c      	ldr	r1, [sp, #112]	; 0x70
    3d56:	f002 fcaa 	bl	66ae <_Bfree>
    3d5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3d5c:	931c      	str	r3, [sp, #112]	; 0x70
    3d5e:	e77d      	b.n	3c5c <_strtod_r+0x714>
    3d60:	9808      	ldr	r0, [sp, #32]
    3d62:	991c      	ldr	r1, [sp, #112]	; 0x70
    3d64:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3d66:	f002 fe6d 	bl	6a44 <__lshift>
    3d6a:	901c      	str	r0, [sp, #112]	; 0x70
    3d6c:	2800      	cmp	r0, #0
    3d6e:	d000      	beq.n	3d72 <_strtod_r+0x82a>
    3d70:	e777      	b.n	3c62 <_strtod_r+0x71a>
    3d72:	e64c      	b.n	3a0e <_strtod_r+0x4c6>
    3d74:	9808      	ldr	r0, [sp, #32]
    3d76:	990e      	ldr	r1, [sp, #56]	; 0x38
    3d78:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    3d7a:	f002 fe11 	bl	69a0 <__pow5mult>
    3d7e:	900e      	str	r0, [sp, #56]	; 0x38
    3d80:	2800      	cmp	r0, #0
    3d82:	d000      	beq.n	3d86 <_strtod_r+0x83e>
    3d84:	e771      	b.n	3c6a <_strtod_r+0x722>
    3d86:	e642      	b.n	3a0e <_strtod_r+0x4c6>
    3d88:	9808      	ldr	r0, [sp, #32]
    3d8a:	990e      	ldr	r1, [sp, #56]	; 0x38
    3d8c:	1c2a      	adds	r2, r5, #0
    3d8e:	f002 fe59 	bl	6a44 <__lshift>
    3d92:	900e      	str	r0, [sp, #56]	; 0x38
    3d94:	2800      	cmp	r0, #0
    3d96:	d000      	beq.n	3d9a <_strtod_r+0x852>
    3d98:	e76a      	b.n	3c70 <_strtod_r+0x728>
    3d9a:	e638      	b.n	3a0e <_strtod_r+0x4c6>
    3d9c:	9808      	ldr	r0, [sp, #32]
    3d9e:	9909      	ldr	r1, [sp, #36]	; 0x24
    3da0:	1c22      	adds	r2, r4, #0
    3da2:	f002 fe4f 	bl	6a44 <__lshift>
    3da6:	9009      	str	r0, [sp, #36]	; 0x24
    3da8:	2800      	cmp	r0, #0
    3daa:	d000      	beq.n	3dae <_strtod_r+0x866>
    3dac:	e763      	b.n	3c76 <_strtod_r+0x72e>
    3dae:	e62e      	b.n	3a0e <_strtod_r+0x4c6>
    3db0:	9907      	ldr	r1, [sp, #28]
    3db2:	6909      	ldr	r1, [r1, #16]
    3db4:	2901      	cmp	r1, #1
    3db6:	dc86      	bgt.n	3cc6 <_strtod_r+0x77e>
    3db8:	e193      	b.n	40e2 <_strtod_r+0xb9a>
    3dba:	2800      	cmp	r0, #0
    3dbc:	d165      	bne.n	3e8a <_strtod_r+0x942>
    3dbe:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    3dc0:	033a      	lsls	r2, r7, #12
    3dc2:	2c00      	cmp	r4, #0
    3dc4:	d025      	beq.n	3e12 <_strtod_r+0x8ca>
    3dc6:	495f      	ldr	r1, [pc, #380]	; (3f44 <_strtod_r+0x9fc>)
    3dc8:	1c3b      	adds	r3, r7, #0
    3dca:	0b12      	lsrs	r2, r2, #12
    3dcc:	428a      	cmp	r2, r1
    3dce:	d12e      	bne.n	3e2e <_strtod_r+0x8e6>
    3dd0:	2101      	movs	r1, #1
    3dd2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3dd4:	4249      	negs	r1, r1
    3dd6:	1c30      	adds	r0, r6, #0
    3dd8:	1c0a      	adds	r2, r1, #0
    3dda:	2d00      	cmp	r5, #0
    3ddc:	d00a      	beq.n	3df4 <_strtod_r+0x8ac>
    3dde:	4c57      	ldr	r4, [pc, #348]	; (3f3c <_strtod_r+0x9f4>)
    3de0:	25d4      	movs	r5, #212	; 0xd4
    3de2:	403c      	ands	r4, r7
    3de4:	04ed      	lsls	r5, r5, #19
    3de6:	42ac      	cmp	r4, r5
    3de8:	d804      	bhi.n	3df4 <_strtod_r+0x8ac>
    3dea:	0d24      	lsrs	r4, r4, #20
    3dec:	226b      	movs	r2, #107	; 0x6b
    3dee:	1b12      	subs	r2, r2, r4
    3df0:	4091      	lsls	r1, r2
    3df2:	1c0a      	adds	r2, r1, #0
    3df4:	4290      	cmp	r0, r2
    3df6:	d11a      	bne.n	3e2e <_strtod_r+0x8e6>
    3df8:	4a53      	ldr	r2, [pc, #332]	; (3f48 <_strtod_r+0xa00>)
    3dfa:	4293      	cmp	r3, r2
    3dfc:	d102      	bne.n	3e04 <_strtod_r+0x8bc>
    3dfe:	3001      	adds	r0, #1
    3e00:	d100      	bne.n	3e04 <_strtod_r+0x8bc>
    3e02:	e604      	b.n	3a0e <_strtod_r+0x4c6>
    3e04:	4a4d      	ldr	r2, [pc, #308]	; (3f3c <_strtod_r+0x9f4>)
    3e06:	2080      	movs	r0, #128	; 0x80
    3e08:	4013      	ands	r3, r2
    3e0a:	0340      	lsls	r0, r0, #13
    3e0c:	181f      	adds	r7, r3, r0
    3e0e:	2600      	movs	r6, #0
    3e10:	e167      	b.n	40e2 <_strtod_r+0xb9a>
    3e12:	2a00      	cmp	r2, #0
    3e14:	d10b      	bne.n	3e2e <_strtod_r+0x8e6>
    3e16:	2e00      	cmp	r6, #0
    3e18:	d109      	bne.n	3e2e <_strtod_r+0x8e6>
    3e1a:	e760      	b.n	3cde <_strtod_r+0x796>
    3e1c:	4d4b      	ldr	r5, [pc, #300]	; (3f4c <_strtod_r+0xa04>)
    3e1e:	4a49      	ldr	r2, [pc, #292]	; (3f44 <_strtod_r+0x9fc>)
    3e20:	403b      	ands	r3, r7
    3e22:	195b      	adds	r3, r3, r5
    3e24:	1c17      	adds	r7, r2, #0
    3e26:	431f      	orrs	r7, r3
    3e28:	2301      	movs	r3, #1
    3e2a:	425e      	negs	r6, r3
    3e2c:	e159      	b.n	40e2 <_strtod_r+0xb9a>
    3e2e:	9c11      	ldr	r4, [sp, #68]	; 0x44
    3e30:	2c00      	cmp	r4, #0
    3e32:	d003      	beq.n	3e3c <_strtod_r+0x8f4>
    3e34:	423c      	tst	r4, r7
    3e36:	d100      	bne.n	3e3a <_strtod_r+0x8f2>
    3e38:	e153      	b.n	40e2 <_strtod_r+0xb9a>
    3e3a:	e003      	b.n	3e44 <_strtod_r+0x8fc>
    3e3c:	9d18      	ldr	r5, [sp, #96]	; 0x60
    3e3e:	4235      	tst	r5, r6
    3e40:	d100      	bne.n	3e44 <_strtod_r+0x8fc>
    3e42:	e14e      	b.n	40e2 <_strtod_r+0xb9a>
    3e44:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    3e46:	1c30      	adds	r0, r6, #0
    3e48:	1c39      	adds	r1, r7, #0
    3e4a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3e4c:	2c00      	cmp	r4, #0
    3e4e:	d00a      	beq.n	3e66 <_strtod_r+0x91e>
    3e50:	f7ff fb64 	bl	351c <sulp>
    3e54:	1c02      	adds	r2, r0, #0
    3e56:	1c0b      	adds	r3, r1, #0
    3e58:	9812      	ldr	r0, [sp, #72]	; 0x48
    3e5a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3e5c:	f003 fae4 	bl	7428 <__aeabi_dadd>
    3e60:	1c06      	adds	r6, r0, #0
    3e62:	1c0f      	adds	r7, r1, #0
    3e64:	e13d      	b.n	40e2 <_strtod_r+0xb9a>
    3e66:	f7ff fb59 	bl	351c <sulp>
    3e6a:	1c02      	adds	r2, r0, #0
    3e6c:	1c0b      	adds	r3, r1, #0
    3e6e:	9812      	ldr	r0, [sp, #72]	; 0x48
    3e70:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3e72:	f004 fcf5 	bl	8860 <__aeabi_dsub>
    3e76:	4b27      	ldr	r3, [pc, #156]	; (3f14 <_strtod_r+0x9cc>)
    3e78:	4a25      	ldr	r2, [pc, #148]	; (3f10 <_strtod_r+0x9c8>)
    3e7a:	1c06      	adds	r6, r0, #0
    3e7c:	1c0f      	adds	r7, r1, #0
    3e7e:	f003 fa61 	bl	7344 <__aeabi_dcmpeq>
    3e82:	2800      	cmp	r0, #0
    3e84:	d000      	beq.n	3e88 <_strtod_r+0x940>
    3e86:	e73b      	b.n	3d00 <_strtod_r+0x7b8>
    3e88:	e12b      	b.n	40e2 <_strtod_r+0xb9a>
    3e8a:	9807      	ldr	r0, [sp, #28]
    3e8c:	9909      	ldr	r1, [sp, #36]	; 0x24
    3e8e:	f002 ff79 	bl	6d84 <__ratio>
    3e92:	4a21      	ldr	r2, [pc, #132]	; (3f18 <_strtod_r+0x9d0>)
    3e94:	4b21      	ldr	r3, [pc, #132]	; (3f1c <_strtod_r+0x9d4>)
    3e96:	1c04      	adds	r4, r0, #0
    3e98:	1c0d      	adds	r5, r1, #0
    3e9a:	f003 fa63 	bl	7364 <__aeabi_dcmple>
    3e9e:	2800      	cmp	r0, #0
    3ea0:	d05a      	beq.n	3f58 <_strtod_r+0xa10>
    3ea2:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3ea4:	2800      	cmp	r0, #0
    3ea6:	d006      	beq.n	3eb6 <_strtod_r+0x96e>
    3ea8:	4a29      	ldr	r2, [pc, #164]	; (3f50 <_strtod_r+0xa08>)
    3eaa:	2100      	movs	r1, #0
    3eac:	4c1c      	ldr	r4, [pc, #112]	; (3f20 <_strtod_r+0x9d8>)
    3eae:	4d1d      	ldr	r5, [pc, #116]	; (3f24 <_strtod_r+0x9dc>)
    3eb0:	910c      	str	r1, [sp, #48]	; 0x30
    3eb2:	920d      	str	r2, [sp, #52]	; 0x34
    3eb4:	e061      	b.n	3f7a <_strtod_r+0xa32>
    3eb6:	2e00      	cmp	r6, #0
    3eb8:	d102      	bne.n	3ec0 <_strtod_r+0x978>
    3eba:	033b      	lsls	r3, r7, #12
    3ebc:	d105      	bne.n	3eca <_strtod_r+0x982>
    3ebe:	e00b      	b.n	3ed8 <_strtod_r+0x990>
    3ec0:	2e01      	cmp	r6, #1
    3ec2:	d102      	bne.n	3eca <_strtod_r+0x982>
    3ec4:	2f00      	cmp	r7, #0
    3ec6:	d100      	bne.n	3eca <_strtod_r+0x982>
    3ec8:	e71a      	b.n	3d00 <_strtod_r+0x7b8>
    3eca:	4821      	ldr	r0, [pc, #132]	; (3f50 <_strtod_r+0xa08>)
    3ecc:	2300      	movs	r3, #0
    3ece:	4c16      	ldr	r4, [pc, #88]	; (3f28 <_strtod_r+0x9e0>)
    3ed0:	4d16      	ldr	r5, [pc, #88]	; (3f2c <_strtod_r+0x9e4>)
    3ed2:	930c      	str	r3, [sp, #48]	; 0x30
    3ed4:	900d      	str	r0, [sp, #52]	; 0x34
    3ed6:	e050      	b.n	3f7a <_strtod_r+0xa32>
    3ed8:	1c20      	adds	r0, r4, #0
    3eda:	1c29      	adds	r1, r5, #0
    3edc:	4a10      	ldr	r2, [pc, #64]	; (3f20 <_strtod_r+0x9d8>)
    3ede:	4b11      	ldr	r3, [pc, #68]	; (3f24 <_strtod_r+0x9dc>)
    3ee0:	f003 fa36 	bl	7350 <__aeabi_dcmplt>
    3ee4:	2800      	cmp	r0, #0
    3ee6:	d108      	bne.n	3efa <_strtod_r+0x9b2>
    3ee8:	1c20      	adds	r0, r4, #0
    3eea:	1c29      	adds	r1, r5, #0
    3eec:	4a10      	ldr	r2, [pc, #64]	; (3f30 <_strtod_r+0x9e8>)
    3eee:	4b11      	ldr	r3, [pc, #68]	; (3f34 <_strtod_r+0x9ec>)
    3ef0:	f004 fa26 	bl	8340 <__aeabi_dmul>
    3ef4:	900c      	str	r0, [sp, #48]	; 0x30
    3ef6:	910d      	str	r1, [sp, #52]	; 0x34
    3ef8:	e003      	b.n	3f02 <_strtod_r+0x9ba>
    3efa:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    3efc:	4d15      	ldr	r5, [pc, #84]	; (3f54 <_strtod_r+0xa0c>)
    3efe:	940c      	str	r4, [sp, #48]	; 0x30
    3f00:	950d      	str	r5, [sp, #52]	; 0x34
    3f02:	980d      	ldr	r0, [sp, #52]	; 0x34
    3f04:	2180      	movs	r1, #128	; 0x80
    3f06:	0609      	lsls	r1, r1, #24
    3f08:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    3f0a:	1845      	adds	r5, r0, r1
    3f0c:	e035      	b.n	3f7a <_strtod_r+0xa32>
    3f0e:	46c0      	nop			; (mov r8, r8)
	...
    3f1c:	40000000 	.word	0x40000000
    3f20:	00000000 	.word	0x00000000
    3f24:	3ff00000 	.word	0x3ff00000
    3f28:	00000000 	.word	0x00000000
    3f2c:	bff00000 	.word	0xbff00000
    3f30:	00000000 	.word	0x00000000
    3f34:	3fe00000 	.word	0x3fe00000
    3f38:	fffffc03 	.word	0xfffffc03
    3f3c:	7ff00000 	.word	0x7ff00000
    3f40:	fffffbe3 	.word	0xfffffbe3
    3f44:	000fffff 	.word	0x000fffff
    3f48:	7fefffff 	.word	0x7fefffff
    3f4c:	fff00000 	.word	0xfff00000
    3f50:	3ff00000 	.word	0x3ff00000
    3f54:	3fe00000 	.word	0x3fe00000
    3f58:	1c20      	adds	r0, r4, #0
    3f5a:	4b80      	ldr	r3, [pc, #512]	; (415c <_strtod_r+0xc14>)
    3f5c:	4a7e      	ldr	r2, [pc, #504]	; (4158 <_strtod_r+0xc10>)
    3f5e:	1c29      	adds	r1, r5, #0
    3f60:	f004 f9ee 	bl	8340 <__aeabi_dmul>
    3f64:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    3f66:	900c      	str	r0, [sp, #48]	; 0x30
    3f68:	910d      	str	r1, [sp, #52]	; 0x34
    3f6a:	1c0b      	adds	r3, r1, #0
    3f6c:	2c00      	cmp	r4, #0
    3f6e:	d102      	bne.n	3f76 <_strtod_r+0xa2e>
    3f70:	2580      	movs	r5, #128	; 0x80
    3f72:	062d      	lsls	r5, r5, #24
    3f74:	194b      	adds	r3, r1, r5
    3f76:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    3f78:	1c1d      	adds	r5, r3, #0
    3f7a:	4881      	ldr	r0, [pc, #516]	; (4180 <_strtod_r+0xc38>)
    3f7c:	4b81      	ldr	r3, [pc, #516]	; (4184 <_strtod_r+0xc3c>)
    3f7e:	4038      	ands	r0, r7
    3f80:	9011      	str	r0, [sp, #68]	; 0x44
    3f82:	4298      	cmp	r0, r3
    3f84:	d12b      	bne.n	3fde <_strtod_r+0xa96>
    3f86:	9912      	ldr	r1, [sp, #72]	; 0x48
    3f88:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    3f8a:	9114      	str	r1, [sp, #80]	; 0x50
    3f8c:	9215      	str	r2, [sp, #84]	; 0x54
    3f8e:	4a7e      	ldr	r2, [pc, #504]	; (4188 <_strtod_r+0xc40>)
    3f90:	1c30      	adds	r0, r6, #0
    3f92:	18bf      	adds	r7, r7, r2
    3f94:	1c39      	adds	r1, r7, #0
    3f96:	f002 fe29 	bl	6bec <__ulp>
    3f9a:	1c02      	adds	r2, r0, #0
    3f9c:	1c0b      	adds	r3, r1, #0
    3f9e:	1c20      	adds	r0, r4, #0
    3fa0:	1c29      	adds	r1, r5, #0
    3fa2:	f004 f9cd 	bl	8340 <__aeabi_dmul>
    3fa6:	1c02      	adds	r2, r0, #0
    3fa8:	1c0b      	adds	r3, r1, #0
    3faa:	1c30      	adds	r0, r6, #0
    3fac:	1c39      	adds	r1, r7, #0
    3fae:	f003 fa3b 	bl	7428 <__aeabi_dadd>
    3fb2:	4a73      	ldr	r2, [pc, #460]	; (4180 <_strtod_r+0xc38>)
    3fb4:	4b75      	ldr	r3, [pc, #468]	; (418c <_strtod_r+0xc44>)
    3fb6:	1c06      	adds	r6, r0, #0
    3fb8:	400a      	ands	r2, r1
    3fba:	429a      	cmp	r2, r3
    3fbc:	d90b      	bls.n	3fd6 <_strtod_r+0xa8e>
    3fbe:	4b74      	ldr	r3, [pc, #464]	; (4190 <_strtod_r+0xc48>)
    3fc0:	9c15      	ldr	r4, [sp, #84]	; 0x54
    3fc2:	429c      	cmp	r4, r3
    3fc4:	d103      	bne.n	3fce <_strtod_r+0xa86>
    3fc6:	9d14      	ldr	r5, [sp, #80]	; 0x50
    3fc8:	3501      	adds	r5, #1
    3fca:	d100      	bne.n	3fce <_strtod_r+0xa86>
    3fcc:	e51f      	b.n	3a0e <_strtod_r+0x4c6>
    3fce:	2301      	movs	r3, #1
    3fd0:	4f6f      	ldr	r7, [pc, #444]	; (4190 <_strtod_r+0xc48>)
    3fd2:	425e      	negs	r6, r3
    3fd4:	e074      	b.n	40c0 <_strtod_r+0xb78>
    3fd6:	20d4      	movs	r0, #212	; 0xd4
    3fd8:	0480      	lsls	r0, r0, #18
    3fda:	180f      	adds	r7, r1, r0
    3fdc:	e03a      	b.n	4054 <_strtod_r+0xb0c>
    3fde:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3fe0:	2900      	cmp	r1, #0
    3fe2:	d025      	beq.n	4030 <_strtod_r+0xae8>
    3fe4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    3fe6:	23d4      	movs	r3, #212	; 0xd4
    3fe8:	04db      	lsls	r3, r3, #19
    3fea:	429a      	cmp	r2, r3
    3fec:	d820      	bhi.n	4030 <_strtod_r+0xae8>
    3fee:	980c      	ldr	r0, [sp, #48]	; 0x30
    3ff0:	990d      	ldr	r1, [sp, #52]	; 0x34
    3ff2:	4a5b      	ldr	r2, [pc, #364]	; (4160 <_strtod_r+0xc18>)
    3ff4:	4b5b      	ldr	r3, [pc, #364]	; (4164 <_strtod_r+0xc1c>)
    3ff6:	f003 f9b5 	bl	7364 <__aeabi_dcmple>
    3ffa:	2800      	cmp	r0, #0
    3ffc:	d013      	beq.n	4026 <_strtod_r+0xade>
    3ffe:	980c      	ldr	r0, [sp, #48]	; 0x30
    4000:	990d      	ldr	r1, [sp, #52]	; 0x34
    4002:	f003 f9f1 	bl	73e8 <__aeabi_d2uiz>
    4006:	2800      	cmp	r0, #0
    4008:	d100      	bne.n	400c <_strtod_r+0xac4>
    400a:	2001      	movs	r0, #1
    400c:	f004 ffce 	bl	8fac <__aeabi_ui2d>
    4010:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    4012:	900c      	str	r0, [sp, #48]	; 0x30
    4014:	910d      	str	r1, [sp, #52]	; 0x34
    4016:	1c0b      	adds	r3, r1, #0
    4018:	2c00      	cmp	r4, #0
    401a:	d102      	bne.n	4022 <_strtod_r+0xada>
    401c:	2580      	movs	r5, #128	; 0x80
    401e:	062d      	lsls	r5, r5, #24
    4020:	194b      	adds	r3, r1, r5
    4022:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    4024:	1c1d      	adds	r5, r3, #0
    4026:	20d6      	movs	r0, #214	; 0xd6
    4028:	04c0      	lsls	r0, r0, #19
    402a:	9911      	ldr	r1, [sp, #68]	; 0x44
    402c:	182b      	adds	r3, r5, r0
    402e:	1a5d      	subs	r5, r3, r1
    4030:	9812      	ldr	r0, [sp, #72]	; 0x48
    4032:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4034:	f002 fdda 	bl	6bec <__ulp>
    4038:	1c02      	adds	r2, r0, #0
    403a:	1c0b      	adds	r3, r1, #0
    403c:	1c20      	adds	r0, r4, #0
    403e:	1c29      	adds	r1, r5, #0
    4040:	f004 f97e 	bl	8340 <__aeabi_dmul>
    4044:	1c02      	adds	r2, r0, #0
    4046:	1c0b      	adds	r3, r1, #0
    4048:	9812      	ldr	r0, [sp, #72]	; 0x48
    404a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    404c:	f003 f9ec 	bl	7428 <__aeabi_dadd>
    4050:	1c06      	adds	r6, r0, #0
    4052:	1c0f      	adds	r7, r1, #0
    4054:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4056:	9712      	str	r7, [sp, #72]	; 0x48
    4058:	2c00      	cmp	r4, #0
    405a:	d131      	bne.n	40c0 <_strtod_r+0xb78>
    405c:	4b48      	ldr	r3, [pc, #288]	; (4180 <_strtod_r+0xc38>)
    405e:	9d11      	ldr	r5, [sp, #68]	; 0x44
    4060:	403b      	ands	r3, r7
    4062:	429d      	cmp	r5, r3
    4064:	d12c      	bne.n	40c0 <_strtod_r+0xb78>
    4066:	990d      	ldr	r1, [sp, #52]	; 0x34
    4068:	980c      	ldr	r0, [sp, #48]	; 0x30
    406a:	f004 ff2d 	bl	8ec8 <__aeabi_d2iz>
    406e:	f004 ff5f 	bl	8f30 <__aeabi_i2d>
    4072:	1c02      	adds	r2, r0, #0
    4074:	1c0b      	adds	r3, r1, #0
    4076:	980c      	ldr	r0, [sp, #48]	; 0x30
    4078:	990d      	ldr	r1, [sp, #52]	; 0x34
    407a:	f004 fbf1 	bl	8860 <__aeabi_dsub>
    407e:	1c04      	adds	r4, r0, #0
    4080:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4082:	1c0d      	adds	r5, r1, #0
    4084:	2800      	cmp	r0, #0
    4086:	d104      	bne.n	4092 <_strtod_r+0xb4a>
    4088:	2e00      	cmp	r6, #0
    408a:	d102      	bne.n	4092 <_strtod_r+0xb4a>
    408c:	9912      	ldr	r1, [sp, #72]	; 0x48
    408e:	030b      	lsls	r3, r1, #12
    4090:	d00e      	beq.n	40b0 <_strtod_r+0xb68>
    4092:	1c20      	adds	r0, r4, #0
    4094:	1c29      	adds	r1, r5, #0
    4096:	4a34      	ldr	r2, [pc, #208]	; (4168 <_strtod_r+0xc20>)
    4098:	4b34      	ldr	r3, [pc, #208]	; (416c <_strtod_r+0xc24>)
    409a:	f003 f959 	bl	7350 <__aeabi_dcmplt>
    409e:	2800      	cmp	r0, #0
    40a0:	d134      	bne.n	410c <_strtod_r+0xbc4>
    40a2:	1c20      	adds	r0, r4, #0
    40a4:	1c29      	adds	r1, r5, #0
    40a6:	4a32      	ldr	r2, [pc, #200]	; (4170 <_strtod_r+0xc28>)
    40a8:	4b32      	ldr	r3, [pc, #200]	; (4174 <_strtod_r+0xc2c>)
    40aa:	f003 f965 	bl	7378 <__aeabi_dcmpgt>
    40ae:	e005      	b.n	40bc <_strtod_r+0xb74>
    40b0:	1c20      	adds	r0, r4, #0
    40b2:	1c29      	adds	r1, r5, #0
    40b4:	4a30      	ldr	r2, [pc, #192]	; (4178 <_strtod_r+0xc30>)
    40b6:	4b31      	ldr	r3, [pc, #196]	; (417c <_strtod_r+0xc34>)
    40b8:	f003 f94a 	bl	7350 <__aeabi_dcmplt>
    40bc:	2800      	cmp	r0, #0
    40be:	d125      	bne.n	410c <_strtod_r+0xbc4>
    40c0:	9808      	ldr	r0, [sp, #32]
    40c2:	991c      	ldr	r1, [sp, #112]	; 0x70
    40c4:	f002 faf3 	bl	66ae <_Bfree>
    40c8:	9808      	ldr	r0, [sp, #32]
    40ca:	990e      	ldr	r1, [sp, #56]	; 0x38
    40cc:	f002 faef 	bl	66ae <_Bfree>
    40d0:	9808      	ldr	r0, [sp, #32]
    40d2:	9909      	ldr	r1, [sp, #36]	; 0x24
    40d4:	f002 faeb 	bl	66ae <_Bfree>
    40d8:	9808      	ldr	r0, [sp, #32]
    40da:	9907      	ldr	r1, [sp, #28]
    40dc:	f002 fae7 	bl	66ae <_Bfree>
    40e0:	e55a      	b.n	3b98 <_strtod_r+0x650>
    40e2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    40e4:	2c00      	cmp	r4, #0
    40e6:	d011      	beq.n	410c <_strtod_r+0xbc4>
    40e8:	4d2a      	ldr	r5, [pc, #168]	; (4194 <_strtod_r+0xc4c>)
    40ea:	2000      	movs	r0, #0
    40ec:	9014      	str	r0, [sp, #80]	; 0x50
    40ee:	9515      	str	r5, [sp, #84]	; 0x54
    40f0:	1c30      	adds	r0, r6, #0
    40f2:	1c39      	adds	r1, r7, #0
    40f4:	9a14      	ldr	r2, [sp, #80]	; 0x50
    40f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
    40f8:	f004 f922 	bl	8340 <__aeabi_dmul>
    40fc:	1c06      	adds	r6, r0, #0
    40fe:	1c0f      	adds	r7, r1, #0
    4100:	d104      	bne.n	410c <_strtod_r+0xbc4>
    4102:	2800      	cmp	r0, #0
    4104:	d102      	bne.n	410c <_strtod_r+0xbc4>
    4106:	9c08      	ldr	r4, [sp, #32]
    4108:	2322      	movs	r3, #34	; 0x22
    410a:	6023      	str	r3, [r4, #0]
    410c:	9808      	ldr	r0, [sp, #32]
    410e:	991c      	ldr	r1, [sp, #112]	; 0x70
    4110:	f002 facd 	bl	66ae <_Bfree>
    4114:	9808      	ldr	r0, [sp, #32]
    4116:	990e      	ldr	r1, [sp, #56]	; 0x38
    4118:	f002 fac9 	bl	66ae <_Bfree>
    411c:	9808      	ldr	r0, [sp, #32]
    411e:	9909      	ldr	r1, [sp, #36]	; 0x24
    4120:	f002 fac5 	bl	66ae <_Bfree>
    4124:	9808      	ldr	r0, [sp, #32]
    4126:	9910      	ldr	r1, [sp, #64]	; 0x40
    4128:	f002 fac1 	bl	66ae <_Bfree>
    412c:	9808      	ldr	r0, [sp, #32]
    412e:	9907      	ldr	r1, [sp, #28]
    4130:	f002 fabd 	bl	66ae <_Bfree>
    4134:	9d19      	ldr	r5, [sp, #100]	; 0x64
    4136:	2d00      	cmp	r5, #0
    4138:	d001      	beq.n	413e <_strtod_r+0xbf6>
    413a:	981b      	ldr	r0, [sp, #108]	; 0x6c
    413c:	6028      	str	r0, [r5, #0]
    413e:	9c16      	ldr	r4, [sp, #88]	; 0x58
    4140:	1c32      	adds	r2, r6, #0
    4142:	1c3b      	adds	r3, r7, #0
    4144:	2c00      	cmp	r4, #0
    4146:	d002      	beq.n	414e <_strtod_r+0xc06>
    4148:	2580      	movs	r5, #128	; 0x80
    414a:	062d      	lsls	r5, r5, #24
    414c:	197b      	adds	r3, r7, r5
    414e:	1c10      	adds	r0, r2, #0
    4150:	1c19      	adds	r1, r3, #0
    4152:	b021      	add	sp, #132	; 0x84
    4154:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4156:	46c0      	nop			; (mov r8, r8)
    4158:	00000000 	.word	0x00000000
    415c:	3fe00000 	.word	0x3fe00000
    4160:	ffc00000 	.word	0xffc00000
    4164:	41dfffff 	.word	0x41dfffff
    4168:	94a03595 	.word	0x94a03595
    416c:	3fdfffff 	.word	0x3fdfffff
    4170:	35afe535 	.word	0x35afe535
    4174:	3fe00000 	.word	0x3fe00000
    4178:	94a03595 	.word	0x94a03595
    417c:	3fcfffff 	.word	0x3fcfffff
    4180:	7ff00000 	.word	0x7ff00000
    4184:	7fe00000 	.word	0x7fe00000
    4188:	fcb00000 	.word	0xfcb00000
    418c:	7c9fffff 	.word	0x7c9fffff
    4190:	7fefffff 	.word	0x7fefffff
    4194:	39500000 	.word	0x39500000

00004198 <strtod>:
    4198:	b508      	push	{r3, lr}
    419a:	1c0a      	adds	r2, r1, #0
    419c:	4903      	ldr	r1, [pc, #12]	; (41ac <strtod+0x14>)
    419e:	1c03      	adds	r3, r0, #0
    41a0:	6808      	ldr	r0, [r1, #0]
    41a2:	1c19      	adds	r1, r3, #0
    41a4:	f7ff f9d0 	bl	3548 <_strtod_r>
    41a8:	bd08      	pop	{r3, pc}
    41aa:	46c0      	nop			; (mov r8, r8)
    41ac:	20000168 	.word	0x20000168

000041b0 <_strtol_r>:
    41b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    41b2:	1c1d      	adds	r5, r3, #0
    41b4:	4b42      	ldr	r3, [pc, #264]	; (42c0 <_strtol_r+0x110>)
    41b6:	b087      	sub	sp, #28
    41b8:	681b      	ldr	r3, [r3, #0]
    41ba:	9005      	str	r0, [sp, #20]
    41bc:	9302      	str	r3, [sp, #8]
    41be:	9103      	str	r1, [sp, #12]
    41c0:	9201      	str	r2, [sp, #4]
    41c2:	1c0b      	adds	r3, r1, #0
    41c4:	781c      	ldrb	r4, [r3, #0]
    41c6:	9f02      	ldr	r7, [sp, #8]
    41c8:	1c5e      	adds	r6, r3, #1
    41ca:	193a      	adds	r2, r7, r4
    41cc:	7851      	ldrb	r1, [r2, #1]
    41ce:	2208      	movs	r2, #8
    41d0:	400a      	ands	r2, r1
    41d2:	d001      	beq.n	41d8 <_strtol_r+0x28>
    41d4:	1c33      	adds	r3, r6, #0
    41d6:	e7f5      	b.n	41c4 <_strtol_r+0x14>
    41d8:	2c2d      	cmp	r4, #45	; 0x2d
    41da:	d104      	bne.n	41e6 <_strtol_r+0x36>
    41dc:	2701      	movs	r7, #1
    41de:	1c9e      	adds	r6, r3, #2
    41e0:	785c      	ldrb	r4, [r3, #1]
    41e2:	9700      	str	r7, [sp, #0]
    41e4:	e004      	b.n	41f0 <_strtol_r+0x40>
    41e6:	9200      	str	r2, [sp, #0]
    41e8:	2c2b      	cmp	r4, #43	; 0x2b
    41ea:	d101      	bne.n	41f0 <_strtol_r+0x40>
    41ec:	785c      	ldrb	r4, [r3, #1]
    41ee:	1c9e      	adds	r6, r3, #2
    41f0:	2310      	movs	r3, #16
    41f2:	1c2a      	adds	r2, r5, #0
    41f4:	439a      	bics	r2, r3
    41f6:	d111      	bne.n	421c <_strtol_r+0x6c>
    41f8:	2c30      	cmp	r4, #48	; 0x30
    41fa:	d108      	bne.n	420e <_strtol_r+0x5e>
    41fc:	7832      	ldrb	r2, [r6, #0]
    41fe:	2120      	movs	r1, #32
    4200:	438a      	bics	r2, r1
    4202:	2a58      	cmp	r2, #88	; 0x58
    4204:	d107      	bne.n	4216 <_strtol_r+0x66>
    4206:	7874      	ldrb	r4, [r6, #1]
    4208:	1c1d      	adds	r5, r3, #0
    420a:	3602      	adds	r6, #2
    420c:	e006      	b.n	421c <_strtol_r+0x6c>
    420e:	2d00      	cmp	r5, #0
    4210:	d104      	bne.n	421c <_strtol_r+0x6c>
    4212:	250a      	movs	r5, #10
    4214:	e002      	b.n	421c <_strtol_r+0x6c>
    4216:	2d00      	cmp	r5, #0
    4218:	d100      	bne.n	421c <_strtol_r+0x6c>
    421a:	2508      	movs	r5, #8
    421c:	9f00      	ldr	r7, [sp, #0]
    421e:	1c29      	adds	r1, r5, #0
    4220:	427b      	negs	r3, r7
    4222:	417b      	adcs	r3, r7
    4224:	2780      	movs	r7, #128	; 0x80
    4226:	063f      	lsls	r7, r7, #24
    4228:	1aff      	subs	r7, r7, r3
    422a:	1c38      	adds	r0, r7, #0
    422c:	f003 f80e 	bl	724c <__aeabi_uidivmod>
    4230:	1c38      	adds	r0, r7, #0
    4232:	9104      	str	r1, [sp, #16]
    4234:	1c29      	adds	r1, r5, #0
    4236:	f002 ffc5 	bl	71c4 <__aeabi_uidiv>
    423a:	2300      	movs	r3, #0
    423c:	1c02      	adds	r2, r0, #0
    423e:	1c18      	adds	r0, r3, #0
    4240:	9f02      	ldr	r7, [sp, #8]
    4242:	1939      	adds	r1, r7, r4
    4244:	7849      	ldrb	r1, [r1, #1]
    4246:	074f      	lsls	r7, r1, #29
    4248:	d501      	bpl.n	424e <_strtol_r+0x9e>
    424a:	3c30      	subs	r4, #48	; 0x30
    424c:	e007      	b.n	425e <_strtol_r+0xae>
    424e:	2703      	movs	r7, #3
    4250:	400f      	ands	r7, r1
    4252:	d017      	beq.n	4284 <_strtol_r+0xd4>
    4254:	2157      	movs	r1, #87	; 0x57
    4256:	2f01      	cmp	r7, #1
    4258:	d100      	bne.n	425c <_strtol_r+0xac>
    425a:	2137      	movs	r1, #55	; 0x37
    425c:	1a64      	subs	r4, r4, r1
    425e:	42ac      	cmp	r4, r5
    4260:	da10      	bge.n	4284 <_strtol_r+0xd4>
    4262:	1c59      	adds	r1, r3, #1
    4264:	d00b      	beq.n	427e <_strtol_r+0xce>
    4266:	4290      	cmp	r0, r2
    4268:	d807      	bhi.n	427a <_strtol_r+0xca>
    426a:	d102      	bne.n	4272 <_strtol_r+0xc2>
    426c:	9f04      	ldr	r7, [sp, #16]
    426e:	42bc      	cmp	r4, r7
    4270:	dc03      	bgt.n	427a <_strtol_r+0xca>
    4272:	4368      	muls	r0, r5
    4274:	2301      	movs	r3, #1
    4276:	1820      	adds	r0, r4, r0
    4278:	e001      	b.n	427e <_strtol_r+0xce>
    427a:	2301      	movs	r3, #1
    427c:	425b      	negs	r3, r3
    427e:	7834      	ldrb	r4, [r6, #0]
    4280:	3601      	adds	r6, #1
    4282:	e7dd      	b.n	4240 <_strtol_r+0x90>
    4284:	9f00      	ldr	r7, [sp, #0]
    4286:	1c59      	adds	r1, r3, #1
    4288:	d10b      	bne.n	42a2 <_strtol_r+0xf2>
    428a:	2080      	movs	r0, #128	; 0x80
    428c:	427b      	negs	r3, r7
    428e:	417b      	adcs	r3, r7
    4290:	0600      	lsls	r0, r0, #24
    4292:	9f05      	ldr	r7, [sp, #20]
    4294:	1ac0      	subs	r0, r0, r3
    4296:	2322      	movs	r3, #34	; 0x22
    4298:	603b      	str	r3, [r7, #0]
    429a:	9f01      	ldr	r7, [sp, #4]
    429c:	2f00      	cmp	r7, #0
    429e:	d109      	bne.n	42b4 <_strtol_r+0x104>
    42a0:	e00b      	b.n	42ba <_strtol_r+0x10a>
    42a2:	2f00      	cmp	r7, #0
    42a4:	d000      	beq.n	42a8 <_strtol_r+0xf8>
    42a6:	4240      	negs	r0, r0
    42a8:	9f01      	ldr	r7, [sp, #4]
    42aa:	2f00      	cmp	r7, #0
    42ac:	d005      	beq.n	42ba <_strtol_r+0x10a>
    42ae:	9a03      	ldr	r2, [sp, #12]
    42b0:	2b00      	cmp	r3, #0
    42b2:	d000      	beq.n	42b6 <_strtol_r+0x106>
    42b4:	1e72      	subs	r2, r6, #1
    42b6:	9f01      	ldr	r7, [sp, #4]
    42b8:	603a      	str	r2, [r7, #0]
    42ba:	b007      	add	sp, #28
    42bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    42be:	46c0      	nop			; (mov r8, r8)
    42c0:	2000016c 	.word	0x2000016c

000042c4 <strtol>:
    42c4:	b538      	push	{r3, r4, r5, lr}
    42c6:	1c13      	adds	r3, r2, #0
    42c8:	4a04      	ldr	r2, [pc, #16]	; (42dc <strtol+0x18>)
    42ca:	1c05      	adds	r5, r0, #0
    42cc:	1c0c      	adds	r4, r1, #0
    42ce:	6810      	ldr	r0, [r2, #0]
    42d0:	1c29      	adds	r1, r5, #0
    42d2:	1c22      	adds	r2, r4, #0
    42d4:	f7ff ff6c 	bl	41b0 <_strtol_r>
    42d8:	bd38      	pop	{r3, r4, r5, pc}
    42da:	46c0      	nop			; (mov r8, r8)
    42dc:	20000168 	.word	0x20000168

000042e0 <__sfputc_r>:
    42e0:	6893      	ldr	r3, [r2, #8]
    42e2:	b510      	push	{r4, lr}
    42e4:	3b01      	subs	r3, #1
    42e6:	6093      	str	r3, [r2, #8]
    42e8:	2b00      	cmp	r3, #0
    42ea:	da05      	bge.n	42f8 <__sfputc_r+0x18>
    42ec:	6994      	ldr	r4, [r2, #24]
    42ee:	42a3      	cmp	r3, r4
    42f0:	db08      	blt.n	4304 <__sfputc_r+0x24>
    42f2:	b2cb      	uxtb	r3, r1
    42f4:	2b0a      	cmp	r3, #10
    42f6:	d005      	beq.n	4304 <__sfputc_r+0x24>
    42f8:	6813      	ldr	r3, [r2, #0]
    42fa:	1c58      	adds	r0, r3, #1
    42fc:	6010      	str	r0, [r2, #0]
    42fe:	7019      	strb	r1, [r3, #0]
    4300:	b2c8      	uxtb	r0, r1
    4302:	e001      	b.n	4308 <__sfputc_r+0x28>
    4304:	f000 fd72 	bl	4dec <__swbuf_r>
    4308:	bd10      	pop	{r4, pc}

0000430a <__sfputs_r>:
    430a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    430c:	1c06      	adds	r6, r0, #0
    430e:	1c0f      	adds	r7, r1, #0
    4310:	1c14      	adds	r4, r2, #0
    4312:	18d5      	adds	r5, r2, r3
    4314:	42ac      	cmp	r4, r5
    4316:	d008      	beq.n	432a <__sfputs_r+0x20>
    4318:	7821      	ldrb	r1, [r4, #0]
    431a:	1c30      	adds	r0, r6, #0
    431c:	1c3a      	adds	r2, r7, #0
    431e:	f7ff ffdf 	bl	42e0 <__sfputc_r>
    4322:	3401      	adds	r4, #1
    4324:	1c43      	adds	r3, r0, #1
    4326:	d1f5      	bne.n	4314 <__sfputs_r+0xa>
    4328:	e000      	b.n	432c <__sfputs_r+0x22>
    432a:	2000      	movs	r0, #0
    432c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00004330 <_vfiprintf_r>:
    4330:	b5f0      	push	{r4, r5, r6, r7, lr}
    4332:	b09f      	sub	sp, #124	; 0x7c
    4334:	1c06      	adds	r6, r0, #0
    4336:	1c0f      	adds	r7, r1, #0
    4338:	9203      	str	r2, [sp, #12]
    433a:	9305      	str	r3, [sp, #20]
    433c:	2800      	cmp	r0, #0
    433e:	d004      	beq.n	434a <_vfiprintf_r+0x1a>
    4340:	6981      	ldr	r1, [r0, #24]
    4342:	2900      	cmp	r1, #0
    4344:	d101      	bne.n	434a <_vfiprintf_r+0x1a>
    4346:	f001 fd8d 	bl	5e64 <__sinit>
    434a:	4b75      	ldr	r3, [pc, #468]	; (4520 <_vfiprintf_r+0x1f0>)
    434c:	429f      	cmp	r7, r3
    434e:	d101      	bne.n	4354 <_vfiprintf_r+0x24>
    4350:	6877      	ldr	r7, [r6, #4]
    4352:	e008      	b.n	4366 <_vfiprintf_r+0x36>
    4354:	4b73      	ldr	r3, [pc, #460]	; (4524 <_vfiprintf_r+0x1f4>)
    4356:	429f      	cmp	r7, r3
    4358:	d101      	bne.n	435e <_vfiprintf_r+0x2e>
    435a:	68b7      	ldr	r7, [r6, #8]
    435c:	e003      	b.n	4366 <_vfiprintf_r+0x36>
    435e:	4b72      	ldr	r3, [pc, #456]	; (4528 <_vfiprintf_r+0x1f8>)
    4360:	429f      	cmp	r7, r3
    4362:	d100      	bne.n	4366 <_vfiprintf_r+0x36>
    4364:	68f7      	ldr	r7, [r6, #12]
    4366:	89bb      	ldrh	r3, [r7, #12]
    4368:	071a      	lsls	r2, r3, #28
    436a:	d50a      	bpl.n	4382 <_vfiprintf_r+0x52>
    436c:	693b      	ldr	r3, [r7, #16]
    436e:	2b00      	cmp	r3, #0
    4370:	d007      	beq.n	4382 <_vfiprintf_r+0x52>
    4372:	ad06      	add	r5, sp, #24
    4374:	2300      	movs	r3, #0
    4376:	616b      	str	r3, [r5, #20]
    4378:	2320      	movs	r3, #32
    437a:	766b      	strb	r3, [r5, #25]
    437c:	2330      	movs	r3, #48	; 0x30
    437e:	76ab      	strb	r3, [r5, #26]
    4380:	e03b      	b.n	43fa <_vfiprintf_r+0xca>
    4382:	1c30      	adds	r0, r6, #0
    4384:	1c39      	adds	r1, r7, #0
    4386:	f000 fd89 	bl	4e9c <__swsetup_r>
    438a:	2800      	cmp	r0, #0
    438c:	d0f1      	beq.n	4372 <_vfiprintf_r+0x42>
    438e:	2001      	movs	r0, #1
    4390:	4240      	negs	r0, r0
    4392:	e0c2      	b.n	451a <_vfiprintf_r+0x1ea>
    4394:	9a05      	ldr	r2, [sp, #20]
    4396:	1d11      	adds	r1, r2, #4
    4398:	6812      	ldr	r2, [r2, #0]
    439a:	9105      	str	r1, [sp, #20]
    439c:	2a00      	cmp	r2, #0
    439e:	db76      	blt.n	448e <_vfiprintf_r+0x15e>
    43a0:	9209      	str	r2, [sp, #36]	; 0x24
    43a2:	3401      	adds	r4, #1
    43a4:	7823      	ldrb	r3, [r4, #0]
    43a6:	2b2e      	cmp	r3, #46	; 0x2e
    43a8:	d100      	bne.n	43ac <_vfiprintf_r+0x7c>
    43aa:	e081      	b.n	44b0 <_vfiprintf_r+0x180>
    43ac:	7821      	ldrb	r1, [r4, #0]
    43ae:	485f      	ldr	r0, [pc, #380]	; (452c <_vfiprintf_r+0x1fc>)
    43b0:	2203      	movs	r2, #3
    43b2:	f002 f939 	bl	6628 <memchr>
    43b6:	2800      	cmp	r0, #0
    43b8:	d007      	beq.n	43ca <_vfiprintf_r+0x9a>
    43ba:	495c      	ldr	r1, [pc, #368]	; (452c <_vfiprintf_r+0x1fc>)
    43bc:	682a      	ldr	r2, [r5, #0]
    43be:	1a43      	subs	r3, r0, r1
    43c0:	2040      	movs	r0, #64	; 0x40
    43c2:	4098      	lsls	r0, r3
    43c4:	4310      	orrs	r0, r2
    43c6:	6028      	str	r0, [r5, #0]
    43c8:	3401      	adds	r4, #1
    43ca:	7821      	ldrb	r1, [r4, #0]
    43cc:	1c63      	adds	r3, r4, #1
    43ce:	4858      	ldr	r0, [pc, #352]	; (4530 <_vfiprintf_r+0x200>)
    43d0:	2206      	movs	r2, #6
    43d2:	9303      	str	r3, [sp, #12]
    43d4:	7629      	strb	r1, [r5, #24]
    43d6:	f002 f927 	bl	6628 <memchr>
    43da:	2800      	cmp	r0, #0
    43dc:	d100      	bne.n	43e0 <_vfiprintf_r+0xb0>
    43de:	e08a      	b.n	44f6 <_vfiprintf_r+0x1c6>
    43e0:	4b54      	ldr	r3, [pc, #336]	; (4534 <_vfiprintf_r+0x204>)
    43e2:	2b00      	cmp	r3, #0
    43e4:	d17e      	bne.n	44e4 <_vfiprintf_r+0x1b4>
    43e6:	9b05      	ldr	r3, [sp, #20]
    43e8:	2207      	movs	r2, #7
    43ea:	3307      	adds	r3, #7
    43ec:	4393      	bics	r3, r2
    43ee:	3308      	adds	r3, #8
    43f0:	9305      	str	r3, [sp, #20]
    43f2:	696a      	ldr	r2, [r5, #20]
    43f4:	9904      	ldr	r1, [sp, #16]
    43f6:	1853      	adds	r3, r2, r1
    43f8:	616b      	str	r3, [r5, #20]
    43fa:	9c03      	ldr	r4, [sp, #12]
    43fc:	7823      	ldrb	r3, [r4, #0]
    43fe:	2b00      	cmp	r3, #0
    4400:	d104      	bne.n	440c <_vfiprintf_r+0xdc>
    4402:	9903      	ldr	r1, [sp, #12]
    4404:	1a61      	subs	r1, r4, r1
    4406:	9102      	str	r1, [sp, #8]
    4408:	d010      	beq.n	442c <_vfiprintf_r+0xfc>
    440a:	e003      	b.n	4414 <_vfiprintf_r+0xe4>
    440c:	2b25      	cmp	r3, #37	; 0x25
    440e:	d0f8      	beq.n	4402 <_vfiprintf_r+0xd2>
    4410:	3401      	adds	r4, #1
    4412:	e7f3      	b.n	43fc <_vfiprintf_r+0xcc>
    4414:	1c30      	adds	r0, r6, #0
    4416:	1c39      	adds	r1, r7, #0
    4418:	9a03      	ldr	r2, [sp, #12]
    441a:	9b02      	ldr	r3, [sp, #8]
    441c:	f7ff ff75 	bl	430a <__sfputs_r>
    4420:	3001      	adds	r0, #1
    4422:	d075      	beq.n	4510 <_vfiprintf_r+0x1e0>
    4424:	696a      	ldr	r2, [r5, #20]
    4426:	9902      	ldr	r1, [sp, #8]
    4428:	1853      	adds	r3, r2, r1
    442a:	616b      	str	r3, [r5, #20]
    442c:	7823      	ldrb	r3, [r4, #0]
    442e:	2b00      	cmp	r3, #0
    4430:	d06e      	beq.n	4510 <_vfiprintf_r+0x1e0>
    4432:	2201      	movs	r2, #1
    4434:	4252      	negs	r2, r2
    4436:	606a      	str	r2, [r5, #4]
    4438:	466a      	mov	r2, sp
    443a:	2300      	movs	r3, #0
    443c:	325b      	adds	r2, #91	; 0x5b
    443e:	3401      	adds	r4, #1
    4440:	602b      	str	r3, [r5, #0]
    4442:	60eb      	str	r3, [r5, #12]
    4444:	60ab      	str	r3, [r5, #8]
    4446:	7013      	strb	r3, [r2, #0]
    4448:	65ab      	str	r3, [r5, #88]	; 0x58
    444a:	7821      	ldrb	r1, [r4, #0]
    444c:	483a      	ldr	r0, [pc, #232]	; (4538 <_vfiprintf_r+0x208>)
    444e:	2205      	movs	r2, #5
    4450:	f002 f8ea 	bl	6628 <memchr>
    4454:	2800      	cmp	r0, #0
    4456:	d008      	beq.n	446a <_vfiprintf_r+0x13a>
    4458:	4a37      	ldr	r2, [pc, #220]	; (4538 <_vfiprintf_r+0x208>)
    445a:	3401      	adds	r4, #1
    445c:	1a83      	subs	r3, r0, r2
    445e:	2001      	movs	r0, #1
    4460:	4098      	lsls	r0, r3
    4462:	682b      	ldr	r3, [r5, #0]
    4464:	4318      	orrs	r0, r3
    4466:	6028      	str	r0, [r5, #0]
    4468:	e7ef      	b.n	444a <_vfiprintf_r+0x11a>
    446a:	682b      	ldr	r3, [r5, #0]
    446c:	06d9      	lsls	r1, r3, #27
    446e:	d503      	bpl.n	4478 <_vfiprintf_r+0x148>
    4470:	466a      	mov	r2, sp
    4472:	2120      	movs	r1, #32
    4474:	325b      	adds	r2, #91	; 0x5b
    4476:	7011      	strb	r1, [r2, #0]
    4478:	071a      	lsls	r2, r3, #28
    447a:	d503      	bpl.n	4484 <_vfiprintf_r+0x154>
    447c:	466a      	mov	r2, sp
    447e:	212b      	movs	r1, #43	; 0x2b
    4480:	325b      	adds	r2, #91	; 0x5b
    4482:	7011      	strb	r1, [r2, #0]
    4484:	7822      	ldrb	r2, [r4, #0]
    4486:	2a2a      	cmp	r2, #42	; 0x2a
    4488:	d084      	beq.n	4394 <_vfiprintf_r+0x64>
    448a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    448c:	e005      	b.n	449a <_vfiprintf_r+0x16a>
    448e:	4252      	negs	r2, r2
    4490:	60ea      	str	r2, [r5, #12]
    4492:	2202      	movs	r2, #2
    4494:	4313      	orrs	r3, r2
    4496:	602b      	str	r3, [r5, #0]
    4498:	e783      	b.n	43a2 <_vfiprintf_r+0x72>
    449a:	7822      	ldrb	r2, [r4, #0]
    449c:	3a30      	subs	r2, #48	; 0x30
    449e:	2a09      	cmp	r2, #9
    44a0:	d804      	bhi.n	44ac <_vfiprintf_r+0x17c>
    44a2:	210a      	movs	r1, #10
    44a4:	434b      	muls	r3, r1
    44a6:	3401      	adds	r4, #1
    44a8:	189b      	adds	r3, r3, r2
    44aa:	e7f6      	b.n	449a <_vfiprintf_r+0x16a>
    44ac:	9309      	str	r3, [sp, #36]	; 0x24
    44ae:	e779      	b.n	43a4 <_vfiprintf_r+0x74>
    44b0:	7863      	ldrb	r3, [r4, #1]
    44b2:	2b2a      	cmp	r3, #42	; 0x2a
    44b4:	d109      	bne.n	44ca <_vfiprintf_r+0x19a>
    44b6:	9b05      	ldr	r3, [sp, #20]
    44b8:	3402      	adds	r4, #2
    44ba:	1d1a      	adds	r2, r3, #4
    44bc:	681b      	ldr	r3, [r3, #0]
    44be:	9205      	str	r2, [sp, #20]
    44c0:	2b00      	cmp	r3, #0
    44c2:	da0d      	bge.n	44e0 <_vfiprintf_r+0x1b0>
    44c4:	2301      	movs	r3, #1
    44c6:	425b      	negs	r3, r3
    44c8:	e00a      	b.n	44e0 <_vfiprintf_r+0x1b0>
    44ca:	3401      	adds	r4, #1
    44cc:	2300      	movs	r3, #0
    44ce:	7822      	ldrb	r2, [r4, #0]
    44d0:	3a30      	subs	r2, #48	; 0x30
    44d2:	2a09      	cmp	r2, #9
    44d4:	d804      	bhi.n	44e0 <_vfiprintf_r+0x1b0>
    44d6:	210a      	movs	r1, #10
    44d8:	434b      	muls	r3, r1
    44da:	3401      	adds	r4, #1
    44dc:	189b      	adds	r3, r3, r2
    44de:	e7f6      	b.n	44ce <_vfiprintf_r+0x19e>
    44e0:	9307      	str	r3, [sp, #28]
    44e2:	e763      	b.n	43ac <_vfiprintf_r+0x7c>
    44e4:	ab05      	add	r3, sp, #20
    44e6:	9300      	str	r3, [sp, #0]
    44e8:	1c30      	adds	r0, r6, #0
    44ea:	1c29      	adds	r1, r5, #0
    44ec:	1c3a      	adds	r2, r7, #0
    44ee:	4b13      	ldr	r3, [pc, #76]	; (453c <_vfiprintf_r+0x20c>)
    44f0:	f000 f8c6 	bl	4680 <_printf_float>
    44f4:	e007      	b.n	4506 <_vfiprintf_r+0x1d6>
    44f6:	ab05      	add	r3, sp, #20
    44f8:	9300      	str	r3, [sp, #0]
    44fa:	1c30      	adds	r0, r6, #0
    44fc:	1c29      	adds	r1, r5, #0
    44fe:	1c3a      	adds	r2, r7, #0
    4500:	4b0e      	ldr	r3, [pc, #56]	; (453c <_vfiprintf_r+0x20c>)
    4502:	f000 fb5d 	bl	4bc0 <_printf_i>
    4506:	9004      	str	r0, [sp, #16]
    4508:	9904      	ldr	r1, [sp, #16]
    450a:	3101      	adds	r1, #1
    450c:	d000      	beq.n	4510 <_vfiprintf_r+0x1e0>
    450e:	e770      	b.n	43f2 <_vfiprintf_r+0xc2>
    4510:	89bb      	ldrh	r3, [r7, #12]
    4512:	065a      	lsls	r2, r3, #25
    4514:	d500      	bpl.n	4518 <_vfiprintf_r+0x1e8>
    4516:	e73a      	b.n	438e <_vfiprintf_r+0x5e>
    4518:	980b      	ldr	r0, [sp, #44]	; 0x2c
    451a:	b01f      	add	sp, #124	; 0x7c
    451c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    451e:	46c0      	nop			; (mov r8, r8)
    4520:	0000ad74 	.word	0x0000ad74
    4524:	0000ad94 	.word	0x0000ad94
    4528:	0000adb4 	.word	0x0000adb4
    452c:	0000ac26 	.word	0x0000ac26
    4530:	0000ac2a 	.word	0x0000ac2a
    4534:	00004681 	.word	0x00004681
    4538:	0000ac20 	.word	0x0000ac20
    453c:	0000430b 	.word	0x0000430b

00004540 <__cvt>:
    4540:	b5f0      	push	{r4, r5, r6, r7, lr}
    4542:	b08b      	sub	sp, #44	; 0x2c
    4544:	1c16      	adds	r6, r2, #0
    4546:	1c1c      	adds	r4, r3, #0
    4548:	9912      	ldr	r1, [sp, #72]	; 0x48
    454a:	d504      	bpl.n	4556 <__cvt+0x16>
    454c:	2280      	movs	r2, #128	; 0x80
    454e:	0612      	lsls	r2, r2, #24
    4550:	18a4      	adds	r4, r4, r2
    4552:	232d      	movs	r3, #45	; 0x2d
    4554:	e000      	b.n	4558 <__cvt+0x18>
    4556:	2300      	movs	r3, #0
    4558:	9f14      	ldr	r7, [sp, #80]	; 0x50
    455a:	700b      	strb	r3, [r1, #0]
    455c:	2320      	movs	r3, #32
    455e:	439f      	bics	r7, r3
    4560:	2f46      	cmp	r7, #70	; 0x46
    4562:	d008      	beq.n	4576 <__cvt+0x36>
    4564:	1c3a      	adds	r2, r7, #0
    4566:	3a45      	subs	r2, #69	; 0x45
    4568:	4251      	negs	r1, r2
    456a:	414a      	adcs	r2, r1
    456c:	9910      	ldr	r1, [sp, #64]	; 0x40
    456e:	2302      	movs	r3, #2
    4570:	1889      	adds	r1, r1, r2
    4572:	9110      	str	r1, [sp, #64]	; 0x40
    4574:	e000      	b.n	4578 <__cvt+0x38>
    4576:	2303      	movs	r3, #3
    4578:	9300      	str	r3, [sp, #0]
    457a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    457c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    457e:	9302      	str	r3, [sp, #8]
    4580:	ab08      	add	r3, sp, #32
    4582:	9303      	str	r3, [sp, #12]
    4584:	ab09      	add	r3, sp, #36	; 0x24
    4586:	9201      	str	r2, [sp, #4]
    4588:	9304      	str	r3, [sp, #16]
    458a:	1c32      	adds	r2, r6, #0
    458c:	1c23      	adds	r3, r4, #0
    458e:	f000 fd83 	bl	5098 <_dtoa_r>
    4592:	1c05      	adds	r5, r0, #0
    4594:	2f47      	cmp	r7, #71	; 0x47
    4596:	d102      	bne.n	459e <__cvt+0x5e>
    4598:	9911      	ldr	r1, [sp, #68]	; 0x44
    459a:	07c9      	lsls	r1, r1, #31
    459c:	d52c      	bpl.n	45f8 <__cvt+0xb8>
    459e:	9910      	ldr	r1, [sp, #64]	; 0x40
    45a0:	1869      	adds	r1, r5, r1
    45a2:	9107      	str	r1, [sp, #28]
    45a4:	2f46      	cmp	r7, #70	; 0x46
    45a6:	d114      	bne.n	45d2 <__cvt+0x92>
    45a8:	782b      	ldrb	r3, [r5, #0]
    45aa:	2b30      	cmp	r3, #48	; 0x30
    45ac:	d10c      	bne.n	45c8 <__cvt+0x88>
    45ae:	1c30      	adds	r0, r6, #0
    45b0:	1c21      	adds	r1, r4, #0
    45b2:	4b16      	ldr	r3, [pc, #88]	; (460c <__cvt+0xcc>)
    45b4:	4a14      	ldr	r2, [pc, #80]	; (4608 <__cvt+0xc8>)
    45b6:	f002 fec5 	bl	7344 <__aeabi_dcmpeq>
    45ba:	2800      	cmp	r0, #0
    45bc:	d104      	bne.n	45c8 <__cvt+0x88>
    45be:	9a10      	ldr	r2, [sp, #64]	; 0x40
    45c0:	2301      	movs	r3, #1
    45c2:	9913      	ldr	r1, [sp, #76]	; 0x4c
    45c4:	1a9b      	subs	r3, r3, r2
    45c6:	600b      	str	r3, [r1, #0]
    45c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    45ca:	9907      	ldr	r1, [sp, #28]
    45cc:	6813      	ldr	r3, [r2, #0]
    45ce:	18c9      	adds	r1, r1, r3
    45d0:	9107      	str	r1, [sp, #28]
    45d2:	1c30      	adds	r0, r6, #0
    45d4:	1c21      	adds	r1, r4, #0
    45d6:	4b0d      	ldr	r3, [pc, #52]	; (460c <__cvt+0xcc>)
    45d8:	4a0b      	ldr	r2, [pc, #44]	; (4608 <__cvt+0xc8>)
    45da:	f002 feb3 	bl	7344 <__aeabi_dcmpeq>
    45de:	2800      	cmp	r0, #0
    45e0:	d001      	beq.n	45e6 <__cvt+0xa6>
    45e2:	9a07      	ldr	r2, [sp, #28]
    45e4:	9209      	str	r2, [sp, #36]	; 0x24
    45e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    45e8:	9907      	ldr	r1, [sp, #28]
    45ea:	428b      	cmp	r3, r1
    45ec:	d204      	bcs.n	45f8 <__cvt+0xb8>
    45ee:	1c5a      	adds	r2, r3, #1
    45f0:	9209      	str	r2, [sp, #36]	; 0x24
    45f2:	2230      	movs	r2, #48	; 0x30
    45f4:	701a      	strb	r2, [r3, #0]
    45f6:	e7f6      	b.n	45e6 <__cvt+0xa6>
    45f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    45fa:	1c28      	adds	r0, r5, #0
    45fc:	1b5a      	subs	r2, r3, r5
    45fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
    4600:	601a      	str	r2, [r3, #0]
    4602:	b00b      	add	sp, #44	; 0x2c
    4604:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4606:	46c0      	nop			; (mov r8, r8)
	...

00004610 <__exponent>:
    4610:	b5f0      	push	{r4, r5, r6, r7, lr}
    4612:	232b      	movs	r3, #43	; 0x2b
    4614:	b085      	sub	sp, #20
    4616:	1c05      	adds	r5, r0, #0
    4618:	1c0c      	adds	r4, r1, #0
    461a:	7002      	strb	r2, [r0, #0]
    461c:	1c86      	adds	r6, r0, #2
    461e:	2900      	cmp	r1, #0
    4620:	da01      	bge.n	4626 <__exponent+0x16>
    4622:	424c      	negs	r4, r1
    4624:	232d      	movs	r3, #45	; 0x2d
    4626:	706b      	strb	r3, [r5, #1]
    4628:	2c09      	cmp	r4, #9
    462a:	dd1e      	ble.n	466a <__exponent+0x5a>
    462c:	466f      	mov	r7, sp
    462e:	370e      	adds	r7, #14
    4630:	1c20      	adds	r0, r4, #0
    4632:	210a      	movs	r1, #10
    4634:	9701      	str	r7, [sp, #4]
    4636:	f002 fe69 	bl	730c <__aeabi_idivmod>
    463a:	3130      	adds	r1, #48	; 0x30
    463c:	7039      	strb	r1, [r7, #0]
    463e:	1c20      	adds	r0, r4, #0
    4640:	210a      	movs	r1, #10
    4642:	f002 fe0d 	bl	7260 <__aeabi_idiv>
    4646:	3f01      	subs	r7, #1
    4648:	1e04      	subs	r4, r0, #0
    464a:	2c09      	cmp	r4, #9
    464c:	dcf0      	bgt.n	4630 <__exponent+0x20>
    464e:	9b01      	ldr	r3, [sp, #4]
    4650:	3430      	adds	r4, #48	; 0x30
    4652:	3b01      	subs	r3, #1
    4654:	701c      	strb	r4, [r3, #0]
    4656:	466a      	mov	r2, sp
    4658:	320f      	adds	r2, #15
    465a:	1c30      	adds	r0, r6, #0
    465c:	4293      	cmp	r3, r2
    465e:	d209      	bcs.n	4674 <__exponent+0x64>
    4660:	781a      	ldrb	r2, [r3, #0]
    4662:	3301      	adds	r3, #1
    4664:	7032      	strb	r2, [r6, #0]
    4666:	3601      	adds	r6, #1
    4668:	e7f5      	b.n	4656 <__exponent+0x46>
    466a:	2330      	movs	r3, #48	; 0x30
    466c:	18e4      	adds	r4, r4, r3
    466e:	7033      	strb	r3, [r6, #0]
    4670:	1cb0      	adds	r0, r6, #2
    4672:	7074      	strb	r4, [r6, #1]
    4674:	1b40      	subs	r0, r0, r5
    4676:	b005      	add	sp, #20
    4678:	bdf0      	pop	{r4, r5, r6, r7, pc}
    467a:	0000      	movs	r0, r0
    467c:	0000      	movs	r0, r0
	...

00004680 <_printf_float>:
    4680:	b5f0      	push	{r4, r5, r6, r7, lr}
    4682:	b093      	sub	sp, #76	; 0x4c
    4684:	1c0c      	adds	r4, r1, #0
    4686:	920a      	str	r2, [sp, #40]	; 0x28
    4688:	930b      	str	r3, [sp, #44]	; 0x2c
    468a:	9e18      	ldr	r6, [sp, #96]	; 0x60
    468c:	1c05      	adds	r5, r0, #0
    468e:	f001 ff6d 	bl	656c <_localeconv_r>
    4692:	6800      	ldr	r0, [r0, #0]
    4694:	900c      	str	r0, [sp, #48]	; 0x30
    4696:	f7fe ff11 	bl	34bc <strlen>
    469a:	2300      	movs	r3, #0
    469c:	9310      	str	r3, [sp, #64]	; 0x40
    469e:	6833      	ldr	r3, [r6, #0]
    46a0:	2207      	movs	r2, #7
    46a2:	3307      	adds	r3, #7
    46a4:	4393      	bics	r3, r2
    46a6:	1c1a      	adds	r2, r3, #0
    46a8:	3208      	adds	r2, #8
    46aa:	900d      	str	r0, [sp, #52]	; 0x34
    46ac:	7e27      	ldrb	r7, [r4, #24]
    46ae:	6818      	ldr	r0, [r3, #0]
    46b0:	6859      	ldr	r1, [r3, #4]
    46b2:	6032      	str	r2, [r6, #0]
    46b4:	64a0      	str	r0, [r4, #72]	; 0x48
    46b6:	64e1      	str	r1, [r4, #76]	; 0x4c
    46b8:	f002 fc6a 	bl	6f90 <__fpclassifyd>
    46bc:	2801      	cmp	r0, #1
    46be:	d119      	bne.n	46f4 <_printf_float+0x74>
    46c0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    46c2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    46c4:	4bb9      	ldr	r3, [pc, #740]	; (49ac <_printf_float+0x32c>)
    46c6:	4ab8      	ldr	r2, [pc, #736]	; (49a8 <_printf_float+0x328>)
    46c8:	f002 fe42 	bl	7350 <__aeabi_dcmplt>
    46cc:	2800      	cmp	r0, #0
    46ce:	d003      	beq.n	46d8 <_printf_float+0x58>
    46d0:	1c23      	adds	r3, r4, #0
    46d2:	222d      	movs	r2, #45	; 0x2d
    46d4:	3343      	adds	r3, #67	; 0x43
    46d6:	701a      	strb	r2, [r3, #0]
    46d8:	2f47      	cmp	r7, #71	; 0x47
    46da:	d801      	bhi.n	46e0 <_printf_float+0x60>
    46dc:	4eb4      	ldr	r6, [pc, #720]	; (49b0 <_printf_float+0x330>)
    46de:	e000      	b.n	46e2 <_printf_float+0x62>
    46e0:	4eb4      	ldr	r6, [pc, #720]	; (49b4 <_printf_float+0x334>)
    46e2:	2303      	movs	r3, #3
    46e4:	6820      	ldr	r0, [r4, #0]
    46e6:	6123      	str	r3, [r4, #16]
    46e8:	2304      	movs	r3, #4
    46ea:	4398      	bics	r0, r3
    46ec:	2100      	movs	r1, #0
    46ee:	6020      	str	r0, [r4, #0]
    46f0:	9109      	str	r1, [sp, #36]	; 0x24
    46f2:	e091      	b.n	4818 <_printf_float+0x198>
    46f4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    46f6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    46f8:	f002 fc4a 	bl	6f90 <__fpclassifyd>
    46fc:	6823      	ldr	r3, [r4, #0]
    46fe:	2800      	cmp	r0, #0
    4700:	d10c      	bne.n	471c <_printf_float+0x9c>
    4702:	2f47      	cmp	r7, #71	; 0x47
    4704:	d801      	bhi.n	470a <_printf_float+0x8a>
    4706:	4eac      	ldr	r6, [pc, #688]	; (49b8 <_printf_float+0x338>)
    4708:	e000      	b.n	470c <_printf_float+0x8c>
    470a:	4eac      	ldr	r6, [pc, #688]	; (49bc <_printf_float+0x33c>)
    470c:	2203      	movs	r2, #3
    470e:	6122      	str	r2, [r4, #16]
    4710:	2204      	movs	r2, #4
    4712:	4393      	bics	r3, r2
    4714:	2200      	movs	r2, #0
    4716:	6023      	str	r3, [r4, #0]
    4718:	9209      	str	r2, [sp, #36]	; 0x24
    471a:	e07d      	b.n	4818 <_printf_float+0x198>
    471c:	6862      	ldr	r2, [r4, #4]
    471e:	1c56      	adds	r6, r2, #1
    4720:	d101      	bne.n	4726 <_printf_float+0xa6>
    4722:	2206      	movs	r2, #6
    4724:	e007      	b.n	4736 <_printf_float+0xb6>
    4726:	2120      	movs	r1, #32
    4728:	1c38      	adds	r0, r7, #0
    472a:	4388      	bics	r0, r1
    472c:	2847      	cmp	r0, #71	; 0x47
    472e:	d103      	bne.n	4738 <_printf_float+0xb8>
    4730:	2a00      	cmp	r2, #0
    4732:	d101      	bne.n	4738 <_printf_float+0xb8>
    4734:	2201      	movs	r2, #1
    4736:	6062      	str	r2, [r4, #4]
    4738:	2280      	movs	r2, #128	; 0x80
    473a:	00d2      	lsls	r2, r2, #3
    473c:	4313      	orrs	r3, r2
    473e:	6023      	str	r3, [r4, #0]
    4740:	9301      	str	r3, [sp, #4]
    4742:	466b      	mov	r3, sp
    4744:	333b      	adds	r3, #59	; 0x3b
    4746:	9302      	str	r3, [sp, #8]
    4748:	ab0f      	add	r3, sp, #60	; 0x3c
    474a:	6861      	ldr	r1, [r4, #4]
    474c:	9303      	str	r3, [sp, #12]
    474e:	ab10      	add	r3, sp, #64	; 0x40
    4750:	9305      	str	r3, [sp, #20]
    4752:	2300      	movs	r3, #0
    4754:	9100      	str	r1, [sp, #0]
    4756:	9306      	str	r3, [sp, #24]
    4758:	9704      	str	r7, [sp, #16]
    475a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    475c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    475e:	1c28      	adds	r0, r5, #0
    4760:	f7ff feee 	bl	4540 <__cvt>
    4764:	2320      	movs	r3, #32
    4766:	1c3a      	adds	r2, r7, #0
    4768:	1c06      	adds	r6, r0, #0
    476a:	439a      	bics	r2, r3
    476c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    476e:	2a47      	cmp	r2, #71	; 0x47
    4770:	d107      	bne.n	4782 <_printf_float+0x102>
    4772:	1ccb      	adds	r3, r1, #3
    4774:	db02      	blt.n	477c <_printf_float+0xfc>
    4776:	6860      	ldr	r0, [r4, #4]
    4778:	4281      	cmp	r1, r0
    477a:	dd2e      	ble.n	47da <_printf_float+0x15a>
    477c:	3f02      	subs	r7, #2
    477e:	b2ff      	uxtb	r7, r7
    4780:	e001      	b.n	4786 <_printf_float+0x106>
    4782:	2f65      	cmp	r7, #101	; 0x65
    4784:	d812      	bhi.n	47ac <_printf_float+0x12c>
    4786:	1c20      	adds	r0, r4, #0
    4788:	3901      	subs	r1, #1
    478a:	1c3a      	adds	r2, r7, #0
    478c:	3050      	adds	r0, #80	; 0x50
    478e:	910f      	str	r1, [sp, #60]	; 0x3c
    4790:	f7ff ff3e 	bl	4610 <__exponent>
    4794:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4796:	9009      	str	r0, [sp, #36]	; 0x24
    4798:	18c2      	adds	r2, r0, r3
    479a:	6122      	str	r2, [r4, #16]
    479c:	2b01      	cmp	r3, #1
    479e:	dc02      	bgt.n	47a6 <_printf_float+0x126>
    47a0:	6821      	ldr	r1, [r4, #0]
    47a2:	07c9      	lsls	r1, r1, #31
    47a4:	d52f      	bpl.n	4806 <_printf_float+0x186>
    47a6:	3201      	adds	r2, #1
    47a8:	6122      	str	r2, [r4, #16]
    47aa:	e02c      	b.n	4806 <_printf_float+0x186>
    47ac:	2f66      	cmp	r7, #102	; 0x66
    47ae:	d115      	bne.n	47dc <_printf_float+0x15c>
    47b0:	6863      	ldr	r3, [r4, #4]
    47b2:	2900      	cmp	r1, #0
    47b4:	dd08      	ble.n	47c8 <_printf_float+0x148>
    47b6:	6121      	str	r1, [r4, #16]
    47b8:	2b00      	cmp	r3, #0
    47ba:	d102      	bne.n	47c2 <_printf_float+0x142>
    47bc:	6822      	ldr	r2, [r4, #0]
    47be:	07d2      	lsls	r2, r2, #31
    47c0:	d51d      	bpl.n	47fe <_printf_float+0x17e>
    47c2:	3301      	adds	r3, #1
    47c4:	18c9      	adds	r1, r1, r3
    47c6:	e011      	b.n	47ec <_printf_float+0x16c>
    47c8:	2b00      	cmp	r3, #0
    47ca:	d103      	bne.n	47d4 <_printf_float+0x154>
    47cc:	6820      	ldr	r0, [r4, #0]
    47ce:	2201      	movs	r2, #1
    47d0:	4210      	tst	r0, r2
    47d2:	d000      	beq.n	47d6 <_printf_float+0x156>
    47d4:	1c9a      	adds	r2, r3, #2
    47d6:	6122      	str	r2, [r4, #16]
    47d8:	e011      	b.n	47fe <_printf_float+0x17e>
    47da:	2767      	movs	r7, #103	; 0x67
    47dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
    47de:	4291      	cmp	r1, r2
    47e0:	db06      	blt.n	47f0 <_printf_float+0x170>
    47e2:	6822      	ldr	r2, [r4, #0]
    47e4:	6121      	str	r1, [r4, #16]
    47e6:	07d2      	lsls	r2, r2, #31
    47e8:	d509      	bpl.n	47fe <_printf_float+0x17e>
    47ea:	3101      	adds	r1, #1
    47ec:	6121      	str	r1, [r4, #16]
    47ee:	e006      	b.n	47fe <_printf_float+0x17e>
    47f0:	2301      	movs	r3, #1
    47f2:	2900      	cmp	r1, #0
    47f4:	dc01      	bgt.n	47fa <_printf_float+0x17a>
    47f6:	2302      	movs	r3, #2
    47f8:	1a5b      	subs	r3, r3, r1
    47fa:	18d3      	adds	r3, r2, r3
    47fc:	6123      	str	r3, [r4, #16]
    47fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4800:	2000      	movs	r0, #0
    4802:	65a3      	str	r3, [r4, #88]	; 0x58
    4804:	9009      	str	r0, [sp, #36]	; 0x24
    4806:	466b      	mov	r3, sp
    4808:	333b      	adds	r3, #59	; 0x3b
    480a:	781b      	ldrb	r3, [r3, #0]
    480c:	2b00      	cmp	r3, #0
    480e:	d003      	beq.n	4818 <_printf_float+0x198>
    4810:	1c23      	adds	r3, r4, #0
    4812:	222d      	movs	r2, #45	; 0x2d
    4814:	3343      	adds	r3, #67	; 0x43
    4816:	701a      	strb	r2, [r3, #0]
    4818:	990b      	ldr	r1, [sp, #44]	; 0x2c
    481a:	1c28      	adds	r0, r5, #0
    481c:	9100      	str	r1, [sp, #0]
    481e:	aa11      	add	r2, sp, #68	; 0x44
    4820:	1c21      	adds	r1, r4, #0
    4822:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4824:	f000 f958 	bl	4ad8 <_printf_common>
    4828:	3001      	adds	r0, #1
    482a:	d102      	bne.n	4832 <_printf_float+0x1b2>
    482c:	2001      	movs	r0, #1
    482e:	4240      	negs	r0, r0
    4830:	e14c      	b.n	4acc <_printf_float+0x44c>
    4832:	6822      	ldr	r2, [r4, #0]
    4834:	0553      	lsls	r3, r2, #21
    4836:	d404      	bmi.n	4842 <_printf_float+0x1c2>
    4838:	1c28      	adds	r0, r5, #0
    483a:	990a      	ldr	r1, [sp, #40]	; 0x28
    483c:	1c32      	adds	r2, r6, #0
    483e:	6923      	ldr	r3, [r4, #16]
    4840:	e067      	b.n	4912 <_printf_float+0x292>
    4842:	2f65      	cmp	r7, #101	; 0x65
    4844:	d800      	bhi.n	4848 <_printf_float+0x1c8>
    4846:	e0e0      	b.n	4a0a <_printf_float+0x38a>
    4848:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    484a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    484c:	4b57      	ldr	r3, [pc, #348]	; (49ac <_printf_float+0x32c>)
    484e:	4a56      	ldr	r2, [pc, #344]	; (49a8 <_printf_float+0x328>)
    4850:	f002 fd78 	bl	7344 <__aeabi_dcmpeq>
    4854:	2800      	cmp	r0, #0
    4856:	d02b      	beq.n	48b0 <_printf_float+0x230>
    4858:	1c28      	adds	r0, r5, #0
    485a:	990a      	ldr	r1, [sp, #40]	; 0x28
    485c:	4a58      	ldr	r2, [pc, #352]	; (49c0 <_printf_float+0x340>)
    485e:	2301      	movs	r3, #1
    4860:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4862:	47b0      	blx	r6
    4864:	3001      	adds	r0, #1
    4866:	d0e1      	beq.n	482c <_printf_float+0x1ac>
    4868:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    486a:	9810      	ldr	r0, [sp, #64]	; 0x40
    486c:	4287      	cmp	r7, r0
    486e:	db07      	blt.n	4880 <_printf_float+0x200>
    4870:	6821      	ldr	r1, [r4, #0]
    4872:	07c9      	lsls	r1, r1, #31
    4874:	d404      	bmi.n	4880 <_printf_float+0x200>
    4876:	6827      	ldr	r7, [r4, #0]
    4878:	07bf      	lsls	r7, r7, #30
    487a:	d500      	bpl.n	487e <_printf_float+0x1fe>
    487c:	e10e      	b.n	4a9c <_printf_float+0x41c>
    487e:	e113      	b.n	4aa8 <_printf_float+0x428>
    4880:	1c28      	adds	r0, r5, #0
    4882:	990a      	ldr	r1, [sp, #40]	; 0x28
    4884:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4886:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4888:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    488a:	47b0      	blx	r6
    488c:	3001      	adds	r0, #1
    488e:	d0cd      	beq.n	482c <_printf_float+0x1ac>
    4890:	2600      	movs	r6, #0
    4892:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4894:	3b01      	subs	r3, #1
    4896:	429e      	cmp	r6, r3
    4898:	daed      	bge.n	4876 <_printf_float+0x1f6>
    489a:	1c22      	adds	r2, r4, #0
    489c:	1c28      	adds	r0, r5, #0
    489e:	990a      	ldr	r1, [sp, #40]	; 0x28
    48a0:	321a      	adds	r2, #26
    48a2:	2301      	movs	r3, #1
    48a4:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    48a6:	47b8      	blx	r7
    48a8:	3001      	adds	r0, #1
    48aa:	d0bf      	beq.n	482c <_printf_float+0x1ac>
    48ac:	3601      	adds	r6, #1
    48ae:	e7f0      	b.n	4892 <_printf_float+0x212>
    48b0:	980f      	ldr	r0, [sp, #60]	; 0x3c
    48b2:	2800      	cmp	r0, #0
    48b4:	dc30      	bgt.n	4918 <_printf_float+0x298>
    48b6:	1c28      	adds	r0, r5, #0
    48b8:	990a      	ldr	r1, [sp, #40]	; 0x28
    48ba:	4a41      	ldr	r2, [pc, #260]	; (49c0 <_printf_float+0x340>)
    48bc:	2301      	movs	r3, #1
    48be:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    48c0:	47b8      	blx	r7
    48c2:	3001      	adds	r0, #1
    48c4:	d0b2      	beq.n	482c <_printf_float+0x1ac>
    48c6:	980f      	ldr	r0, [sp, #60]	; 0x3c
    48c8:	2800      	cmp	r0, #0
    48ca:	d105      	bne.n	48d8 <_printf_float+0x258>
    48cc:	9910      	ldr	r1, [sp, #64]	; 0x40
    48ce:	2900      	cmp	r1, #0
    48d0:	d102      	bne.n	48d8 <_printf_float+0x258>
    48d2:	6822      	ldr	r2, [r4, #0]
    48d4:	07d2      	lsls	r2, r2, #31
    48d6:	d5ce      	bpl.n	4876 <_printf_float+0x1f6>
    48d8:	1c28      	adds	r0, r5, #0
    48da:	990a      	ldr	r1, [sp, #40]	; 0x28
    48dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    48de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    48e0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    48e2:	47b8      	blx	r7
    48e4:	3001      	adds	r0, #1
    48e6:	d0a1      	beq.n	482c <_printf_float+0x1ac>
    48e8:	2700      	movs	r7, #0
    48ea:	980f      	ldr	r0, [sp, #60]	; 0x3c
    48ec:	9709      	str	r7, [sp, #36]	; 0x24
    48ee:	9f09      	ldr	r7, [sp, #36]	; 0x24
    48f0:	4243      	negs	r3, r0
    48f2:	990a      	ldr	r1, [sp, #40]	; 0x28
    48f4:	1c28      	adds	r0, r5, #0
    48f6:	429f      	cmp	r7, r3
    48f8:	da09      	bge.n	490e <_printf_float+0x28e>
    48fa:	1c22      	adds	r2, r4, #0
    48fc:	321a      	adds	r2, #26
    48fe:	2301      	movs	r3, #1
    4900:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4902:	47b8      	blx	r7
    4904:	3001      	adds	r0, #1
    4906:	d091      	beq.n	482c <_printf_float+0x1ac>
    4908:	9f09      	ldr	r7, [sp, #36]	; 0x24
    490a:	3701      	adds	r7, #1
    490c:	e7ed      	b.n	48ea <_printf_float+0x26a>
    490e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4910:	1c32      	adds	r2, r6, #0
    4912:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4914:	47b0      	blx	r6
    4916:	e0b5      	b.n	4a84 <_printf_float+0x404>
    4918:	9f10      	ldr	r7, [sp, #64]	; 0x40
    491a:	6da3      	ldr	r3, [r4, #88]	; 0x58
    491c:	9708      	str	r7, [sp, #32]
    491e:	429f      	cmp	r7, r3
    4920:	dd00      	ble.n	4924 <_printf_float+0x2a4>
    4922:	9308      	str	r3, [sp, #32]
    4924:	9f08      	ldr	r7, [sp, #32]
    4926:	2f00      	cmp	r7, #0
    4928:	dc01      	bgt.n	492e <_printf_float+0x2ae>
    492a:	2700      	movs	r7, #0
    492c:	e014      	b.n	4958 <_printf_float+0x2d8>
    492e:	1c28      	adds	r0, r5, #0
    4930:	990a      	ldr	r1, [sp, #40]	; 0x28
    4932:	1c32      	adds	r2, r6, #0
    4934:	9b08      	ldr	r3, [sp, #32]
    4936:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4938:	47b8      	blx	r7
    493a:	3001      	adds	r0, #1
    493c:	d1f5      	bne.n	492a <_printf_float+0x2aa>
    493e:	e775      	b.n	482c <_printf_float+0x1ac>
    4940:	1c22      	adds	r2, r4, #0
    4942:	1c28      	adds	r0, r5, #0
    4944:	990a      	ldr	r1, [sp, #40]	; 0x28
    4946:	321a      	adds	r2, #26
    4948:	2301      	movs	r3, #1
    494a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    494c:	47b8      	blx	r7
    494e:	3001      	adds	r0, #1
    4950:	d100      	bne.n	4954 <_printf_float+0x2d4>
    4952:	e76b      	b.n	482c <_printf_float+0x1ac>
    4954:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4956:	3701      	adds	r7, #1
    4958:	9709      	str	r7, [sp, #36]	; 0x24
    495a:	9f08      	ldr	r7, [sp, #32]
    495c:	6da3      	ldr	r3, [r4, #88]	; 0x58
    495e:	43fa      	mvns	r2, r7
    4960:	17d2      	asrs	r2, r2, #31
    4962:	403a      	ands	r2, r7
    4964:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4966:	1a9a      	subs	r2, r3, r2
    4968:	4297      	cmp	r7, r2
    496a:	dbe9      	blt.n	4940 <_printf_float+0x2c0>
    496c:	980f      	ldr	r0, [sp, #60]	; 0x3c
    496e:	9910      	ldr	r1, [sp, #64]	; 0x40
    4970:	18f3      	adds	r3, r6, r3
    4972:	9309      	str	r3, [sp, #36]	; 0x24
    4974:	4288      	cmp	r0, r1
    4976:	db0e      	blt.n	4996 <_printf_float+0x316>
    4978:	6822      	ldr	r2, [r4, #0]
    497a:	07d2      	lsls	r2, r2, #31
    497c:	d40b      	bmi.n	4996 <_printf_float+0x316>
    497e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4980:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    4982:	18f6      	adds	r6, r6, r3
    4984:	1bdb      	subs	r3, r3, r7
    4986:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4988:	1bf6      	subs	r6, r6, r7
    498a:	429e      	cmp	r6, r3
    498c:	dd00      	ble.n	4990 <_printf_float+0x310>
    498e:	1c1e      	adds	r6, r3, #0
    4990:	2e00      	cmp	r6, #0
    4992:	dc17      	bgt.n	49c4 <_printf_float+0x344>
    4994:	e01f      	b.n	49d6 <_printf_float+0x356>
    4996:	1c28      	adds	r0, r5, #0
    4998:	990a      	ldr	r1, [sp, #40]	; 0x28
    499a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    499c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    499e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    49a0:	47b8      	blx	r7
    49a2:	3001      	adds	r0, #1
    49a4:	d1eb      	bne.n	497e <_printf_float+0x2fe>
    49a6:	e741      	b.n	482c <_printf_float+0x1ac>
	...
    49b0:	0000ac31 	.word	0x0000ac31
    49b4:	0000ac35 	.word	0x0000ac35
    49b8:	0000ac39 	.word	0x0000ac39
    49bc:	0000ac3d 	.word	0x0000ac3d
    49c0:	0000ac41 	.word	0x0000ac41
    49c4:	1c28      	adds	r0, r5, #0
    49c6:	990a      	ldr	r1, [sp, #40]	; 0x28
    49c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    49ca:	1c33      	adds	r3, r6, #0
    49cc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    49ce:	47b8      	blx	r7
    49d0:	3001      	adds	r0, #1
    49d2:	d100      	bne.n	49d6 <_printf_float+0x356>
    49d4:	e72a      	b.n	482c <_printf_float+0x1ac>
    49d6:	2700      	movs	r7, #0
    49d8:	e00b      	b.n	49f2 <_printf_float+0x372>
    49da:	1c22      	adds	r2, r4, #0
    49dc:	1c28      	adds	r0, r5, #0
    49de:	990a      	ldr	r1, [sp, #40]	; 0x28
    49e0:	321a      	adds	r2, #26
    49e2:	2301      	movs	r3, #1
    49e4:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    49e6:	47b8      	blx	r7
    49e8:	3001      	adds	r0, #1
    49ea:	d100      	bne.n	49ee <_printf_float+0x36e>
    49ec:	e71e      	b.n	482c <_printf_float+0x1ac>
    49ee:	9f09      	ldr	r7, [sp, #36]	; 0x24
    49f0:	3701      	adds	r7, #1
    49f2:	9709      	str	r7, [sp, #36]	; 0x24
    49f4:	9810      	ldr	r0, [sp, #64]	; 0x40
    49f6:	990f      	ldr	r1, [sp, #60]	; 0x3c
    49f8:	43f3      	mvns	r3, r6
    49fa:	17db      	asrs	r3, r3, #31
    49fc:	9f09      	ldr	r7, [sp, #36]	; 0x24
    49fe:	1a42      	subs	r2, r0, r1
    4a00:	4033      	ands	r3, r6
    4a02:	1ad3      	subs	r3, r2, r3
    4a04:	429f      	cmp	r7, r3
    4a06:	dbe8      	blt.n	49da <_printf_float+0x35a>
    4a08:	e735      	b.n	4876 <_printf_float+0x1f6>
    4a0a:	9810      	ldr	r0, [sp, #64]	; 0x40
    4a0c:	2801      	cmp	r0, #1
    4a0e:	dc02      	bgt.n	4a16 <_printf_float+0x396>
    4a10:	2301      	movs	r3, #1
    4a12:	421a      	tst	r2, r3
    4a14:	d03a      	beq.n	4a8c <_printf_float+0x40c>
    4a16:	1c28      	adds	r0, r5, #0
    4a18:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a1a:	1c32      	adds	r2, r6, #0
    4a1c:	2301      	movs	r3, #1
    4a1e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4a20:	47b8      	blx	r7
    4a22:	3001      	adds	r0, #1
    4a24:	d100      	bne.n	4a28 <_printf_float+0x3a8>
    4a26:	e701      	b.n	482c <_printf_float+0x1ac>
    4a28:	1c28      	adds	r0, r5, #0
    4a2a:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4a2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4a30:	47b8      	blx	r7
    4a32:	3001      	adds	r0, #1
    4a34:	d100      	bne.n	4a38 <_printf_float+0x3b8>
    4a36:	e6f9      	b.n	482c <_printf_float+0x1ac>
    4a38:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4a3a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4a3c:	4b25      	ldr	r3, [pc, #148]	; (4ad4 <_printf_float+0x454>)
    4a3e:	4a24      	ldr	r2, [pc, #144]	; (4ad0 <_printf_float+0x450>)
    4a40:	f002 fc80 	bl	7344 <__aeabi_dcmpeq>
    4a44:	2800      	cmp	r0, #0
    4a46:	d001      	beq.n	4a4c <_printf_float+0x3cc>
    4a48:	2600      	movs	r6, #0
    4a4a:	e010      	b.n	4a6e <_printf_float+0x3ee>
    4a4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4a4e:	1c72      	adds	r2, r6, #1
    4a50:	3b01      	subs	r3, #1
    4a52:	1c28      	adds	r0, r5, #0
    4a54:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a56:	e01c      	b.n	4a92 <_printf_float+0x412>
    4a58:	1c22      	adds	r2, r4, #0
    4a5a:	1c28      	adds	r0, r5, #0
    4a5c:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a5e:	321a      	adds	r2, #26
    4a60:	2301      	movs	r3, #1
    4a62:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4a64:	47b8      	blx	r7
    4a66:	3001      	adds	r0, #1
    4a68:	d100      	bne.n	4a6c <_printf_float+0x3ec>
    4a6a:	e6df      	b.n	482c <_printf_float+0x1ac>
    4a6c:	3601      	adds	r6, #1
    4a6e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4a70:	3b01      	subs	r3, #1
    4a72:	429e      	cmp	r6, r3
    4a74:	dbf0      	blt.n	4a58 <_printf_float+0x3d8>
    4a76:	1c22      	adds	r2, r4, #0
    4a78:	1c28      	adds	r0, r5, #0
    4a7a:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a7c:	3250      	adds	r2, #80	; 0x50
    4a7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4a80:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4a82:	47b8      	blx	r7
    4a84:	3001      	adds	r0, #1
    4a86:	d000      	beq.n	4a8a <_printf_float+0x40a>
    4a88:	e6f5      	b.n	4876 <_printf_float+0x1f6>
    4a8a:	e6cf      	b.n	482c <_printf_float+0x1ac>
    4a8c:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a8e:	1c28      	adds	r0, r5, #0
    4a90:	1c32      	adds	r2, r6, #0
    4a92:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4a94:	47b0      	blx	r6
    4a96:	3001      	adds	r0, #1
    4a98:	d1ed      	bne.n	4a76 <_printf_float+0x3f6>
    4a9a:	e6c7      	b.n	482c <_printf_float+0x1ac>
    4a9c:	2600      	movs	r6, #0
    4a9e:	68e0      	ldr	r0, [r4, #12]
    4aa0:	9911      	ldr	r1, [sp, #68]	; 0x44
    4aa2:	1a43      	subs	r3, r0, r1
    4aa4:	429e      	cmp	r6, r3
    4aa6:	db05      	blt.n	4ab4 <_printf_float+0x434>
    4aa8:	9b11      	ldr	r3, [sp, #68]	; 0x44
    4aaa:	68e0      	ldr	r0, [r4, #12]
    4aac:	4298      	cmp	r0, r3
    4aae:	da0d      	bge.n	4acc <_printf_float+0x44c>
    4ab0:	1c18      	adds	r0, r3, #0
    4ab2:	e00b      	b.n	4acc <_printf_float+0x44c>
    4ab4:	1c22      	adds	r2, r4, #0
    4ab6:	1c28      	adds	r0, r5, #0
    4ab8:	990a      	ldr	r1, [sp, #40]	; 0x28
    4aba:	3219      	adds	r2, #25
    4abc:	2301      	movs	r3, #1
    4abe:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4ac0:	47b8      	blx	r7
    4ac2:	3001      	adds	r0, #1
    4ac4:	d100      	bne.n	4ac8 <_printf_float+0x448>
    4ac6:	e6b1      	b.n	482c <_printf_float+0x1ac>
    4ac8:	3601      	adds	r6, #1
    4aca:	e7e8      	b.n	4a9e <_printf_float+0x41e>
    4acc:	b013      	add	sp, #76	; 0x4c
    4ace:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00004ad8 <_printf_common>:
    4ad8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4ada:	1c15      	adds	r5, r2, #0
    4adc:	9301      	str	r3, [sp, #4]
    4ade:	690a      	ldr	r2, [r1, #16]
    4ae0:	688b      	ldr	r3, [r1, #8]
    4ae2:	1c06      	adds	r6, r0, #0
    4ae4:	1c0c      	adds	r4, r1, #0
    4ae6:	4293      	cmp	r3, r2
    4ae8:	da00      	bge.n	4aec <_printf_common+0x14>
    4aea:	1c13      	adds	r3, r2, #0
    4aec:	1c22      	adds	r2, r4, #0
    4aee:	602b      	str	r3, [r5, #0]
    4af0:	3243      	adds	r2, #67	; 0x43
    4af2:	7812      	ldrb	r2, [r2, #0]
    4af4:	2a00      	cmp	r2, #0
    4af6:	d001      	beq.n	4afc <_printf_common+0x24>
    4af8:	3301      	adds	r3, #1
    4afa:	602b      	str	r3, [r5, #0]
    4afc:	6820      	ldr	r0, [r4, #0]
    4afe:	0680      	lsls	r0, r0, #26
    4b00:	d502      	bpl.n	4b08 <_printf_common+0x30>
    4b02:	682b      	ldr	r3, [r5, #0]
    4b04:	3302      	adds	r3, #2
    4b06:	602b      	str	r3, [r5, #0]
    4b08:	6821      	ldr	r1, [r4, #0]
    4b0a:	2706      	movs	r7, #6
    4b0c:	400f      	ands	r7, r1
    4b0e:	d01f      	beq.n	4b50 <_printf_common+0x78>
    4b10:	1c23      	adds	r3, r4, #0
    4b12:	3343      	adds	r3, #67	; 0x43
    4b14:	781b      	ldrb	r3, [r3, #0]
    4b16:	1e5a      	subs	r2, r3, #1
    4b18:	4193      	sbcs	r3, r2
    4b1a:	6822      	ldr	r2, [r4, #0]
    4b1c:	0692      	lsls	r2, r2, #26
    4b1e:	d51f      	bpl.n	4b60 <_printf_common+0x88>
    4b20:	18e1      	adds	r1, r4, r3
    4b22:	3140      	adds	r1, #64	; 0x40
    4b24:	2030      	movs	r0, #48	; 0x30
    4b26:	70c8      	strb	r0, [r1, #3]
    4b28:	1c21      	adds	r1, r4, #0
    4b2a:	1c5a      	adds	r2, r3, #1
    4b2c:	3145      	adds	r1, #69	; 0x45
    4b2e:	7809      	ldrb	r1, [r1, #0]
    4b30:	18a2      	adds	r2, r4, r2
    4b32:	3240      	adds	r2, #64	; 0x40
    4b34:	3302      	adds	r3, #2
    4b36:	70d1      	strb	r1, [r2, #3]
    4b38:	e012      	b.n	4b60 <_printf_common+0x88>
    4b3a:	1c22      	adds	r2, r4, #0
    4b3c:	1c30      	adds	r0, r6, #0
    4b3e:	9901      	ldr	r1, [sp, #4]
    4b40:	3219      	adds	r2, #25
    4b42:	2301      	movs	r3, #1
    4b44:	9f08      	ldr	r7, [sp, #32]
    4b46:	47b8      	blx	r7
    4b48:	3001      	adds	r0, #1
    4b4a:	d011      	beq.n	4b70 <_printf_common+0x98>
    4b4c:	9f00      	ldr	r7, [sp, #0]
    4b4e:	3701      	adds	r7, #1
    4b50:	9700      	str	r7, [sp, #0]
    4b52:	68e0      	ldr	r0, [r4, #12]
    4b54:	6829      	ldr	r1, [r5, #0]
    4b56:	9f00      	ldr	r7, [sp, #0]
    4b58:	1a43      	subs	r3, r0, r1
    4b5a:	429f      	cmp	r7, r3
    4b5c:	dbed      	blt.n	4b3a <_printf_common+0x62>
    4b5e:	e7d7      	b.n	4b10 <_printf_common+0x38>
    4b60:	1c22      	adds	r2, r4, #0
    4b62:	1c30      	adds	r0, r6, #0
    4b64:	9901      	ldr	r1, [sp, #4]
    4b66:	3243      	adds	r2, #67	; 0x43
    4b68:	9f08      	ldr	r7, [sp, #32]
    4b6a:	47b8      	blx	r7
    4b6c:	3001      	adds	r0, #1
    4b6e:	d102      	bne.n	4b76 <_printf_common+0x9e>
    4b70:	2001      	movs	r0, #1
    4b72:	4240      	negs	r0, r0
    4b74:	e023      	b.n	4bbe <_printf_common+0xe6>
    4b76:	6820      	ldr	r0, [r4, #0]
    4b78:	2106      	movs	r1, #6
    4b7a:	682b      	ldr	r3, [r5, #0]
    4b7c:	68e2      	ldr	r2, [r4, #12]
    4b7e:	4001      	ands	r1, r0
    4b80:	2500      	movs	r5, #0
    4b82:	2904      	cmp	r1, #4
    4b84:	d103      	bne.n	4b8e <_printf_common+0xb6>
    4b86:	1ad5      	subs	r5, r2, r3
    4b88:	43eb      	mvns	r3, r5
    4b8a:	17db      	asrs	r3, r3, #31
    4b8c:	401d      	ands	r5, r3
    4b8e:	68a2      	ldr	r2, [r4, #8]
    4b90:	6923      	ldr	r3, [r4, #16]
    4b92:	429a      	cmp	r2, r3
    4b94:	dd01      	ble.n	4b9a <_printf_common+0xc2>
    4b96:	1ad3      	subs	r3, r2, r3
    4b98:	18ed      	adds	r5, r5, r3
    4b9a:	2700      	movs	r7, #0
    4b9c:	9700      	str	r7, [sp, #0]
    4b9e:	9f00      	ldr	r7, [sp, #0]
    4ba0:	42af      	cmp	r7, r5
    4ba2:	da0b      	bge.n	4bbc <_printf_common+0xe4>
    4ba4:	1c22      	adds	r2, r4, #0
    4ba6:	1c30      	adds	r0, r6, #0
    4ba8:	9901      	ldr	r1, [sp, #4]
    4baa:	321a      	adds	r2, #26
    4bac:	2301      	movs	r3, #1
    4bae:	9f08      	ldr	r7, [sp, #32]
    4bb0:	47b8      	blx	r7
    4bb2:	3001      	adds	r0, #1
    4bb4:	d0dc      	beq.n	4b70 <_printf_common+0x98>
    4bb6:	9f00      	ldr	r7, [sp, #0]
    4bb8:	3701      	adds	r7, #1
    4bba:	e7ef      	b.n	4b9c <_printf_common+0xc4>
    4bbc:	2000      	movs	r0, #0
    4bbe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00004bc0 <_printf_i>:
    4bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4bc2:	1c0d      	adds	r5, r1, #0
    4bc4:	b08b      	sub	sp, #44	; 0x2c
    4bc6:	3543      	adds	r5, #67	; 0x43
    4bc8:	9206      	str	r2, [sp, #24]
    4bca:	9005      	str	r0, [sp, #20]
    4bcc:	9307      	str	r3, [sp, #28]
    4bce:	9504      	str	r5, [sp, #16]
    4bd0:	7e0b      	ldrb	r3, [r1, #24]
    4bd2:	1c0c      	adds	r4, r1, #0
    4bd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4bd6:	2b6e      	cmp	r3, #110	; 0x6e
    4bd8:	d100      	bne.n	4bdc <_printf_i+0x1c>
    4bda:	e0a7      	b.n	4d2c <_printf_i+0x16c>
    4bdc:	d811      	bhi.n	4c02 <_printf_i+0x42>
    4bde:	2b63      	cmp	r3, #99	; 0x63
    4be0:	d022      	beq.n	4c28 <_printf_i+0x68>
    4be2:	d809      	bhi.n	4bf8 <_printf_i+0x38>
    4be4:	2b00      	cmp	r3, #0
    4be6:	d100      	bne.n	4bea <_printf_i+0x2a>
    4be8:	e0b0      	b.n	4d4c <_printf_i+0x18c>
    4bea:	2b58      	cmp	r3, #88	; 0x58
    4bec:	d000      	beq.n	4bf0 <_printf_i+0x30>
    4bee:	e0c0      	b.n	4d72 <_printf_i+0x1b2>
    4bf0:	3145      	adds	r1, #69	; 0x45
    4bf2:	700b      	strb	r3, [r1, #0]
    4bf4:	4d7b      	ldr	r5, [pc, #492]	; (4de4 <_printf_i+0x224>)
    4bf6:	e04e      	b.n	4c96 <_printf_i+0xd6>
    4bf8:	2b64      	cmp	r3, #100	; 0x64
    4bfa:	d01c      	beq.n	4c36 <_printf_i+0x76>
    4bfc:	2b69      	cmp	r3, #105	; 0x69
    4bfe:	d01a      	beq.n	4c36 <_printf_i+0x76>
    4c00:	e0b7      	b.n	4d72 <_printf_i+0x1b2>
    4c02:	2b73      	cmp	r3, #115	; 0x73
    4c04:	d100      	bne.n	4c08 <_printf_i+0x48>
    4c06:	e0a5      	b.n	4d54 <_printf_i+0x194>
    4c08:	d809      	bhi.n	4c1e <_printf_i+0x5e>
    4c0a:	2b6f      	cmp	r3, #111	; 0x6f
    4c0c:	d029      	beq.n	4c62 <_printf_i+0xa2>
    4c0e:	2b70      	cmp	r3, #112	; 0x70
    4c10:	d000      	beq.n	4c14 <_printf_i+0x54>
    4c12:	e0ae      	b.n	4d72 <_printf_i+0x1b2>
    4c14:	680e      	ldr	r6, [r1, #0]
    4c16:	2320      	movs	r3, #32
    4c18:	4333      	orrs	r3, r6
    4c1a:	600b      	str	r3, [r1, #0]
    4c1c:	e036      	b.n	4c8c <_printf_i+0xcc>
    4c1e:	2b75      	cmp	r3, #117	; 0x75
    4c20:	d01f      	beq.n	4c62 <_printf_i+0xa2>
    4c22:	2b78      	cmp	r3, #120	; 0x78
    4c24:	d032      	beq.n	4c8c <_printf_i+0xcc>
    4c26:	e0a4      	b.n	4d72 <_printf_i+0x1b2>
    4c28:	6813      	ldr	r3, [r2, #0]
    4c2a:	1c0d      	adds	r5, r1, #0
    4c2c:	1d19      	adds	r1, r3, #4
    4c2e:	3542      	adds	r5, #66	; 0x42
    4c30:	6011      	str	r1, [r2, #0]
    4c32:	681b      	ldr	r3, [r3, #0]
    4c34:	e09f      	b.n	4d76 <_printf_i+0x1b6>
    4c36:	6821      	ldr	r1, [r4, #0]
    4c38:	6813      	ldr	r3, [r2, #0]
    4c3a:	060e      	lsls	r6, r1, #24
    4c3c:	d503      	bpl.n	4c46 <_printf_i+0x86>
    4c3e:	1d19      	adds	r1, r3, #4
    4c40:	6011      	str	r1, [r2, #0]
    4c42:	681e      	ldr	r6, [r3, #0]
    4c44:	e005      	b.n	4c52 <_printf_i+0x92>
    4c46:	0648      	lsls	r0, r1, #25
    4c48:	d5f9      	bpl.n	4c3e <_printf_i+0x7e>
    4c4a:	1d19      	adds	r1, r3, #4
    4c4c:	6011      	str	r1, [r2, #0]
    4c4e:	2100      	movs	r1, #0
    4c50:	5e5e      	ldrsh	r6, [r3, r1]
    4c52:	4b64      	ldr	r3, [pc, #400]	; (4de4 <_printf_i+0x224>)
    4c54:	2e00      	cmp	r6, #0
    4c56:	da3b      	bge.n	4cd0 <_printf_i+0x110>
    4c58:	9d04      	ldr	r5, [sp, #16]
    4c5a:	222d      	movs	r2, #45	; 0x2d
    4c5c:	4276      	negs	r6, r6
    4c5e:	702a      	strb	r2, [r5, #0]
    4c60:	e036      	b.n	4cd0 <_printf_i+0x110>
    4c62:	6821      	ldr	r1, [r4, #0]
    4c64:	6813      	ldr	r3, [r2, #0]
    4c66:	060e      	lsls	r6, r1, #24
    4c68:	d503      	bpl.n	4c72 <_printf_i+0xb2>
    4c6a:	1d19      	adds	r1, r3, #4
    4c6c:	6011      	str	r1, [r2, #0]
    4c6e:	681e      	ldr	r6, [r3, #0]
    4c70:	e004      	b.n	4c7c <_printf_i+0xbc>
    4c72:	0648      	lsls	r0, r1, #25
    4c74:	d5f9      	bpl.n	4c6a <_printf_i+0xaa>
    4c76:	1d19      	adds	r1, r3, #4
    4c78:	881e      	ldrh	r6, [r3, #0]
    4c7a:	6011      	str	r1, [r2, #0]
    4c7c:	4b59      	ldr	r3, [pc, #356]	; (4de4 <_printf_i+0x224>)
    4c7e:	7e22      	ldrb	r2, [r4, #24]
    4c80:	9303      	str	r3, [sp, #12]
    4c82:	2708      	movs	r7, #8
    4c84:	2a6f      	cmp	r2, #111	; 0x6f
    4c86:	d01e      	beq.n	4cc6 <_printf_i+0x106>
    4c88:	270a      	movs	r7, #10
    4c8a:	e01c      	b.n	4cc6 <_printf_i+0x106>
    4c8c:	1c23      	adds	r3, r4, #0
    4c8e:	2178      	movs	r1, #120	; 0x78
    4c90:	3345      	adds	r3, #69	; 0x45
    4c92:	4d55      	ldr	r5, [pc, #340]	; (4de8 <_printf_i+0x228>)
    4c94:	7019      	strb	r1, [r3, #0]
    4c96:	6811      	ldr	r1, [r2, #0]
    4c98:	6823      	ldr	r3, [r4, #0]
    4c9a:	1d08      	adds	r0, r1, #4
    4c9c:	9503      	str	r5, [sp, #12]
    4c9e:	6010      	str	r0, [r2, #0]
    4ca0:	061e      	lsls	r6, r3, #24
    4ca2:	d501      	bpl.n	4ca8 <_printf_i+0xe8>
    4ca4:	680e      	ldr	r6, [r1, #0]
    4ca6:	e002      	b.n	4cae <_printf_i+0xee>
    4ca8:	0658      	lsls	r0, r3, #25
    4caa:	d5fb      	bpl.n	4ca4 <_printf_i+0xe4>
    4cac:	880e      	ldrh	r6, [r1, #0]
    4cae:	07d9      	lsls	r1, r3, #31
    4cb0:	d502      	bpl.n	4cb8 <_printf_i+0xf8>
    4cb2:	2220      	movs	r2, #32
    4cb4:	4313      	orrs	r3, r2
    4cb6:	6023      	str	r3, [r4, #0]
    4cb8:	2710      	movs	r7, #16
    4cba:	2e00      	cmp	r6, #0
    4cbc:	d103      	bne.n	4cc6 <_printf_i+0x106>
    4cbe:	6822      	ldr	r2, [r4, #0]
    4cc0:	2320      	movs	r3, #32
    4cc2:	439a      	bics	r2, r3
    4cc4:	6022      	str	r2, [r4, #0]
    4cc6:	1c23      	adds	r3, r4, #0
    4cc8:	2200      	movs	r2, #0
    4cca:	3343      	adds	r3, #67	; 0x43
    4ccc:	701a      	strb	r2, [r3, #0]
    4cce:	e001      	b.n	4cd4 <_printf_i+0x114>
    4cd0:	9303      	str	r3, [sp, #12]
    4cd2:	270a      	movs	r7, #10
    4cd4:	6863      	ldr	r3, [r4, #4]
    4cd6:	60a3      	str	r3, [r4, #8]
    4cd8:	2b00      	cmp	r3, #0
    4cda:	db03      	blt.n	4ce4 <_printf_i+0x124>
    4cdc:	6825      	ldr	r5, [r4, #0]
    4cde:	2204      	movs	r2, #4
    4ce0:	4395      	bics	r5, r2
    4ce2:	6025      	str	r5, [r4, #0]
    4ce4:	2e00      	cmp	r6, #0
    4ce6:	d102      	bne.n	4cee <_printf_i+0x12e>
    4ce8:	9d04      	ldr	r5, [sp, #16]
    4cea:	2b00      	cmp	r3, #0
    4cec:	d00e      	beq.n	4d0c <_printf_i+0x14c>
    4cee:	9d04      	ldr	r5, [sp, #16]
    4cf0:	1c30      	adds	r0, r6, #0
    4cf2:	1c39      	adds	r1, r7, #0
    4cf4:	f002 faaa 	bl	724c <__aeabi_uidivmod>
    4cf8:	9803      	ldr	r0, [sp, #12]
    4cfa:	3d01      	subs	r5, #1
    4cfc:	5c43      	ldrb	r3, [r0, r1]
    4cfe:	1c30      	adds	r0, r6, #0
    4d00:	702b      	strb	r3, [r5, #0]
    4d02:	1c39      	adds	r1, r7, #0
    4d04:	f002 fa5e 	bl	71c4 <__aeabi_uidiv>
    4d08:	1e06      	subs	r6, r0, #0
    4d0a:	d1f1      	bne.n	4cf0 <_printf_i+0x130>
    4d0c:	2f08      	cmp	r7, #8
    4d0e:	d109      	bne.n	4d24 <_printf_i+0x164>
    4d10:	6821      	ldr	r1, [r4, #0]
    4d12:	07c9      	lsls	r1, r1, #31
    4d14:	d506      	bpl.n	4d24 <_printf_i+0x164>
    4d16:	6862      	ldr	r2, [r4, #4]
    4d18:	6923      	ldr	r3, [r4, #16]
    4d1a:	429a      	cmp	r2, r3
    4d1c:	dc02      	bgt.n	4d24 <_printf_i+0x164>
    4d1e:	3d01      	subs	r5, #1
    4d20:	2330      	movs	r3, #48	; 0x30
    4d22:	702b      	strb	r3, [r5, #0]
    4d24:	9e04      	ldr	r6, [sp, #16]
    4d26:	1b73      	subs	r3, r6, r5
    4d28:	6123      	str	r3, [r4, #16]
    4d2a:	e02a      	b.n	4d82 <_printf_i+0x1c2>
    4d2c:	6808      	ldr	r0, [r1, #0]
    4d2e:	6813      	ldr	r3, [r2, #0]
    4d30:	6949      	ldr	r1, [r1, #20]
    4d32:	0605      	lsls	r5, r0, #24
    4d34:	d504      	bpl.n	4d40 <_printf_i+0x180>
    4d36:	1d18      	adds	r0, r3, #4
    4d38:	6010      	str	r0, [r2, #0]
    4d3a:	681b      	ldr	r3, [r3, #0]
    4d3c:	6019      	str	r1, [r3, #0]
    4d3e:	e005      	b.n	4d4c <_printf_i+0x18c>
    4d40:	0646      	lsls	r6, r0, #25
    4d42:	d5f8      	bpl.n	4d36 <_printf_i+0x176>
    4d44:	1d18      	adds	r0, r3, #4
    4d46:	6010      	str	r0, [r2, #0]
    4d48:	681b      	ldr	r3, [r3, #0]
    4d4a:	8019      	strh	r1, [r3, #0]
    4d4c:	2300      	movs	r3, #0
    4d4e:	6123      	str	r3, [r4, #16]
    4d50:	9d04      	ldr	r5, [sp, #16]
    4d52:	e016      	b.n	4d82 <_printf_i+0x1c2>
    4d54:	6813      	ldr	r3, [r2, #0]
    4d56:	1d19      	adds	r1, r3, #4
    4d58:	6011      	str	r1, [r2, #0]
    4d5a:	681d      	ldr	r5, [r3, #0]
    4d5c:	1c28      	adds	r0, r5, #0
    4d5e:	f7fe fbad 	bl	34bc <strlen>
    4d62:	6863      	ldr	r3, [r4, #4]
    4d64:	6120      	str	r0, [r4, #16]
    4d66:	4298      	cmp	r0, r3
    4d68:	d900      	bls.n	4d6c <_printf_i+0x1ac>
    4d6a:	6123      	str	r3, [r4, #16]
    4d6c:	6920      	ldr	r0, [r4, #16]
    4d6e:	6060      	str	r0, [r4, #4]
    4d70:	e004      	b.n	4d7c <_printf_i+0x1bc>
    4d72:	1c25      	adds	r5, r4, #0
    4d74:	3542      	adds	r5, #66	; 0x42
    4d76:	702b      	strb	r3, [r5, #0]
    4d78:	2301      	movs	r3, #1
    4d7a:	6123      	str	r3, [r4, #16]
    4d7c:	9e04      	ldr	r6, [sp, #16]
    4d7e:	2300      	movs	r3, #0
    4d80:	7033      	strb	r3, [r6, #0]
    4d82:	9e07      	ldr	r6, [sp, #28]
    4d84:	9805      	ldr	r0, [sp, #20]
    4d86:	9600      	str	r6, [sp, #0]
    4d88:	1c21      	adds	r1, r4, #0
    4d8a:	aa09      	add	r2, sp, #36	; 0x24
    4d8c:	9b06      	ldr	r3, [sp, #24]
    4d8e:	f7ff fea3 	bl	4ad8 <_printf_common>
    4d92:	3001      	adds	r0, #1
    4d94:	d102      	bne.n	4d9c <_printf_i+0x1dc>
    4d96:	2001      	movs	r0, #1
    4d98:	4240      	negs	r0, r0
    4d9a:	e021      	b.n	4de0 <_printf_i+0x220>
    4d9c:	1c2a      	adds	r2, r5, #0
    4d9e:	9805      	ldr	r0, [sp, #20]
    4da0:	9906      	ldr	r1, [sp, #24]
    4da2:	6923      	ldr	r3, [r4, #16]
    4da4:	9d07      	ldr	r5, [sp, #28]
    4da6:	47a8      	blx	r5
    4da8:	3001      	adds	r0, #1
    4daa:	d0f4      	beq.n	4d96 <_printf_i+0x1d6>
    4dac:	6826      	ldr	r6, [r4, #0]
    4dae:	07b6      	lsls	r6, r6, #30
    4db0:	d405      	bmi.n	4dbe <_printf_i+0x1fe>
    4db2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4db4:	68e0      	ldr	r0, [r4, #12]
    4db6:	4298      	cmp	r0, r3
    4db8:	da12      	bge.n	4de0 <_printf_i+0x220>
    4dba:	1c18      	adds	r0, r3, #0
    4dbc:	e010      	b.n	4de0 <_printf_i+0x220>
    4dbe:	2500      	movs	r5, #0
    4dc0:	68e0      	ldr	r0, [r4, #12]
    4dc2:	9909      	ldr	r1, [sp, #36]	; 0x24
    4dc4:	1a43      	subs	r3, r0, r1
    4dc6:	429d      	cmp	r5, r3
    4dc8:	daf3      	bge.n	4db2 <_printf_i+0x1f2>
    4dca:	1c22      	adds	r2, r4, #0
    4dcc:	9805      	ldr	r0, [sp, #20]
    4dce:	9906      	ldr	r1, [sp, #24]
    4dd0:	3219      	adds	r2, #25
    4dd2:	2301      	movs	r3, #1
    4dd4:	9e07      	ldr	r6, [sp, #28]
    4dd6:	47b0      	blx	r6
    4dd8:	3001      	adds	r0, #1
    4dda:	d0dc      	beq.n	4d96 <_printf_i+0x1d6>
    4ddc:	3501      	adds	r5, #1
    4dde:	e7ef      	b.n	4dc0 <_printf_i+0x200>
    4de0:	b00b      	add	sp, #44	; 0x2c
    4de2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4de4:	0000ac43 	.word	0x0000ac43
    4de8:	0000ac54 	.word	0x0000ac54

00004dec <__swbuf_r>:
    4dec:	b570      	push	{r4, r5, r6, lr}
    4dee:	1c05      	adds	r5, r0, #0
    4df0:	1c0e      	adds	r6, r1, #0
    4df2:	1c14      	adds	r4, r2, #0
    4df4:	2800      	cmp	r0, #0
    4df6:	d004      	beq.n	4e02 <__swbuf_r+0x16>
    4df8:	6982      	ldr	r2, [r0, #24]
    4dfa:	2a00      	cmp	r2, #0
    4dfc:	d101      	bne.n	4e02 <__swbuf_r+0x16>
    4dfe:	f001 f831 	bl	5e64 <__sinit>
    4e02:	4b23      	ldr	r3, [pc, #140]	; (4e90 <__swbuf_r+0xa4>)
    4e04:	429c      	cmp	r4, r3
    4e06:	d101      	bne.n	4e0c <__swbuf_r+0x20>
    4e08:	686c      	ldr	r4, [r5, #4]
    4e0a:	e008      	b.n	4e1e <__swbuf_r+0x32>
    4e0c:	4b21      	ldr	r3, [pc, #132]	; (4e94 <__swbuf_r+0xa8>)
    4e0e:	429c      	cmp	r4, r3
    4e10:	d101      	bne.n	4e16 <__swbuf_r+0x2a>
    4e12:	68ac      	ldr	r4, [r5, #8]
    4e14:	e003      	b.n	4e1e <__swbuf_r+0x32>
    4e16:	4b20      	ldr	r3, [pc, #128]	; (4e98 <__swbuf_r+0xac>)
    4e18:	429c      	cmp	r4, r3
    4e1a:	d100      	bne.n	4e1e <__swbuf_r+0x32>
    4e1c:	68ec      	ldr	r4, [r5, #12]
    4e1e:	69a3      	ldr	r3, [r4, #24]
    4e20:	60a3      	str	r3, [r4, #8]
    4e22:	89a3      	ldrh	r3, [r4, #12]
    4e24:	071a      	lsls	r2, r3, #28
    4e26:	d50a      	bpl.n	4e3e <__swbuf_r+0x52>
    4e28:	6923      	ldr	r3, [r4, #16]
    4e2a:	2b00      	cmp	r3, #0
    4e2c:	d007      	beq.n	4e3e <__swbuf_r+0x52>
    4e2e:	6822      	ldr	r2, [r4, #0]
    4e30:	6923      	ldr	r3, [r4, #16]
    4e32:	b2f6      	uxtb	r6, r6
    4e34:	1ad0      	subs	r0, r2, r3
    4e36:	6962      	ldr	r2, [r4, #20]
    4e38:	4290      	cmp	r0, r2
    4e3a:	db0f      	blt.n	4e5c <__swbuf_r+0x70>
    4e3c:	e008      	b.n	4e50 <__swbuf_r+0x64>
    4e3e:	1c28      	adds	r0, r5, #0
    4e40:	1c21      	adds	r1, r4, #0
    4e42:	f000 f82b 	bl	4e9c <__swsetup_r>
    4e46:	2800      	cmp	r0, #0
    4e48:	d0f1      	beq.n	4e2e <__swbuf_r+0x42>
    4e4a:	2001      	movs	r0, #1
    4e4c:	4240      	negs	r0, r0
    4e4e:	e01d      	b.n	4e8c <__swbuf_r+0xa0>
    4e50:	1c28      	adds	r0, r5, #0
    4e52:	1c21      	adds	r1, r4, #0
    4e54:	f000 ff86 	bl	5d64 <_fflush_r>
    4e58:	2800      	cmp	r0, #0
    4e5a:	d1f6      	bne.n	4e4a <__swbuf_r+0x5e>
    4e5c:	68a3      	ldr	r3, [r4, #8]
    4e5e:	3001      	adds	r0, #1
    4e60:	3b01      	subs	r3, #1
    4e62:	60a3      	str	r3, [r4, #8]
    4e64:	6823      	ldr	r3, [r4, #0]
    4e66:	1c5a      	adds	r2, r3, #1
    4e68:	6022      	str	r2, [r4, #0]
    4e6a:	701e      	strb	r6, [r3, #0]
    4e6c:	6963      	ldr	r3, [r4, #20]
    4e6e:	4298      	cmp	r0, r3
    4e70:	d005      	beq.n	4e7e <__swbuf_r+0x92>
    4e72:	89a3      	ldrh	r3, [r4, #12]
    4e74:	1c30      	adds	r0, r6, #0
    4e76:	07da      	lsls	r2, r3, #31
    4e78:	d508      	bpl.n	4e8c <__swbuf_r+0xa0>
    4e7a:	2e0a      	cmp	r6, #10
    4e7c:	d106      	bne.n	4e8c <__swbuf_r+0xa0>
    4e7e:	1c28      	adds	r0, r5, #0
    4e80:	1c21      	adds	r1, r4, #0
    4e82:	f000 ff6f 	bl	5d64 <_fflush_r>
    4e86:	2800      	cmp	r0, #0
    4e88:	d1df      	bne.n	4e4a <__swbuf_r+0x5e>
    4e8a:	1c30      	adds	r0, r6, #0
    4e8c:	bd70      	pop	{r4, r5, r6, pc}
    4e8e:	46c0      	nop			; (mov r8, r8)
    4e90:	0000ad74 	.word	0x0000ad74
    4e94:	0000ad94 	.word	0x0000ad94
    4e98:	0000adb4 	.word	0x0000adb4

00004e9c <__swsetup_r>:
    4e9c:	4b34      	ldr	r3, [pc, #208]	; (4f70 <__swsetup_r+0xd4>)
    4e9e:	b570      	push	{r4, r5, r6, lr}
    4ea0:	681d      	ldr	r5, [r3, #0]
    4ea2:	1c06      	adds	r6, r0, #0
    4ea4:	1c0c      	adds	r4, r1, #0
    4ea6:	2d00      	cmp	r5, #0
    4ea8:	d005      	beq.n	4eb6 <__swsetup_r+0x1a>
    4eaa:	69a9      	ldr	r1, [r5, #24]
    4eac:	2900      	cmp	r1, #0
    4eae:	d102      	bne.n	4eb6 <__swsetup_r+0x1a>
    4eb0:	1c28      	adds	r0, r5, #0
    4eb2:	f000 ffd7 	bl	5e64 <__sinit>
    4eb6:	4b2f      	ldr	r3, [pc, #188]	; (4f74 <__swsetup_r+0xd8>)
    4eb8:	429c      	cmp	r4, r3
    4eba:	d101      	bne.n	4ec0 <__swsetup_r+0x24>
    4ebc:	686c      	ldr	r4, [r5, #4]
    4ebe:	e008      	b.n	4ed2 <__swsetup_r+0x36>
    4ec0:	4b2d      	ldr	r3, [pc, #180]	; (4f78 <__swsetup_r+0xdc>)
    4ec2:	429c      	cmp	r4, r3
    4ec4:	d101      	bne.n	4eca <__swsetup_r+0x2e>
    4ec6:	68ac      	ldr	r4, [r5, #8]
    4ec8:	e003      	b.n	4ed2 <__swsetup_r+0x36>
    4eca:	4b2c      	ldr	r3, [pc, #176]	; (4f7c <__swsetup_r+0xe0>)
    4ecc:	429c      	cmp	r4, r3
    4ece:	d100      	bne.n	4ed2 <__swsetup_r+0x36>
    4ed0:	68ec      	ldr	r4, [r5, #12]
    4ed2:	89a2      	ldrh	r2, [r4, #12]
    4ed4:	b293      	uxth	r3, r2
    4ed6:	0719      	lsls	r1, r3, #28
    4ed8:	d421      	bmi.n	4f1e <__swsetup_r+0x82>
    4eda:	06d9      	lsls	r1, r3, #27
    4edc:	d405      	bmi.n	4eea <__swsetup_r+0x4e>
    4ede:	2309      	movs	r3, #9
    4ee0:	6033      	str	r3, [r6, #0]
    4ee2:	2340      	movs	r3, #64	; 0x40
    4ee4:	431a      	orrs	r2, r3
    4ee6:	81a2      	strh	r2, [r4, #12]
    4ee8:	e03f      	b.n	4f6a <__swsetup_r+0xce>
    4eea:	075a      	lsls	r2, r3, #29
    4eec:	d513      	bpl.n	4f16 <__swsetup_r+0x7a>
    4eee:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4ef0:	2900      	cmp	r1, #0
    4ef2:	d008      	beq.n	4f06 <__swsetup_r+0x6a>
    4ef4:	1c23      	adds	r3, r4, #0
    4ef6:	3344      	adds	r3, #68	; 0x44
    4ef8:	4299      	cmp	r1, r3
    4efa:	d002      	beq.n	4f02 <__swsetup_r+0x66>
    4efc:	1c30      	adds	r0, r6, #0
    4efe:	f001 ffab 	bl	6e58 <_free_r>
    4f02:	2300      	movs	r3, #0
    4f04:	6363      	str	r3, [r4, #52]	; 0x34
    4f06:	89a3      	ldrh	r3, [r4, #12]
    4f08:	2224      	movs	r2, #36	; 0x24
    4f0a:	4393      	bics	r3, r2
    4f0c:	81a3      	strh	r3, [r4, #12]
    4f0e:	2300      	movs	r3, #0
    4f10:	6063      	str	r3, [r4, #4]
    4f12:	6923      	ldr	r3, [r4, #16]
    4f14:	6023      	str	r3, [r4, #0]
    4f16:	89a3      	ldrh	r3, [r4, #12]
    4f18:	2208      	movs	r2, #8
    4f1a:	4313      	orrs	r3, r2
    4f1c:	81a3      	strh	r3, [r4, #12]
    4f1e:	6921      	ldr	r1, [r4, #16]
    4f20:	2900      	cmp	r1, #0
    4f22:	d10b      	bne.n	4f3c <__swsetup_r+0xa0>
    4f24:	89a3      	ldrh	r3, [r4, #12]
    4f26:	22a0      	movs	r2, #160	; 0xa0
    4f28:	0092      	lsls	r2, r2, #2
    4f2a:	401a      	ands	r2, r3
    4f2c:	2380      	movs	r3, #128	; 0x80
    4f2e:	009b      	lsls	r3, r3, #2
    4f30:	429a      	cmp	r2, r3
    4f32:	d003      	beq.n	4f3c <__swsetup_r+0xa0>
    4f34:	1c30      	adds	r0, r6, #0
    4f36:	1c21      	adds	r1, r4, #0
    4f38:	f001 fb1c 	bl	6574 <__smakebuf_r>
    4f3c:	89a3      	ldrh	r3, [r4, #12]
    4f3e:	2201      	movs	r2, #1
    4f40:	401a      	ands	r2, r3
    4f42:	d005      	beq.n	4f50 <__swsetup_r+0xb4>
    4f44:	6961      	ldr	r1, [r4, #20]
    4f46:	2200      	movs	r2, #0
    4f48:	60a2      	str	r2, [r4, #8]
    4f4a:	424a      	negs	r2, r1
    4f4c:	61a2      	str	r2, [r4, #24]
    4f4e:	e003      	b.n	4f58 <__swsetup_r+0xbc>
    4f50:	0799      	lsls	r1, r3, #30
    4f52:	d400      	bmi.n	4f56 <__swsetup_r+0xba>
    4f54:	6962      	ldr	r2, [r4, #20]
    4f56:	60a2      	str	r2, [r4, #8]
    4f58:	6922      	ldr	r2, [r4, #16]
    4f5a:	2000      	movs	r0, #0
    4f5c:	4282      	cmp	r2, r0
    4f5e:	d106      	bne.n	4f6e <__swsetup_r+0xd2>
    4f60:	0619      	lsls	r1, r3, #24
    4f62:	d504      	bpl.n	4f6e <__swsetup_r+0xd2>
    4f64:	2240      	movs	r2, #64	; 0x40
    4f66:	4313      	orrs	r3, r2
    4f68:	81a3      	strh	r3, [r4, #12]
    4f6a:	2001      	movs	r0, #1
    4f6c:	4240      	negs	r0, r0
    4f6e:	bd70      	pop	{r4, r5, r6, pc}
    4f70:	20000168 	.word	0x20000168
    4f74:	0000ad74 	.word	0x0000ad74
    4f78:	0000ad94 	.word	0x0000ad94
    4f7c:	0000adb4 	.word	0x0000adb4

00004f80 <quorem>:
    4f80:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f82:	b089      	sub	sp, #36	; 0x24
    4f84:	9106      	str	r1, [sp, #24]
    4f86:	690b      	ldr	r3, [r1, #16]
    4f88:	6901      	ldr	r1, [r0, #16]
    4f8a:	1c05      	adds	r5, r0, #0
    4f8c:	2600      	movs	r6, #0
    4f8e:	4299      	cmp	r1, r3
    4f90:	db7f      	blt.n	5092 <quorem+0x112>
    4f92:	9c06      	ldr	r4, [sp, #24]
    4f94:	1e5f      	subs	r7, r3, #1
    4f96:	3414      	adds	r4, #20
    4f98:	9404      	str	r4, [sp, #16]
    4f9a:	9904      	ldr	r1, [sp, #16]
    4f9c:	00bc      	lsls	r4, r7, #2
    4f9e:	1909      	adds	r1, r1, r4
    4fa0:	1c02      	adds	r2, r0, #0
    4fa2:	680b      	ldr	r3, [r1, #0]
    4fa4:	3214      	adds	r2, #20
    4fa6:	9105      	str	r1, [sp, #20]
    4fa8:	1914      	adds	r4, r2, r4
    4faa:	1c19      	adds	r1, r3, #0
    4fac:	3101      	adds	r1, #1
    4fae:	6820      	ldr	r0, [r4, #0]
    4fb0:	9203      	str	r2, [sp, #12]
    4fb2:	f002 f907 	bl	71c4 <__aeabi_uidiv>
    4fb6:	9002      	str	r0, [sp, #8]
    4fb8:	42b0      	cmp	r0, r6
    4fba:	d038      	beq.n	502e <quorem+0xae>
    4fbc:	9904      	ldr	r1, [sp, #16]
    4fbe:	9b03      	ldr	r3, [sp, #12]
    4fc0:	468c      	mov	ip, r1
    4fc2:	9601      	str	r6, [sp, #4]
    4fc4:	9607      	str	r6, [sp, #28]
    4fc6:	4662      	mov	r2, ip
    4fc8:	3204      	adds	r2, #4
    4fca:	4694      	mov	ip, r2
    4fcc:	3a04      	subs	r2, #4
    4fce:	ca40      	ldmia	r2!, {r6}
    4fd0:	9902      	ldr	r1, [sp, #8]
    4fd2:	b2b0      	uxth	r0, r6
    4fd4:	4348      	muls	r0, r1
    4fd6:	0c31      	lsrs	r1, r6, #16
    4fd8:	9e02      	ldr	r6, [sp, #8]
    4fda:	9a01      	ldr	r2, [sp, #4]
    4fdc:	4371      	muls	r1, r6
    4fde:	1810      	adds	r0, r2, r0
    4fe0:	0c02      	lsrs	r2, r0, #16
    4fe2:	1851      	adds	r1, r2, r1
    4fe4:	0c0a      	lsrs	r2, r1, #16
    4fe6:	9201      	str	r2, [sp, #4]
    4fe8:	681a      	ldr	r2, [r3, #0]
    4fea:	b280      	uxth	r0, r0
    4fec:	b296      	uxth	r6, r2
    4fee:	9a07      	ldr	r2, [sp, #28]
    4ff0:	b289      	uxth	r1, r1
    4ff2:	18b6      	adds	r6, r6, r2
    4ff4:	1a30      	subs	r0, r6, r0
    4ff6:	681e      	ldr	r6, [r3, #0]
    4ff8:	0c32      	lsrs	r2, r6, #16
    4ffa:	1a52      	subs	r2, r2, r1
    4ffc:	1406      	asrs	r6, r0, #16
    4ffe:	1992      	adds	r2, r2, r6
    5000:	1411      	asrs	r1, r2, #16
    5002:	b280      	uxth	r0, r0
    5004:	0412      	lsls	r2, r2, #16
    5006:	9e05      	ldr	r6, [sp, #20]
    5008:	4310      	orrs	r0, r2
    500a:	9107      	str	r1, [sp, #28]
    500c:	c301      	stmia	r3!, {r0}
    500e:	4566      	cmp	r6, ip
    5010:	d2d9      	bcs.n	4fc6 <quorem+0x46>
    5012:	6821      	ldr	r1, [r4, #0]
    5014:	2900      	cmp	r1, #0
    5016:	d10a      	bne.n	502e <quorem+0xae>
    5018:	9e03      	ldr	r6, [sp, #12]
    501a:	3c04      	subs	r4, #4
    501c:	42b4      	cmp	r4, r6
    501e:	d801      	bhi.n	5024 <quorem+0xa4>
    5020:	612f      	str	r7, [r5, #16]
    5022:	e004      	b.n	502e <quorem+0xae>
    5024:	6821      	ldr	r1, [r4, #0]
    5026:	2900      	cmp	r1, #0
    5028:	d1fa      	bne.n	5020 <quorem+0xa0>
    502a:	3f01      	subs	r7, #1
    502c:	e7f4      	b.n	5018 <quorem+0x98>
    502e:	1c28      	adds	r0, r5, #0
    5030:	9906      	ldr	r1, [sp, #24]
    5032:	f001 fd59 	bl	6ae8 <__mcmp>
    5036:	2800      	cmp	r0, #0
    5038:	db2a      	blt.n	5090 <quorem+0x110>
    503a:	9c02      	ldr	r4, [sp, #8]
    503c:	9a03      	ldr	r2, [sp, #12]
    503e:	3401      	adds	r4, #1
    5040:	9b04      	ldr	r3, [sp, #16]
    5042:	9402      	str	r4, [sp, #8]
    5044:	2400      	movs	r4, #0
    5046:	6811      	ldr	r1, [r2, #0]
    5048:	cb40      	ldmia	r3!, {r6}
    504a:	b288      	uxth	r0, r1
    504c:	1900      	adds	r0, r0, r4
    504e:	6814      	ldr	r4, [r2, #0]
    5050:	b2b1      	uxth	r1, r6
    5052:	1a40      	subs	r0, r0, r1
    5054:	0c36      	lsrs	r6, r6, #16
    5056:	0c21      	lsrs	r1, r4, #16
    5058:	1b89      	subs	r1, r1, r6
    505a:	1404      	asrs	r4, r0, #16
    505c:	1909      	adds	r1, r1, r4
    505e:	140c      	asrs	r4, r1, #16
    5060:	b280      	uxth	r0, r0
    5062:	0409      	lsls	r1, r1, #16
    5064:	9e05      	ldr	r6, [sp, #20]
    5066:	4301      	orrs	r1, r0
    5068:	c202      	stmia	r2!, {r1}
    506a:	429e      	cmp	r6, r3
    506c:	d2eb      	bcs.n	5046 <quorem+0xc6>
    506e:	9c03      	ldr	r4, [sp, #12]
    5070:	00bb      	lsls	r3, r7, #2
    5072:	18e3      	adds	r3, r4, r3
    5074:	681e      	ldr	r6, [r3, #0]
    5076:	2e00      	cmp	r6, #0
    5078:	d10a      	bne.n	5090 <quorem+0x110>
    507a:	9c03      	ldr	r4, [sp, #12]
    507c:	3b04      	subs	r3, #4
    507e:	42a3      	cmp	r3, r4
    5080:	d801      	bhi.n	5086 <quorem+0x106>
    5082:	612f      	str	r7, [r5, #16]
    5084:	e004      	b.n	5090 <quorem+0x110>
    5086:	681e      	ldr	r6, [r3, #0]
    5088:	2e00      	cmp	r6, #0
    508a:	d1fa      	bne.n	5082 <quorem+0x102>
    508c:	3f01      	subs	r7, #1
    508e:	e7f4      	b.n	507a <quorem+0xfa>
    5090:	9e02      	ldr	r6, [sp, #8]
    5092:	1c30      	adds	r0, r6, #0
    5094:	b009      	add	sp, #36	; 0x24
    5096:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005098 <_dtoa_r>:
    5098:	b5f0      	push	{r4, r5, r6, r7, lr}
    509a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    509c:	b09b      	sub	sp, #108	; 0x6c
    509e:	9007      	str	r0, [sp, #28]
    50a0:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    50a2:	9204      	str	r2, [sp, #16]
    50a4:	9305      	str	r3, [sp, #20]
    50a6:	2c00      	cmp	r4, #0
    50a8:	d108      	bne.n	50bc <_dtoa_r+0x24>
    50aa:	2010      	movs	r0, #16
    50ac:	f001 fab2 	bl	6614 <malloc>
    50b0:	9907      	ldr	r1, [sp, #28]
    50b2:	6248      	str	r0, [r1, #36]	; 0x24
    50b4:	6044      	str	r4, [r0, #4]
    50b6:	6084      	str	r4, [r0, #8]
    50b8:	6004      	str	r4, [r0, #0]
    50ba:	60c4      	str	r4, [r0, #12]
    50bc:	9c07      	ldr	r4, [sp, #28]
    50be:	6a63      	ldr	r3, [r4, #36]	; 0x24
    50c0:	6819      	ldr	r1, [r3, #0]
    50c2:	2900      	cmp	r1, #0
    50c4:	d00a      	beq.n	50dc <_dtoa_r+0x44>
    50c6:	685b      	ldr	r3, [r3, #4]
    50c8:	2201      	movs	r2, #1
    50ca:	409a      	lsls	r2, r3
    50cc:	604b      	str	r3, [r1, #4]
    50ce:	608a      	str	r2, [r1, #8]
    50d0:	1c20      	adds	r0, r4, #0
    50d2:	f001 faec 	bl	66ae <_Bfree>
    50d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    50d8:	2200      	movs	r2, #0
    50da:	601a      	str	r2, [r3, #0]
    50dc:	9805      	ldr	r0, [sp, #20]
    50de:	2800      	cmp	r0, #0
    50e0:	da05      	bge.n	50ee <_dtoa_r+0x56>
    50e2:	2301      	movs	r3, #1
    50e4:	602b      	str	r3, [r5, #0]
    50e6:	0043      	lsls	r3, r0, #1
    50e8:	085b      	lsrs	r3, r3, #1
    50ea:	9305      	str	r3, [sp, #20]
    50ec:	e001      	b.n	50f2 <_dtoa_r+0x5a>
    50ee:	2300      	movs	r3, #0
    50f0:	602b      	str	r3, [r5, #0]
    50f2:	9e05      	ldr	r6, [sp, #20]
    50f4:	4bbe      	ldr	r3, [pc, #760]	; (53f0 <_dtoa_r+0x358>)
    50f6:	1c32      	adds	r2, r6, #0
    50f8:	401a      	ands	r2, r3
    50fa:	429a      	cmp	r2, r3
    50fc:	d118      	bne.n	5130 <_dtoa_r+0x98>
    50fe:	4bbd      	ldr	r3, [pc, #756]	; (53f4 <_dtoa_r+0x35c>)
    5100:	9c22      	ldr	r4, [sp, #136]	; 0x88
    5102:	9d04      	ldr	r5, [sp, #16]
    5104:	6023      	str	r3, [r4, #0]
    5106:	2d00      	cmp	r5, #0
    5108:	d101      	bne.n	510e <_dtoa_r+0x76>
    510a:	0336      	lsls	r6, r6, #12
    510c:	d001      	beq.n	5112 <_dtoa_r+0x7a>
    510e:	48ba      	ldr	r0, [pc, #744]	; (53f8 <_dtoa_r+0x360>)
    5110:	e000      	b.n	5114 <_dtoa_r+0x7c>
    5112:	48ba      	ldr	r0, [pc, #744]	; (53fc <_dtoa_r+0x364>)
    5114:	9c24      	ldr	r4, [sp, #144]	; 0x90
    5116:	2c00      	cmp	r4, #0
    5118:	d101      	bne.n	511e <_dtoa_r+0x86>
    511a:	f000 fd93 	bl	5c44 <_dtoa_r+0xbac>
    511e:	78c2      	ldrb	r2, [r0, #3]
    5120:	1cc3      	adds	r3, r0, #3
    5122:	2a00      	cmp	r2, #0
    5124:	d000      	beq.n	5128 <_dtoa_r+0x90>
    5126:	3305      	adds	r3, #5
    5128:	9d24      	ldr	r5, [sp, #144]	; 0x90
    512a:	602b      	str	r3, [r5, #0]
    512c:	f000 fd8a 	bl	5c44 <_dtoa_r+0xbac>
    5130:	9c04      	ldr	r4, [sp, #16]
    5132:	9d05      	ldr	r5, [sp, #20]
    5134:	4ba5      	ldr	r3, [pc, #660]	; (53cc <_dtoa_r+0x334>)
    5136:	4aa4      	ldr	r2, [pc, #656]	; (53c8 <_dtoa_r+0x330>)
    5138:	1c20      	adds	r0, r4, #0
    513a:	1c29      	adds	r1, r5, #0
    513c:	f002 f902 	bl	7344 <__aeabi_dcmpeq>
    5140:	1e07      	subs	r7, r0, #0
    5142:	d00c      	beq.n	515e <_dtoa_r+0xc6>
    5144:	9c22      	ldr	r4, [sp, #136]	; 0x88
    5146:	9d24      	ldr	r5, [sp, #144]	; 0x90
    5148:	2301      	movs	r3, #1
    514a:	6023      	str	r3, [r4, #0]
    514c:	2d00      	cmp	r5, #0
    514e:	d101      	bne.n	5154 <_dtoa_r+0xbc>
    5150:	f000 fd75 	bl	5c3e <_dtoa_r+0xba6>
    5154:	48aa      	ldr	r0, [pc, #680]	; (5400 <_dtoa_r+0x368>)
    5156:	6028      	str	r0, [r5, #0]
    5158:	3801      	subs	r0, #1
    515a:	f000 fd73 	bl	5c44 <_dtoa_r+0xbac>
    515e:	ab19      	add	r3, sp, #100	; 0x64
    5160:	9300      	str	r3, [sp, #0]
    5162:	ab18      	add	r3, sp, #96	; 0x60
    5164:	9301      	str	r3, [sp, #4]
    5166:	9807      	ldr	r0, [sp, #28]
    5168:	1c2b      	adds	r3, r5, #0
    516a:	1c22      	adds	r2, r4, #0
    516c:	f001 fdb2 	bl	6cd4 <__d2b>
    5170:	0073      	lsls	r3, r6, #1
    5172:	900a      	str	r0, [sp, #40]	; 0x28
    5174:	0d5b      	lsrs	r3, r3, #21
    5176:	d009      	beq.n	518c <_dtoa_r+0xf4>
    5178:	1c20      	adds	r0, r4, #0
    517a:	4ca2      	ldr	r4, [pc, #648]	; (5404 <_dtoa_r+0x36c>)
    517c:	032a      	lsls	r2, r5, #12
    517e:	0b12      	lsrs	r2, r2, #12
    5180:	1c21      	adds	r1, r4, #0
    5182:	4311      	orrs	r1, r2
    5184:	4aa0      	ldr	r2, [pc, #640]	; (5408 <_dtoa_r+0x370>)
    5186:	9716      	str	r7, [sp, #88]	; 0x58
    5188:	189e      	adds	r6, r3, r2
    518a:	e01b      	b.n	51c4 <_dtoa_r+0x12c>
    518c:	9b18      	ldr	r3, [sp, #96]	; 0x60
    518e:	9c19      	ldr	r4, [sp, #100]	; 0x64
    5190:	191d      	adds	r5, r3, r4
    5192:	4b9e      	ldr	r3, [pc, #632]	; (540c <_dtoa_r+0x374>)
    5194:	429d      	cmp	r5, r3
    5196:	db09      	blt.n	51ac <_dtoa_r+0x114>
    5198:	499d      	ldr	r1, [pc, #628]	; (5410 <_dtoa_r+0x378>)
    519a:	9a04      	ldr	r2, [sp, #16]
    519c:	4b9d      	ldr	r3, [pc, #628]	; (5414 <_dtoa_r+0x37c>)
    519e:	1868      	adds	r0, r5, r1
    51a0:	40c2      	lsrs	r2, r0
    51a2:	1b5b      	subs	r3, r3, r5
    51a4:	1c10      	adds	r0, r2, #0
    51a6:	409e      	lsls	r6, r3
    51a8:	4330      	orrs	r0, r6
    51aa:	e004      	b.n	51b6 <_dtoa_r+0x11e>
    51ac:	489a      	ldr	r0, [pc, #616]	; (5418 <_dtoa_r+0x380>)
    51ae:	9b04      	ldr	r3, [sp, #16]
    51b0:	1b40      	subs	r0, r0, r5
    51b2:	4083      	lsls	r3, r0
    51b4:	1c18      	adds	r0, r3, #0
    51b6:	f003 fef9 	bl	8fac <__aeabi_ui2d>
    51ba:	4c98      	ldr	r4, [pc, #608]	; (541c <_dtoa_r+0x384>)
    51bc:	1e6e      	subs	r6, r5, #1
    51be:	2501      	movs	r5, #1
    51c0:	1909      	adds	r1, r1, r4
    51c2:	9516      	str	r5, [sp, #88]	; 0x58
    51c4:	4a82      	ldr	r2, [pc, #520]	; (53d0 <_dtoa_r+0x338>)
    51c6:	4b83      	ldr	r3, [pc, #524]	; (53d4 <_dtoa_r+0x33c>)
    51c8:	f003 fb4a 	bl	8860 <__aeabi_dsub>
    51cc:	4a82      	ldr	r2, [pc, #520]	; (53d8 <_dtoa_r+0x340>)
    51ce:	4b83      	ldr	r3, [pc, #524]	; (53dc <_dtoa_r+0x344>)
    51d0:	f003 f8b6 	bl	8340 <__aeabi_dmul>
    51d4:	4a82      	ldr	r2, [pc, #520]	; (53e0 <_dtoa_r+0x348>)
    51d6:	4b83      	ldr	r3, [pc, #524]	; (53e4 <_dtoa_r+0x34c>)
    51d8:	f002 f926 	bl	7428 <__aeabi_dadd>
    51dc:	1c04      	adds	r4, r0, #0
    51de:	1c30      	adds	r0, r6, #0
    51e0:	1c0d      	adds	r5, r1, #0
    51e2:	f003 fea5 	bl	8f30 <__aeabi_i2d>
    51e6:	4a80      	ldr	r2, [pc, #512]	; (53e8 <_dtoa_r+0x350>)
    51e8:	4b80      	ldr	r3, [pc, #512]	; (53ec <_dtoa_r+0x354>)
    51ea:	f003 f8a9 	bl	8340 <__aeabi_dmul>
    51ee:	1c02      	adds	r2, r0, #0
    51f0:	1c0b      	adds	r3, r1, #0
    51f2:	1c20      	adds	r0, r4, #0
    51f4:	1c29      	adds	r1, r5, #0
    51f6:	f002 f917 	bl	7428 <__aeabi_dadd>
    51fa:	1c04      	adds	r4, r0, #0
    51fc:	1c0d      	adds	r5, r1, #0
    51fe:	f003 fe63 	bl	8ec8 <__aeabi_d2iz>
    5202:	4b72      	ldr	r3, [pc, #456]	; (53cc <_dtoa_r+0x334>)
    5204:	4a70      	ldr	r2, [pc, #448]	; (53c8 <_dtoa_r+0x330>)
    5206:	9006      	str	r0, [sp, #24]
    5208:	1c29      	adds	r1, r5, #0
    520a:	1c20      	adds	r0, r4, #0
    520c:	f002 f8a0 	bl	7350 <__aeabi_dcmplt>
    5210:	2800      	cmp	r0, #0
    5212:	d00d      	beq.n	5230 <_dtoa_r+0x198>
    5214:	9806      	ldr	r0, [sp, #24]
    5216:	f003 fe8b 	bl	8f30 <__aeabi_i2d>
    521a:	1c0b      	adds	r3, r1, #0
    521c:	1c02      	adds	r2, r0, #0
    521e:	1c29      	adds	r1, r5, #0
    5220:	1c20      	adds	r0, r4, #0
    5222:	f002 f88f 	bl	7344 <__aeabi_dcmpeq>
    5226:	9c06      	ldr	r4, [sp, #24]
    5228:	4243      	negs	r3, r0
    522a:	4143      	adcs	r3, r0
    522c:	1ae4      	subs	r4, r4, r3
    522e:	9406      	str	r4, [sp, #24]
    5230:	9c06      	ldr	r4, [sp, #24]
    5232:	2501      	movs	r5, #1
    5234:	9513      	str	r5, [sp, #76]	; 0x4c
    5236:	2c16      	cmp	r4, #22
    5238:	d810      	bhi.n	525c <_dtoa_r+0x1c4>
    523a:	4a79      	ldr	r2, [pc, #484]	; (5420 <_dtoa_r+0x388>)
    523c:	00e3      	lsls	r3, r4, #3
    523e:	18d3      	adds	r3, r2, r3
    5240:	6818      	ldr	r0, [r3, #0]
    5242:	6859      	ldr	r1, [r3, #4]
    5244:	9a04      	ldr	r2, [sp, #16]
    5246:	9b05      	ldr	r3, [sp, #20]
    5248:	f002 f896 	bl	7378 <__aeabi_dcmpgt>
    524c:	2800      	cmp	r0, #0
    524e:	d004      	beq.n	525a <_dtoa_r+0x1c2>
    5250:	3c01      	subs	r4, #1
    5252:	2500      	movs	r5, #0
    5254:	9406      	str	r4, [sp, #24]
    5256:	9513      	str	r5, [sp, #76]	; 0x4c
    5258:	e000      	b.n	525c <_dtoa_r+0x1c4>
    525a:	9013      	str	r0, [sp, #76]	; 0x4c
    525c:	9818      	ldr	r0, [sp, #96]	; 0x60
    525e:	2400      	movs	r4, #0
    5260:	1b86      	subs	r6, r0, r6
    5262:	1c35      	adds	r5, r6, #0
    5264:	9402      	str	r4, [sp, #8]
    5266:	3d01      	subs	r5, #1
    5268:	9509      	str	r5, [sp, #36]	; 0x24
    526a:	d504      	bpl.n	5276 <_dtoa_r+0x1de>
    526c:	9c09      	ldr	r4, [sp, #36]	; 0x24
    526e:	2500      	movs	r5, #0
    5270:	4264      	negs	r4, r4
    5272:	9402      	str	r4, [sp, #8]
    5274:	9509      	str	r5, [sp, #36]	; 0x24
    5276:	9c06      	ldr	r4, [sp, #24]
    5278:	2c00      	cmp	r4, #0
    527a:	db06      	blt.n	528a <_dtoa_r+0x1f2>
    527c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    527e:	9412      	str	r4, [sp, #72]	; 0x48
    5280:	192d      	adds	r5, r5, r4
    5282:	2400      	movs	r4, #0
    5284:	9509      	str	r5, [sp, #36]	; 0x24
    5286:	940d      	str	r4, [sp, #52]	; 0x34
    5288:	e007      	b.n	529a <_dtoa_r+0x202>
    528a:	9c06      	ldr	r4, [sp, #24]
    528c:	9d02      	ldr	r5, [sp, #8]
    528e:	1b2d      	subs	r5, r5, r4
    5290:	9502      	str	r5, [sp, #8]
    5292:	4265      	negs	r5, r4
    5294:	2400      	movs	r4, #0
    5296:	950d      	str	r5, [sp, #52]	; 0x34
    5298:	9412      	str	r4, [sp, #72]	; 0x48
    529a:	9d20      	ldr	r5, [sp, #128]	; 0x80
    529c:	2401      	movs	r4, #1
    529e:	2d09      	cmp	r5, #9
    52a0:	d824      	bhi.n	52ec <_dtoa_r+0x254>
    52a2:	2d05      	cmp	r5, #5
    52a4:	dd02      	ble.n	52ac <_dtoa_r+0x214>
    52a6:	3d04      	subs	r5, #4
    52a8:	9520      	str	r5, [sp, #128]	; 0x80
    52aa:	2400      	movs	r4, #0
    52ac:	9820      	ldr	r0, [sp, #128]	; 0x80
    52ae:	3802      	subs	r0, #2
    52b0:	2803      	cmp	r0, #3
    52b2:	d823      	bhi.n	52fc <_dtoa_r+0x264>
    52b4:	f001 ff7c 	bl	71b0 <__gnu_thumb1_case_uqi>
    52b8:	04020e06 	.word	0x04020e06
    52bc:	2501      	movs	r5, #1
    52be:	e002      	b.n	52c6 <_dtoa_r+0x22e>
    52c0:	2501      	movs	r5, #1
    52c2:	e008      	b.n	52d6 <_dtoa_r+0x23e>
    52c4:	2500      	movs	r5, #0
    52c6:	9510      	str	r5, [sp, #64]	; 0x40
    52c8:	9d21      	ldr	r5, [sp, #132]	; 0x84
    52ca:	2d00      	cmp	r5, #0
    52cc:	dd1f      	ble.n	530e <_dtoa_r+0x276>
    52ce:	950c      	str	r5, [sp, #48]	; 0x30
    52d0:	9508      	str	r5, [sp, #32]
    52d2:	e009      	b.n	52e8 <_dtoa_r+0x250>
    52d4:	2500      	movs	r5, #0
    52d6:	9510      	str	r5, [sp, #64]	; 0x40
    52d8:	9806      	ldr	r0, [sp, #24]
    52da:	9d21      	ldr	r5, [sp, #132]	; 0x84
    52dc:	182d      	adds	r5, r5, r0
    52de:	950c      	str	r5, [sp, #48]	; 0x30
    52e0:	3501      	adds	r5, #1
    52e2:	9508      	str	r5, [sp, #32]
    52e4:	2d00      	cmp	r5, #0
    52e6:	dd18      	ble.n	531a <_dtoa_r+0x282>
    52e8:	1c2b      	adds	r3, r5, #0
    52ea:	e017      	b.n	531c <_dtoa_r+0x284>
    52ec:	4263      	negs	r3, r4
    52ee:	2500      	movs	r5, #0
    52f0:	930c      	str	r3, [sp, #48]	; 0x30
    52f2:	9308      	str	r3, [sp, #32]
    52f4:	9520      	str	r5, [sp, #128]	; 0x80
    52f6:	9410      	str	r4, [sp, #64]	; 0x40
    52f8:	2312      	movs	r3, #18
    52fa:	e006      	b.n	530a <_dtoa_r+0x272>
    52fc:	2501      	movs	r5, #1
    52fe:	426b      	negs	r3, r5
    5300:	9510      	str	r5, [sp, #64]	; 0x40
    5302:	930c      	str	r3, [sp, #48]	; 0x30
    5304:	9308      	str	r3, [sp, #32]
    5306:	2500      	movs	r5, #0
    5308:	2312      	movs	r3, #18
    530a:	9521      	str	r5, [sp, #132]	; 0x84
    530c:	e006      	b.n	531c <_dtoa_r+0x284>
    530e:	2501      	movs	r5, #1
    5310:	950c      	str	r5, [sp, #48]	; 0x30
    5312:	9508      	str	r5, [sp, #32]
    5314:	1c2b      	adds	r3, r5, #0
    5316:	9521      	str	r5, [sp, #132]	; 0x84
    5318:	e000      	b.n	531c <_dtoa_r+0x284>
    531a:	2301      	movs	r3, #1
    531c:	9807      	ldr	r0, [sp, #28]
    531e:	2200      	movs	r2, #0
    5320:	6a45      	ldr	r5, [r0, #36]	; 0x24
    5322:	606a      	str	r2, [r5, #4]
    5324:	2204      	movs	r2, #4
    5326:	1c10      	adds	r0, r2, #0
    5328:	3014      	adds	r0, #20
    532a:	6869      	ldr	r1, [r5, #4]
    532c:	4298      	cmp	r0, r3
    532e:	d803      	bhi.n	5338 <_dtoa_r+0x2a0>
    5330:	3101      	adds	r1, #1
    5332:	6069      	str	r1, [r5, #4]
    5334:	0052      	lsls	r2, r2, #1
    5336:	e7f6      	b.n	5326 <_dtoa_r+0x28e>
    5338:	9807      	ldr	r0, [sp, #28]
    533a:	f001 f980 	bl	663e <_Balloc>
    533e:	6028      	str	r0, [r5, #0]
    5340:	9d07      	ldr	r5, [sp, #28]
    5342:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    5344:	9d08      	ldr	r5, [sp, #32]
    5346:	681b      	ldr	r3, [r3, #0]
    5348:	930b      	str	r3, [sp, #44]	; 0x2c
    534a:	2d0e      	cmp	r5, #14
    534c:	d900      	bls.n	5350 <_dtoa_r+0x2b8>
    534e:	e187      	b.n	5660 <_dtoa_r+0x5c8>
    5350:	2c00      	cmp	r4, #0
    5352:	d100      	bne.n	5356 <_dtoa_r+0x2be>
    5354:	e184      	b.n	5660 <_dtoa_r+0x5c8>
    5356:	9c04      	ldr	r4, [sp, #16]
    5358:	9d05      	ldr	r5, [sp, #20]
    535a:	9414      	str	r4, [sp, #80]	; 0x50
    535c:	9515      	str	r5, [sp, #84]	; 0x54
    535e:	9d06      	ldr	r5, [sp, #24]
    5360:	2d00      	cmp	r5, #0
    5362:	dd61      	ble.n	5428 <_dtoa_r+0x390>
    5364:	1c2a      	adds	r2, r5, #0
    5366:	230f      	movs	r3, #15
    5368:	401a      	ands	r2, r3
    536a:	492d      	ldr	r1, [pc, #180]	; (5420 <_dtoa_r+0x388>)
    536c:	00d2      	lsls	r2, r2, #3
    536e:	188a      	adds	r2, r1, r2
    5370:	6814      	ldr	r4, [r2, #0]
    5372:	6855      	ldr	r5, [r2, #4]
    5374:	940e      	str	r4, [sp, #56]	; 0x38
    5376:	950f      	str	r5, [sp, #60]	; 0x3c
    5378:	9d06      	ldr	r5, [sp, #24]
    537a:	4c2a      	ldr	r4, [pc, #168]	; (5424 <_dtoa_r+0x38c>)
    537c:	112f      	asrs	r7, r5, #4
    537e:	2502      	movs	r5, #2
    5380:	06f8      	lsls	r0, r7, #27
    5382:	d517      	bpl.n	53b4 <_dtoa_r+0x31c>
    5384:	401f      	ands	r7, r3
    5386:	9814      	ldr	r0, [sp, #80]	; 0x50
    5388:	9915      	ldr	r1, [sp, #84]	; 0x54
    538a:	6a22      	ldr	r2, [r4, #32]
    538c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    538e:	f002 fb6d 	bl	7a6c <__aeabi_ddiv>
    5392:	2503      	movs	r5, #3
    5394:	9004      	str	r0, [sp, #16]
    5396:	9105      	str	r1, [sp, #20]
    5398:	e00c      	b.n	53b4 <_dtoa_r+0x31c>
    539a:	07f9      	lsls	r1, r7, #31
    539c:	d508      	bpl.n	53b0 <_dtoa_r+0x318>
    539e:	980e      	ldr	r0, [sp, #56]	; 0x38
    53a0:	990f      	ldr	r1, [sp, #60]	; 0x3c
    53a2:	6822      	ldr	r2, [r4, #0]
    53a4:	6863      	ldr	r3, [r4, #4]
    53a6:	f002 ffcb 	bl	8340 <__aeabi_dmul>
    53aa:	900e      	str	r0, [sp, #56]	; 0x38
    53ac:	910f      	str	r1, [sp, #60]	; 0x3c
    53ae:	3501      	adds	r5, #1
    53b0:	107f      	asrs	r7, r7, #1
    53b2:	3408      	adds	r4, #8
    53b4:	2f00      	cmp	r7, #0
    53b6:	d1f0      	bne.n	539a <_dtoa_r+0x302>
    53b8:	9804      	ldr	r0, [sp, #16]
    53ba:	9905      	ldr	r1, [sp, #20]
    53bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    53be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    53c0:	f002 fb54 	bl	7a6c <__aeabi_ddiv>
    53c4:	e04e      	b.n	5464 <_dtoa_r+0x3cc>
    53c6:	46c0      	nop			; (mov r8, r8)
	...
    53d4:	3ff80000 	.word	0x3ff80000
    53d8:	636f4361 	.word	0x636f4361
    53dc:	3fd287a7 	.word	0x3fd287a7
    53e0:	8b60c8b3 	.word	0x8b60c8b3
    53e4:	3fc68a28 	.word	0x3fc68a28
    53e8:	509f79fb 	.word	0x509f79fb
    53ec:	3fd34413 	.word	0x3fd34413
    53f0:	7ff00000 	.word	0x7ff00000
    53f4:	0000270f 	.word	0x0000270f
    53f8:	0000ad6f 	.word	0x0000ad6f
    53fc:	0000ad66 	.word	0x0000ad66
    5400:	0000ac42 	.word	0x0000ac42
    5404:	3ff00000 	.word	0x3ff00000
    5408:	fffffc01 	.word	0xfffffc01
    540c:	fffffbef 	.word	0xfffffbef
    5410:	00000412 	.word	0x00000412
    5414:	fffffc0e 	.word	0xfffffc0e
    5418:	fffffbee 	.word	0xfffffbee
    541c:	fe100000 	.word	0xfe100000
    5420:	0000ade0 	.word	0x0000ade0
    5424:	0000aea8 	.word	0x0000aea8
    5428:	9c06      	ldr	r4, [sp, #24]
    542a:	2502      	movs	r5, #2
    542c:	4267      	negs	r7, r4
    542e:	2f00      	cmp	r7, #0
    5430:	d01a      	beq.n	5468 <_dtoa_r+0x3d0>
    5432:	230f      	movs	r3, #15
    5434:	403b      	ands	r3, r7
    5436:	4acc      	ldr	r2, [pc, #816]	; (5768 <_dtoa_r+0x6d0>)
    5438:	00db      	lsls	r3, r3, #3
    543a:	18d3      	adds	r3, r2, r3
    543c:	9814      	ldr	r0, [sp, #80]	; 0x50
    543e:	9915      	ldr	r1, [sp, #84]	; 0x54
    5440:	681a      	ldr	r2, [r3, #0]
    5442:	685b      	ldr	r3, [r3, #4]
    5444:	f002 ff7c 	bl	8340 <__aeabi_dmul>
    5448:	4ec8      	ldr	r6, [pc, #800]	; (576c <_dtoa_r+0x6d4>)
    544a:	113f      	asrs	r7, r7, #4
    544c:	2f00      	cmp	r7, #0
    544e:	d009      	beq.n	5464 <_dtoa_r+0x3cc>
    5450:	07fa      	lsls	r2, r7, #31
    5452:	d504      	bpl.n	545e <_dtoa_r+0x3c6>
    5454:	6832      	ldr	r2, [r6, #0]
    5456:	6873      	ldr	r3, [r6, #4]
    5458:	3501      	adds	r5, #1
    545a:	f002 ff71 	bl	8340 <__aeabi_dmul>
    545e:	107f      	asrs	r7, r7, #1
    5460:	3608      	adds	r6, #8
    5462:	e7f3      	b.n	544c <_dtoa_r+0x3b4>
    5464:	9004      	str	r0, [sp, #16]
    5466:	9105      	str	r1, [sp, #20]
    5468:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    546a:	2c00      	cmp	r4, #0
    546c:	d01e      	beq.n	54ac <_dtoa_r+0x414>
    546e:	9e04      	ldr	r6, [sp, #16]
    5470:	9f05      	ldr	r7, [sp, #20]
    5472:	4bb4      	ldr	r3, [pc, #720]	; (5744 <_dtoa_r+0x6ac>)
    5474:	4ab2      	ldr	r2, [pc, #712]	; (5740 <_dtoa_r+0x6a8>)
    5476:	1c30      	adds	r0, r6, #0
    5478:	1c39      	adds	r1, r7, #0
    547a:	f001 ff69 	bl	7350 <__aeabi_dcmplt>
    547e:	2800      	cmp	r0, #0
    5480:	d014      	beq.n	54ac <_dtoa_r+0x414>
    5482:	9c08      	ldr	r4, [sp, #32]
    5484:	2c00      	cmp	r4, #0
    5486:	d011      	beq.n	54ac <_dtoa_r+0x414>
    5488:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    548a:	2c00      	cmp	r4, #0
    548c:	dc00      	bgt.n	5490 <_dtoa_r+0x3f8>
    548e:	e0e3      	b.n	5658 <_dtoa_r+0x5c0>
    5490:	9c06      	ldr	r4, [sp, #24]
    5492:	1c30      	adds	r0, r6, #0
    5494:	3c01      	subs	r4, #1
    5496:	1c39      	adds	r1, r7, #0
    5498:	4aab      	ldr	r2, [pc, #684]	; (5748 <_dtoa_r+0x6b0>)
    549a:	4bac      	ldr	r3, [pc, #688]	; (574c <_dtoa_r+0x6b4>)
    549c:	9411      	str	r4, [sp, #68]	; 0x44
    549e:	f002 ff4f 	bl	8340 <__aeabi_dmul>
    54a2:	3501      	adds	r5, #1
    54a4:	9004      	str	r0, [sp, #16]
    54a6:	9105      	str	r1, [sp, #20]
    54a8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    54aa:	e002      	b.n	54b2 <_dtoa_r+0x41a>
    54ac:	9c06      	ldr	r4, [sp, #24]
    54ae:	9411      	str	r4, [sp, #68]	; 0x44
    54b0:	9c08      	ldr	r4, [sp, #32]
    54b2:	1c28      	adds	r0, r5, #0
    54b4:	9e04      	ldr	r6, [sp, #16]
    54b6:	9f05      	ldr	r7, [sp, #20]
    54b8:	940e      	str	r4, [sp, #56]	; 0x38
    54ba:	f003 fd39 	bl	8f30 <__aeabi_i2d>
    54be:	1c32      	adds	r2, r6, #0
    54c0:	1c3b      	adds	r3, r7, #0
    54c2:	f002 ff3d 	bl	8340 <__aeabi_dmul>
    54c6:	4aa2      	ldr	r2, [pc, #648]	; (5750 <_dtoa_r+0x6b8>)
    54c8:	4ba2      	ldr	r3, [pc, #648]	; (5754 <_dtoa_r+0x6bc>)
    54ca:	f001 ffad 	bl	7428 <__aeabi_dadd>
    54ce:	1c04      	adds	r4, r0, #0
    54d0:	48a7      	ldr	r0, [pc, #668]	; (5770 <_dtoa_r+0x6d8>)
    54d2:	1808      	adds	r0, r1, r0
    54d4:	990e      	ldr	r1, [sp, #56]	; 0x38
    54d6:	9004      	str	r0, [sp, #16]
    54d8:	1c05      	adds	r5, r0, #0
    54da:	2900      	cmp	r1, #0
    54dc:	d11b      	bne.n	5516 <_dtoa_r+0x47e>
    54de:	4a9e      	ldr	r2, [pc, #632]	; (5758 <_dtoa_r+0x6c0>)
    54e0:	4b9e      	ldr	r3, [pc, #632]	; (575c <_dtoa_r+0x6c4>)
    54e2:	1c30      	adds	r0, r6, #0
    54e4:	1c39      	adds	r1, r7, #0
    54e6:	f003 f9bb 	bl	8860 <__aeabi_dsub>
    54ea:	1c22      	adds	r2, r4, #0
    54ec:	9b04      	ldr	r3, [sp, #16]
    54ee:	1c06      	adds	r6, r0, #0
    54f0:	1c0f      	adds	r7, r1, #0
    54f2:	f001 ff41 	bl	7378 <__aeabi_dcmpgt>
    54f6:	2800      	cmp	r0, #0
    54f8:	d000      	beq.n	54fc <_dtoa_r+0x464>
    54fa:	e25c      	b.n	59b6 <_dtoa_r+0x91e>
    54fc:	1c22      	adds	r2, r4, #0
    54fe:	2580      	movs	r5, #128	; 0x80
    5500:	9c04      	ldr	r4, [sp, #16]
    5502:	062d      	lsls	r5, r5, #24
    5504:	1c30      	adds	r0, r6, #0
    5506:	1c39      	adds	r1, r7, #0
    5508:	1963      	adds	r3, r4, r5
    550a:	f001 ff21 	bl	7350 <__aeabi_dcmplt>
    550e:	2800      	cmp	r0, #0
    5510:	d000      	beq.n	5514 <_dtoa_r+0x47c>
    5512:	e247      	b.n	59a4 <_dtoa_r+0x90c>
    5514:	e0a0      	b.n	5658 <_dtoa_r+0x5c0>
    5516:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5518:	4b93      	ldr	r3, [pc, #588]	; (5768 <_dtoa_r+0x6d0>)
    551a:	3a01      	subs	r2, #1
    551c:	9810      	ldr	r0, [sp, #64]	; 0x40
    551e:	00d2      	lsls	r2, r2, #3
    5520:	189b      	adds	r3, r3, r2
    5522:	2800      	cmp	r0, #0
    5524:	d049      	beq.n	55ba <_dtoa_r+0x522>
    5526:	681a      	ldr	r2, [r3, #0]
    5528:	685b      	ldr	r3, [r3, #4]
    552a:	488d      	ldr	r0, [pc, #564]	; (5760 <_dtoa_r+0x6c8>)
    552c:	498d      	ldr	r1, [pc, #564]	; (5764 <_dtoa_r+0x6cc>)
    552e:	f002 fa9d 	bl	7a6c <__aeabi_ddiv>
    5532:	1c2b      	adds	r3, r5, #0
    5534:	1c22      	adds	r2, r4, #0
    5536:	f003 f993 	bl	8860 <__aeabi_dsub>
    553a:	9004      	str	r0, [sp, #16]
    553c:	9105      	str	r1, [sp, #20]
    553e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5540:	1c39      	adds	r1, r7, #0
    5542:	1c30      	adds	r0, r6, #0
    5544:	f003 fcc0 	bl	8ec8 <__aeabi_d2iz>
    5548:	1c04      	adds	r4, r0, #0
    554a:	f003 fcf1 	bl	8f30 <__aeabi_i2d>
    554e:	1c02      	adds	r2, r0, #0
    5550:	1c0b      	adds	r3, r1, #0
    5552:	1c30      	adds	r0, r6, #0
    5554:	1c39      	adds	r1, r7, #0
    5556:	f003 f983 	bl	8860 <__aeabi_dsub>
    555a:	3501      	adds	r5, #1
    555c:	1e6b      	subs	r3, r5, #1
    555e:	3430      	adds	r4, #48	; 0x30
    5560:	701c      	strb	r4, [r3, #0]
    5562:	9a04      	ldr	r2, [sp, #16]
    5564:	9b05      	ldr	r3, [sp, #20]
    5566:	1c06      	adds	r6, r0, #0
    5568:	1c0f      	adds	r7, r1, #0
    556a:	f001 fef1 	bl	7350 <__aeabi_dcmplt>
    556e:	2800      	cmp	r0, #0
    5570:	d000      	beq.n	5574 <_dtoa_r+0x4dc>
    5572:	e353      	b.n	5c1c <_dtoa_r+0xb84>
    5574:	1c32      	adds	r2, r6, #0
    5576:	1c3b      	adds	r3, r7, #0
    5578:	4972      	ldr	r1, [pc, #456]	; (5744 <_dtoa_r+0x6ac>)
    557a:	4871      	ldr	r0, [pc, #452]	; (5740 <_dtoa_r+0x6a8>)
    557c:	f003 f970 	bl	8860 <__aeabi_dsub>
    5580:	9a04      	ldr	r2, [sp, #16]
    5582:	9b05      	ldr	r3, [sp, #20]
    5584:	f001 fee4 	bl	7350 <__aeabi_dcmplt>
    5588:	2800      	cmp	r0, #0
    558a:	d000      	beq.n	558e <_dtoa_r+0x4f6>
    558c:	e0cb      	b.n	5726 <_dtoa_r+0x68e>
    558e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5590:	1b2b      	subs	r3, r5, r4
    5592:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    5594:	42a3      	cmp	r3, r4
    5596:	da5f      	bge.n	5658 <_dtoa_r+0x5c0>
    5598:	9804      	ldr	r0, [sp, #16]
    559a:	9905      	ldr	r1, [sp, #20]
    559c:	4a6a      	ldr	r2, [pc, #424]	; (5748 <_dtoa_r+0x6b0>)
    559e:	4b6b      	ldr	r3, [pc, #428]	; (574c <_dtoa_r+0x6b4>)
    55a0:	f002 fece 	bl	8340 <__aeabi_dmul>
    55a4:	4a68      	ldr	r2, [pc, #416]	; (5748 <_dtoa_r+0x6b0>)
    55a6:	4b69      	ldr	r3, [pc, #420]	; (574c <_dtoa_r+0x6b4>)
    55a8:	9004      	str	r0, [sp, #16]
    55aa:	9105      	str	r1, [sp, #20]
    55ac:	1c30      	adds	r0, r6, #0
    55ae:	1c39      	adds	r1, r7, #0
    55b0:	f002 fec6 	bl	8340 <__aeabi_dmul>
    55b4:	1c06      	adds	r6, r0, #0
    55b6:	1c0f      	adds	r7, r1, #0
    55b8:	e7c2      	b.n	5540 <_dtoa_r+0x4a8>
    55ba:	6818      	ldr	r0, [r3, #0]
    55bc:	6859      	ldr	r1, [r3, #4]
    55be:	1c22      	adds	r2, r4, #0
    55c0:	1c2b      	adds	r3, r5, #0
    55c2:	f002 febd 	bl	8340 <__aeabi_dmul>
    55c6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    55c8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    55ca:	9004      	str	r0, [sp, #16]
    55cc:	9105      	str	r1, [sp, #20]
    55ce:	1965      	adds	r5, r4, r5
    55d0:	9517      	str	r5, [sp, #92]	; 0x5c
    55d2:	1c39      	adds	r1, r7, #0
    55d4:	1c30      	adds	r0, r6, #0
    55d6:	f003 fc77 	bl	8ec8 <__aeabi_d2iz>
    55da:	1c05      	adds	r5, r0, #0
    55dc:	f003 fca8 	bl	8f30 <__aeabi_i2d>
    55e0:	1c02      	adds	r2, r0, #0
    55e2:	1c0b      	adds	r3, r1, #0
    55e4:	1c30      	adds	r0, r6, #0
    55e6:	1c39      	adds	r1, r7, #0
    55e8:	f003 f93a 	bl	8860 <__aeabi_dsub>
    55ec:	3530      	adds	r5, #48	; 0x30
    55ee:	7025      	strb	r5, [r4, #0]
    55f0:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    55f2:	3401      	adds	r4, #1
    55f4:	1c06      	adds	r6, r0, #0
    55f6:	1c0f      	adds	r7, r1, #0
    55f8:	42ac      	cmp	r4, r5
    55fa:	d126      	bne.n	564a <_dtoa_r+0x5b2>
    55fc:	980e      	ldr	r0, [sp, #56]	; 0x38
    55fe:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5600:	4a57      	ldr	r2, [pc, #348]	; (5760 <_dtoa_r+0x6c8>)
    5602:	4b58      	ldr	r3, [pc, #352]	; (5764 <_dtoa_r+0x6cc>)
    5604:	1825      	adds	r5, r4, r0
    5606:	9804      	ldr	r0, [sp, #16]
    5608:	9905      	ldr	r1, [sp, #20]
    560a:	f001 ff0d 	bl	7428 <__aeabi_dadd>
    560e:	1c02      	adds	r2, r0, #0
    5610:	1c0b      	adds	r3, r1, #0
    5612:	1c30      	adds	r0, r6, #0
    5614:	1c39      	adds	r1, r7, #0
    5616:	f001 feaf 	bl	7378 <__aeabi_dcmpgt>
    561a:	2800      	cmp	r0, #0
    561c:	d000      	beq.n	5620 <_dtoa_r+0x588>
    561e:	e082      	b.n	5726 <_dtoa_r+0x68e>
    5620:	9a04      	ldr	r2, [sp, #16]
    5622:	9b05      	ldr	r3, [sp, #20]
    5624:	484e      	ldr	r0, [pc, #312]	; (5760 <_dtoa_r+0x6c8>)
    5626:	494f      	ldr	r1, [pc, #316]	; (5764 <_dtoa_r+0x6cc>)
    5628:	f003 f91a 	bl	8860 <__aeabi_dsub>
    562c:	1c02      	adds	r2, r0, #0
    562e:	1c0b      	adds	r3, r1, #0
    5630:	1c30      	adds	r0, r6, #0
    5632:	1c39      	adds	r1, r7, #0
    5634:	f001 fe8c 	bl	7350 <__aeabi_dcmplt>
    5638:	2800      	cmp	r0, #0
    563a:	d00d      	beq.n	5658 <_dtoa_r+0x5c0>
    563c:	1e6b      	subs	r3, r5, #1
    563e:	781a      	ldrb	r2, [r3, #0]
    5640:	2a30      	cmp	r2, #48	; 0x30
    5642:	d000      	beq.n	5646 <_dtoa_r+0x5ae>
    5644:	e2ea      	b.n	5c1c <_dtoa_r+0xb84>
    5646:	1c1d      	adds	r5, r3, #0
    5648:	e7f8      	b.n	563c <_dtoa_r+0x5a4>
    564a:	4a3f      	ldr	r2, [pc, #252]	; (5748 <_dtoa_r+0x6b0>)
    564c:	4b3f      	ldr	r3, [pc, #252]	; (574c <_dtoa_r+0x6b4>)
    564e:	f002 fe77 	bl	8340 <__aeabi_dmul>
    5652:	1c06      	adds	r6, r0, #0
    5654:	1c0f      	adds	r7, r1, #0
    5656:	e7bc      	b.n	55d2 <_dtoa_r+0x53a>
    5658:	9c14      	ldr	r4, [sp, #80]	; 0x50
    565a:	9d15      	ldr	r5, [sp, #84]	; 0x54
    565c:	9404      	str	r4, [sp, #16]
    565e:	9505      	str	r5, [sp, #20]
    5660:	9b19      	ldr	r3, [sp, #100]	; 0x64
    5662:	2b00      	cmp	r3, #0
    5664:	da00      	bge.n	5668 <_dtoa_r+0x5d0>
    5666:	e09f      	b.n	57a8 <_dtoa_r+0x710>
    5668:	9d06      	ldr	r5, [sp, #24]
    566a:	2d0e      	cmp	r5, #14
    566c:	dd00      	ble.n	5670 <_dtoa_r+0x5d8>
    566e:	e09b      	b.n	57a8 <_dtoa_r+0x710>
    5670:	4a3d      	ldr	r2, [pc, #244]	; (5768 <_dtoa_r+0x6d0>)
    5672:	00eb      	lsls	r3, r5, #3
    5674:	18d3      	adds	r3, r2, r3
    5676:	681c      	ldr	r4, [r3, #0]
    5678:	685d      	ldr	r5, [r3, #4]
    567a:	9402      	str	r4, [sp, #8]
    567c:	9503      	str	r5, [sp, #12]
    567e:	9d21      	ldr	r5, [sp, #132]	; 0x84
    5680:	2d00      	cmp	r5, #0
    5682:	da14      	bge.n	56ae <_dtoa_r+0x616>
    5684:	9c08      	ldr	r4, [sp, #32]
    5686:	2c00      	cmp	r4, #0
    5688:	dc11      	bgt.n	56ae <_dtoa_r+0x616>
    568a:	d000      	beq.n	568e <_dtoa_r+0x5f6>
    568c:	e18c      	b.n	59a8 <_dtoa_r+0x910>
    568e:	4a32      	ldr	r2, [pc, #200]	; (5758 <_dtoa_r+0x6c0>)
    5690:	4b32      	ldr	r3, [pc, #200]	; (575c <_dtoa_r+0x6c4>)
    5692:	9802      	ldr	r0, [sp, #8]
    5694:	9903      	ldr	r1, [sp, #12]
    5696:	f002 fe53 	bl	8340 <__aeabi_dmul>
    569a:	9a04      	ldr	r2, [sp, #16]
    569c:	9b05      	ldr	r3, [sp, #20]
    569e:	f001 fe75 	bl	738c <__aeabi_dcmpge>
    56a2:	9f08      	ldr	r7, [sp, #32]
    56a4:	1c3e      	adds	r6, r7, #0
    56a6:	2800      	cmp	r0, #0
    56a8:	d000      	beq.n	56ac <_dtoa_r+0x614>
    56aa:	e17f      	b.n	59ac <_dtoa_r+0x914>
    56ac:	e187      	b.n	59be <_dtoa_r+0x926>
    56ae:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    56b0:	9e04      	ldr	r6, [sp, #16]
    56b2:	9f05      	ldr	r7, [sp, #20]
    56b4:	9a02      	ldr	r2, [sp, #8]
    56b6:	9b03      	ldr	r3, [sp, #12]
    56b8:	1c30      	adds	r0, r6, #0
    56ba:	1c39      	adds	r1, r7, #0
    56bc:	f002 f9d6 	bl	7a6c <__aeabi_ddiv>
    56c0:	f003 fc02 	bl	8ec8 <__aeabi_d2iz>
    56c4:	1c04      	adds	r4, r0, #0
    56c6:	f003 fc33 	bl	8f30 <__aeabi_i2d>
    56ca:	9a02      	ldr	r2, [sp, #8]
    56cc:	9b03      	ldr	r3, [sp, #12]
    56ce:	f002 fe37 	bl	8340 <__aeabi_dmul>
    56d2:	1c02      	adds	r2, r0, #0
    56d4:	1c0b      	adds	r3, r1, #0
    56d6:	1c30      	adds	r0, r6, #0
    56d8:	1c39      	adds	r1, r7, #0
    56da:	f003 f8c1 	bl	8860 <__aeabi_dsub>
    56de:	3501      	adds	r5, #1
    56e0:	1c02      	adds	r2, r0, #0
    56e2:	1c20      	adds	r0, r4, #0
    56e4:	3030      	adds	r0, #48	; 0x30
    56e6:	1c0b      	adds	r3, r1, #0
    56e8:	1e69      	subs	r1, r5, #1
    56ea:	7008      	strb	r0, [r1, #0]
    56ec:	980b      	ldr	r0, [sp, #44]	; 0x2c
    56ee:	1a29      	subs	r1, r5, r0
    56f0:	9808      	ldr	r0, [sp, #32]
    56f2:	4281      	cmp	r1, r0
    56f4:	d148      	bne.n	5788 <_dtoa_r+0x6f0>
    56f6:	1c10      	adds	r0, r2, #0
    56f8:	1c19      	adds	r1, r3, #0
    56fa:	f001 fe95 	bl	7428 <__aeabi_dadd>
    56fe:	9a02      	ldr	r2, [sp, #8]
    5700:	9b03      	ldr	r3, [sp, #12]
    5702:	1c06      	adds	r6, r0, #0
    5704:	1c0f      	adds	r7, r1, #0
    5706:	f001 fe37 	bl	7378 <__aeabi_dcmpgt>
    570a:	2800      	cmp	r0, #0
    570c:	d10d      	bne.n	572a <_dtoa_r+0x692>
    570e:	1c30      	adds	r0, r6, #0
    5710:	1c39      	adds	r1, r7, #0
    5712:	9a02      	ldr	r2, [sp, #8]
    5714:	9b03      	ldr	r3, [sp, #12]
    5716:	f001 fe15 	bl	7344 <__aeabi_dcmpeq>
    571a:	2800      	cmp	r0, #0
    571c:	d100      	bne.n	5720 <_dtoa_r+0x688>
    571e:	e27f      	b.n	5c20 <_dtoa_r+0xb88>
    5720:	07e1      	lsls	r1, r4, #31
    5722:	d402      	bmi.n	572a <_dtoa_r+0x692>
    5724:	e27c      	b.n	5c20 <_dtoa_r+0xb88>
    5726:	9c11      	ldr	r4, [sp, #68]	; 0x44
    5728:	9406      	str	r4, [sp, #24]
    572a:	1e6b      	subs	r3, r5, #1
    572c:	781a      	ldrb	r2, [r3, #0]
    572e:	2a39      	cmp	r2, #57	; 0x39
    5730:	d126      	bne.n	5780 <_dtoa_r+0x6e8>
    5732:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5734:	42a3      	cmp	r3, r4
    5736:	d01d      	beq.n	5774 <_dtoa_r+0x6dc>
    5738:	1c1d      	adds	r5, r3, #0
    573a:	e7f6      	b.n	572a <_dtoa_r+0x692>
    573c:	46c0      	nop			; (mov r8, r8)
    573e:	46c0      	nop			; (mov r8, r8)
    5740:	00000000 	.word	0x00000000
    5744:	3ff00000 	.word	0x3ff00000
    5748:	00000000 	.word	0x00000000
    574c:	40240000 	.word	0x40240000
    5750:	00000000 	.word	0x00000000
    5754:	401c0000 	.word	0x401c0000
    5758:	00000000 	.word	0x00000000
    575c:	40140000 	.word	0x40140000
    5760:	00000000 	.word	0x00000000
    5764:	3fe00000 	.word	0x3fe00000
    5768:	0000ade0 	.word	0x0000ade0
    576c:	0000aea8 	.word	0x0000aea8
    5770:	fcc00000 	.word	0xfcc00000
    5774:	9c06      	ldr	r4, [sp, #24]
    5776:	2230      	movs	r2, #48	; 0x30
    5778:	3401      	adds	r4, #1
    577a:	9406      	str	r4, [sp, #24]
    577c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    577e:	7022      	strb	r2, [r4, #0]
    5780:	781a      	ldrb	r2, [r3, #0]
    5782:	3201      	adds	r2, #1
    5784:	701a      	strb	r2, [r3, #0]
    5786:	e24b      	b.n	5c20 <_dtoa_r+0xb88>
    5788:	1c10      	adds	r0, r2, #0
    578a:	1c19      	adds	r1, r3, #0
    578c:	4bc9      	ldr	r3, [pc, #804]	; (5ab4 <_dtoa_r+0xa1c>)
    578e:	4ac8      	ldr	r2, [pc, #800]	; (5ab0 <_dtoa_r+0xa18>)
    5790:	f002 fdd6 	bl	8340 <__aeabi_dmul>
    5794:	4ac8      	ldr	r2, [pc, #800]	; (5ab8 <_dtoa_r+0xa20>)
    5796:	4bc9      	ldr	r3, [pc, #804]	; (5abc <_dtoa_r+0xa24>)
    5798:	1c06      	adds	r6, r0, #0
    579a:	1c0f      	adds	r7, r1, #0
    579c:	f001 fdd2 	bl	7344 <__aeabi_dcmpeq>
    57a0:	2800      	cmp	r0, #0
    57a2:	d100      	bne.n	57a6 <_dtoa_r+0x70e>
    57a4:	e786      	b.n	56b4 <_dtoa_r+0x61c>
    57a6:	e23b      	b.n	5c20 <_dtoa_r+0xb88>
    57a8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    57aa:	2d00      	cmp	r5, #0
    57ac:	d031      	beq.n	5812 <_dtoa_r+0x77a>
    57ae:	9c20      	ldr	r4, [sp, #128]	; 0x80
    57b0:	2c01      	cmp	r4, #1
    57b2:	dc0b      	bgt.n	57cc <_dtoa_r+0x734>
    57b4:	9d16      	ldr	r5, [sp, #88]	; 0x58
    57b6:	2d00      	cmp	r5, #0
    57b8:	d002      	beq.n	57c0 <_dtoa_r+0x728>
    57ba:	48c1      	ldr	r0, [pc, #772]	; (5ac0 <_dtoa_r+0xa28>)
    57bc:	181b      	adds	r3, r3, r0
    57be:	e002      	b.n	57c6 <_dtoa_r+0x72e>
    57c0:	9918      	ldr	r1, [sp, #96]	; 0x60
    57c2:	2336      	movs	r3, #54	; 0x36
    57c4:	1a5b      	subs	r3, r3, r1
    57c6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    57c8:	9c02      	ldr	r4, [sp, #8]
    57ca:	e016      	b.n	57fa <_dtoa_r+0x762>
    57cc:	9d08      	ldr	r5, [sp, #32]
    57ce:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    57d0:	3d01      	subs	r5, #1
    57d2:	42ac      	cmp	r4, r5
    57d4:	db01      	blt.n	57da <_dtoa_r+0x742>
    57d6:	1b65      	subs	r5, r4, r5
    57d8:	e006      	b.n	57e8 <_dtoa_r+0x750>
    57da:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    57dc:	950d      	str	r5, [sp, #52]	; 0x34
    57de:	1b2b      	subs	r3, r5, r4
    57e0:	9c12      	ldr	r4, [sp, #72]	; 0x48
    57e2:	2500      	movs	r5, #0
    57e4:	18e4      	adds	r4, r4, r3
    57e6:	9412      	str	r4, [sp, #72]	; 0x48
    57e8:	9c08      	ldr	r4, [sp, #32]
    57ea:	2c00      	cmp	r4, #0
    57ec:	da03      	bge.n	57f6 <_dtoa_r+0x75e>
    57ee:	9802      	ldr	r0, [sp, #8]
    57f0:	2300      	movs	r3, #0
    57f2:	1b04      	subs	r4, r0, r4
    57f4:	e001      	b.n	57fa <_dtoa_r+0x762>
    57f6:	9c02      	ldr	r4, [sp, #8]
    57f8:	9b08      	ldr	r3, [sp, #32]
    57fa:	9902      	ldr	r1, [sp, #8]
    57fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
    57fe:	18c9      	adds	r1, r1, r3
    5800:	9102      	str	r1, [sp, #8]
    5802:	18d2      	adds	r2, r2, r3
    5804:	9807      	ldr	r0, [sp, #28]
    5806:	2101      	movs	r1, #1
    5808:	9209      	str	r2, [sp, #36]	; 0x24
    580a:	f001 f830 	bl	686e <__i2b>
    580e:	1c06      	adds	r6, r0, #0
    5810:	e002      	b.n	5818 <_dtoa_r+0x780>
    5812:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    5814:	9c02      	ldr	r4, [sp, #8]
    5816:	9e10      	ldr	r6, [sp, #64]	; 0x40
    5818:	2c00      	cmp	r4, #0
    581a:	d00c      	beq.n	5836 <_dtoa_r+0x79e>
    581c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    581e:	2b00      	cmp	r3, #0
    5820:	dd09      	ble.n	5836 <_dtoa_r+0x79e>
    5822:	42a3      	cmp	r3, r4
    5824:	dd00      	ble.n	5828 <_dtoa_r+0x790>
    5826:	1c23      	adds	r3, r4, #0
    5828:	9802      	ldr	r0, [sp, #8]
    582a:	9909      	ldr	r1, [sp, #36]	; 0x24
    582c:	1ac0      	subs	r0, r0, r3
    582e:	1ac9      	subs	r1, r1, r3
    5830:	9002      	str	r0, [sp, #8]
    5832:	1ae4      	subs	r4, r4, r3
    5834:	9109      	str	r1, [sp, #36]	; 0x24
    5836:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5838:	2a00      	cmp	r2, #0
    583a:	dd21      	ble.n	5880 <_dtoa_r+0x7e8>
    583c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    583e:	2b00      	cmp	r3, #0
    5840:	d018      	beq.n	5874 <_dtoa_r+0x7dc>
    5842:	2d00      	cmp	r5, #0
    5844:	dd10      	ble.n	5868 <_dtoa_r+0x7d0>
    5846:	1c31      	adds	r1, r6, #0
    5848:	1c2a      	adds	r2, r5, #0
    584a:	9807      	ldr	r0, [sp, #28]
    584c:	f001 f8a8 	bl	69a0 <__pow5mult>
    5850:	1c06      	adds	r6, r0, #0
    5852:	1c31      	adds	r1, r6, #0
    5854:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5856:	9807      	ldr	r0, [sp, #28]
    5858:	f001 f812 	bl	6880 <__multiply>
    585c:	990a      	ldr	r1, [sp, #40]	; 0x28
    585e:	1c07      	adds	r7, r0, #0
    5860:	9807      	ldr	r0, [sp, #28]
    5862:	f000 ff24 	bl	66ae <_Bfree>
    5866:	970a      	str	r7, [sp, #40]	; 0x28
    5868:	980d      	ldr	r0, [sp, #52]	; 0x34
    586a:	1b42      	subs	r2, r0, r5
    586c:	d008      	beq.n	5880 <_dtoa_r+0x7e8>
    586e:	9807      	ldr	r0, [sp, #28]
    5870:	990a      	ldr	r1, [sp, #40]	; 0x28
    5872:	e002      	b.n	587a <_dtoa_r+0x7e2>
    5874:	9807      	ldr	r0, [sp, #28]
    5876:	990a      	ldr	r1, [sp, #40]	; 0x28
    5878:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    587a:	f001 f891 	bl	69a0 <__pow5mult>
    587e:	900a      	str	r0, [sp, #40]	; 0x28
    5880:	9807      	ldr	r0, [sp, #28]
    5882:	2101      	movs	r1, #1
    5884:	f000 fff3 	bl	686e <__i2b>
    5888:	9d12      	ldr	r5, [sp, #72]	; 0x48
    588a:	1c07      	adds	r7, r0, #0
    588c:	2d00      	cmp	r5, #0
    588e:	dd05      	ble.n	589c <_dtoa_r+0x804>
    5890:	1c39      	adds	r1, r7, #0
    5892:	9807      	ldr	r0, [sp, #28]
    5894:	1c2a      	adds	r2, r5, #0
    5896:	f001 f883 	bl	69a0 <__pow5mult>
    589a:	1c07      	adds	r7, r0, #0
    589c:	9820      	ldr	r0, [sp, #128]	; 0x80
    589e:	2500      	movs	r5, #0
    58a0:	2801      	cmp	r0, #1
    58a2:	dc10      	bgt.n	58c6 <_dtoa_r+0x82e>
    58a4:	9904      	ldr	r1, [sp, #16]
    58a6:	42a9      	cmp	r1, r5
    58a8:	d10d      	bne.n	58c6 <_dtoa_r+0x82e>
    58aa:	9a05      	ldr	r2, [sp, #20]
    58ac:	0313      	lsls	r3, r2, #12
    58ae:	42ab      	cmp	r3, r5
    58b0:	d109      	bne.n	58c6 <_dtoa_r+0x82e>
    58b2:	4b84      	ldr	r3, [pc, #528]	; (5ac4 <_dtoa_r+0xa2c>)
    58b4:	4213      	tst	r3, r2
    58b6:	d006      	beq.n	58c6 <_dtoa_r+0x82e>
    58b8:	9d02      	ldr	r5, [sp, #8]
    58ba:	3501      	adds	r5, #1
    58bc:	9502      	str	r5, [sp, #8]
    58be:	9d09      	ldr	r5, [sp, #36]	; 0x24
    58c0:	3501      	adds	r5, #1
    58c2:	9509      	str	r5, [sp, #36]	; 0x24
    58c4:	2501      	movs	r5, #1
    58c6:	9912      	ldr	r1, [sp, #72]	; 0x48
    58c8:	2001      	movs	r0, #1
    58ca:	2900      	cmp	r1, #0
    58cc:	d008      	beq.n	58e0 <_dtoa_r+0x848>
    58ce:	693b      	ldr	r3, [r7, #16]
    58d0:	3303      	adds	r3, #3
    58d2:	009b      	lsls	r3, r3, #2
    58d4:	18fb      	adds	r3, r7, r3
    58d6:	6858      	ldr	r0, [r3, #4]
    58d8:	f000 ff80 	bl	67dc <__hi0bits>
    58dc:	2320      	movs	r3, #32
    58de:	1a18      	subs	r0, r3, r0
    58e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    58e2:	231f      	movs	r3, #31
    58e4:	1880      	adds	r0, r0, r2
    58e6:	4018      	ands	r0, r3
    58e8:	d00d      	beq.n	5906 <_dtoa_r+0x86e>
    58ea:	2320      	movs	r3, #32
    58ec:	1a1b      	subs	r3, r3, r0
    58ee:	2b04      	cmp	r3, #4
    58f0:	dd06      	ble.n	5900 <_dtoa_r+0x868>
    58f2:	231c      	movs	r3, #28
    58f4:	1a18      	subs	r0, r3, r0
    58f6:	9b02      	ldr	r3, [sp, #8]
    58f8:	1824      	adds	r4, r4, r0
    58fa:	181b      	adds	r3, r3, r0
    58fc:	9302      	str	r3, [sp, #8]
    58fe:	e008      	b.n	5912 <_dtoa_r+0x87a>
    5900:	2b04      	cmp	r3, #4
    5902:	d008      	beq.n	5916 <_dtoa_r+0x87e>
    5904:	1c18      	adds	r0, r3, #0
    5906:	9902      	ldr	r1, [sp, #8]
    5908:	301c      	adds	r0, #28
    590a:	1809      	adds	r1, r1, r0
    590c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    590e:	9102      	str	r1, [sp, #8]
    5910:	1824      	adds	r4, r4, r0
    5912:	1812      	adds	r2, r2, r0
    5914:	9209      	str	r2, [sp, #36]	; 0x24
    5916:	9b02      	ldr	r3, [sp, #8]
    5918:	2b00      	cmp	r3, #0
    591a:	dd05      	ble.n	5928 <_dtoa_r+0x890>
    591c:	9807      	ldr	r0, [sp, #28]
    591e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5920:	1c1a      	adds	r2, r3, #0
    5922:	f001 f88f 	bl	6a44 <__lshift>
    5926:	900a      	str	r0, [sp, #40]	; 0x28
    5928:	9809      	ldr	r0, [sp, #36]	; 0x24
    592a:	2800      	cmp	r0, #0
    592c:	dd05      	ble.n	593a <_dtoa_r+0x8a2>
    592e:	1c39      	adds	r1, r7, #0
    5930:	9807      	ldr	r0, [sp, #28]
    5932:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5934:	f001 f886 	bl	6a44 <__lshift>
    5938:	1c07      	adds	r7, r0, #0
    593a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    593c:	2900      	cmp	r1, #0
    593e:	d01b      	beq.n	5978 <_dtoa_r+0x8e0>
    5940:	980a      	ldr	r0, [sp, #40]	; 0x28
    5942:	1c39      	adds	r1, r7, #0
    5944:	f001 f8d0 	bl	6ae8 <__mcmp>
    5948:	2800      	cmp	r0, #0
    594a:	da15      	bge.n	5978 <_dtoa_r+0x8e0>
    594c:	9a06      	ldr	r2, [sp, #24]
    594e:	2300      	movs	r3, #0
    5950:	3a01      	subs	r2, #1
    5952:	9206      	str	r2, [sp, #24]
    5954:	9807      	ldr	r0, [sp, #28]
    5956:	990a      	ldr	r1, [sp, #40]	; 0x28
    5958:	220a      	movs	r2, #10
    595a:	f000 fec1 	bl	66e0 <__multadd>
    595e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5960:	900a      	str	r0, [sp, #40]	; 0x28
    5962:	9810      	ldr	r0, [sp, #64]	; 0x40
    5964:	9308      	str	r3, [sp, #32]
    5966:	2800      	cmp	r0, #0
    5968:	d006      	beq.n	5978 <_dtoa_r+0x8e0>
    596a:	1c31      	adds	r1, r6, #0
    596c:	9807      	ldr	r0, [sp, #28]
    596e:	220a      	movs	r2, #10
    5970:	2300      	movs	r3, #0
    5972:	f000 feb5 	bl	66e0 <__multadd>
    5976:	1c06      	adds	r6, r0, #0
    5978:	9908      	ldr	r1, [sp, #32]
    597a:	2900      	cmp	r1, #0
    597c:	dc2a      	bgt.n	59d4 <_dtoa_r+0x93c>
    597e:	9a20      	ldr	r2, [sp, #128]	; 0x80
    5980:	2a02      	cmp	r2, #2
    5982:	dd27      	ble.n	59d4 <_dtoa_r+0x93c>
    5984:	2900      	cmp	r1, #0
    5986:	d111      	bne.n	59ac <_dtoa_r+0x914>
    5988:	1c39      	adds	r1, r7, #0
    598a:	9807      	ldr	r0, [sp, #28]
    598c:	2205      	movs	r2, #5
    598e:	9b08      	ldr	r3, [sp, #32]
    5990:	f000 fea6 	bl	66e0 <__multadd>
    5994:	1c07      	adds	r7, r0, #0
    5996:	1c39      	adds	r1, r7, #0
    5998:	980a      	ldr	r0, [sp, #40]	; 0x28
    599a:	f001 f8a5 	bl	6ae8 <__mcmp>
    599e:	2800      	cmp	r0, #0
    59a0:	dc0d      	bgt.n	59be <_dtoa_r+0x926>
    59a2:	e003      	b.n	59ac <_dtoa_r+0x914>
    59a4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    59a6:	e000      	b.n	59aa <_dtoa_r+0x912>
    59a8:	2700      	movs	r7, #0
    59aa:	1c3e      	adds	r6, r7, #0
    59ac:	9c21      	ldr	r4, [sp, #132]	; 0x84
    59ae:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    59b0:	43e4      	mvns	r4, r4
    59b2:	9406      	str	r4, [sp, #24]
    59b4:	e00b      	b.n	59ce <_dtoa_r+0x936>
    59b6:	9d11      	ldr	r5, [sp, #68]	; 0x44
    59b8:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    59ba:	9506      	str	r5, [sp, #24]
    59bc:	1c3e      	adds	r6, r7, #0
    59be:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    59c0:	2331      	movs	r3, #49	; 0x31
    59c2:	7023      	strb	r3, [r4, #0]
    59c4:	9c06      	ldr	r4, [sp, #24]
    59c6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    59c8:	3401      	adds	r4, #1
    59ca:	3501      	adds	r5, #1
    59cc:	9406      	str	r4, [sp, #24]
    59ce:	9602      	str	r6, [sp, #8]
    59d0:	2600      	movs	r6, #0
    59d2:	e10f      	b.n	5bf4 <_dtoa_r+0xb5c>
    59d4:	9810      	ldr	r0, [sp, #64]	; 0x40
    59d6:	2800      	cmp	r0, #0
    59d8:	d100      	bne.n	59dc <_dtoa_r+0x944>
    59da:	e0c5      	b.n	5b68 <_dtoa_r+0xad0>
    59dc:	2c00      	cmp	r4, #0
    59de:	dd05      	ble.n	59ec <_dtoa_r+0x954>
    59e0:	1c31      	adds	r1, r6, #0
    59e2:	9807      	ldr	r0, [sp, #28]
    59e4:	1c22      	adds	r2, r4, #0
    59e6:	f001 f82d 	bl	6a44 <__lshift>
    59ea:	1c06      	adds	r6, r0, #0
    59ec:	9602      	str	r6, [sp, #8]
    59ee:	2d00      	cmp	r5, #0
    59f0:	d012      	beq.n	5a18 <_dtoa_r+0x980>
    59f2:	6871      	ldr	r1, [r6, #4]
    59f4:	9807      	ldr	r0, [sp, #28]
    59f6:	f000 fe22 	bl	663e <_Balloc>
    59fa:	6932      	ldr	r2, [r6, #16]
    59fc:	1c31      	adds	r1, r6, #0
    59fe:	3202      	adds	r2, #2
    5a00:	1c04      	adds	r4, r0, #0
    5a02:	0092      	lsls	r2, r2, #2
    5a04:	310c      	adds	r1, #12
    5a06:	300c      	adds	r0, #12
    5a08:	f7fd fc7e 	bl	3308 <memcpy>
    5a0c:	9807      	ldr	r0, [sp, #28]
    5a0e:	1c21      	adds	r1, r4, #0
    5a10:	2201      	movs	r2, #1
    5a12:	f001 f817 	bl	6a44 <__lshift>
    5a16:	9002      	str	r0, [sp, #8]
    5a18:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5a1a:	9d08      	ldr	r5, [sp, #32]
    5a1c:	1c23      	adds	r3, r4, #0
    5a1e:	3b01      	subs	r3, #1
    5a20:	195b      	adds	r3, r3, r5
    5a22:	9409      	str	r4, [sp, #36]	; 0x24
    5a24:	9310      	str	r3, [sp, #64]	; 0x40
    5a26:	1c39      	adds	r1, r7, #0
    5a28:	980a      	ldr	r0, [sp, #40]	; 0x28
    5a2a:	f7ff faa9 	bl	4f80 <quorem>
    5a2e:	1c31      	adds	r1, r6, #0
    5a30:	900d      	str	r0, [sp, #52]	; 0x34
    5a32:	1c04      	adds	r4, r0, #0
    5a34:	980a      	ldr	r0, [sp, #40]	; 0x28
    5a36:	f001 f857 	bl	6ae8 <__mcmp>
    5a3a:	1c39      	adds	r1, r7, #0
    5a3c:	900c      	str	r0, [sp, #48]	; 0x30
    5a3e:	9a02      	ldr	r2, [sp, #8]
    5a40:	9807      	ldr	r0, [sp, #28]
    5a42:	f001 f86c 	bl	6b1e <__mdiff>
    5a46:	1c05      	adds	r5, r0, #0
    5a48:	68c0      	ldr	r0, [r0, #12]
    5a4a:	3430      	adds	r4, #48	; 0x30
    5a4c:	2800      	cmp	r0, #0
    5a4e:	d105      	bne.n	5a5c <_dtoa_r+0x9c4>
    5a50:	980a      	ldr	r0, [sp, #40]	; 0x28
    5a52:	1c29      	adds	r1, r5, #0
    5a54:	f001 f848 	bl	6ae8 <__mcmp>
    5a58:	9008      	str	r0, [sp, #32]
    5a5a:	e001      	b.n	5a60 <_dtoa_r+0x9c8>
    5a5c:	2101      	movs	r1, #1
    5a5e:	9108      	str	r1, [sp, #32]
    5a60:	1c29      	adds	r1, r5, #0
    5a62:	9807      	ldr	r0, [sp, #28]
    5a64:	f000 fe23 	bl	66ae <_Bfree>
    5a68:	9b08      	ldr	r3, [sp, #32]
    5a6a:	9d20      	ldr	r5, [sp, #128]	; 0x80
    5a6c:	432b      	orrs	r3, r5
    5a6e:	d10d      	bne.n	5a8c <_dtoa_r+0x9f4>
    5a70:	9804      	ldr	r0, [sp, #16]
    5a72:	2301      	movs	r3, #1
    5a74:	4203      	tst	r3, r0
    5a76:	d109      	bne.n	5a8c <_dtoa_r+0x9f4>
    5a78:	2c39      	cmp	r4, #57	; 0x39
    5a7a:	d044      	beq.n	5b06 <_dtoa_r+0xa6e>
    5a7c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5a7e:	2d00      	cmp	r5, #0
    5a80:	dd01      	ble.n	5a86 <_dtoa_r+0x9ee>
    5a82:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5a84:	3431      	adds	r4, #49	; 0x31
    5a86:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5a88:	3501      	adds	r5, #1
    5a8a:	e044      	b.n	5b16 <_dtoa_r+0xa7e>
    5a8c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5a8e:	2d00      	cmp	r5, #0
    5a90:	da03      	bge.n	5a9a <_dtoa_r+0xa02>
    5a92:	9d08      	ldr	r5, [sp, #32]
    5a94:	2d00      	cmp	r5, #0
    5a96:	dc17      	bgt.n	5ac8 <_dtoa_r+0xa30>
    5a98:	e028      	b.n	5aec <_dtoa_r+0xa54>
    5a9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5a9c:	9d20      	ldr	r5, [sp, #128]	; 0x80
    5a9e:	432b      	orrs	r3, r5
    5aa0:	d129      	bne.n	5af6 <_dtoa_r+0xa5e>
    5aa2:	9804      	ldr	r0, [sp, #16]
    5aa4:	2301      	movs	r3, #1
    5aa6:	4203      	tst	r3, r0
    5aa8:	d125      	bne.n	5af6 <_dtoa_r+0xa5e>
    5aaa:	e7f2      	b.n	5a92 <_dtoa_r+0x9fa>
    5aac:	46c0      	nop			; (mov r8, r8)
    5aae:	46c0      	nop			; (mov r8, r8)
    5ab0:	00000000 	.word	0x00000000
    5ab4:	40240000 	.word	0x40240000
	...
    5ac0:	00000433 	.word	0x00000433
    5ac4:	7ff00000 	.word	0x7ff00000
    5ac8:	990a      	ldr	r1, [sp, #40]	; 0x28
    5aca:	9807      	ldr	r0, [sp, #28]
    5acc:	2201      	movs	r2, #1
    5ace:	f000 ffb9 	bl	6a44 <__lshift>
    5ad2:	1c39      	adds	r1, r7, #0
    5ad4:	900a      	str	r0, [sp, #40]	; 0x28
    5ad6:	f001 f807 	bl	6ae8 <__mcmp>
    5ada:	2800      	cmp	r0, #0
    5adc:	dc02      	bgt.n	5ae4 <_dtoa_r+0xa4c>
    5ade:	d105      	bne.n	5aec <_dtoa_r+0xa54>
    5ae0:	07e1      	lsls	r1, r4, #31
    5ae2:	d503      	bpl.n	5aec <_dtoa_r+0xa54>
    5ae4:	2c39      	cmp	r4, #57	; 0x39
    5ae6:	d00e      	beq.n	5b06 <_dtoa_r+0xa6e>
    5ae8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5aea:	3431      	adds	r4, #49	; 0x31
    5aec:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5aee:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5af0:	3501      	adds	r5, #1
    5af2:	7014      	strb	r4, [r2, #0]
    5af4:	e07e      	b.n	5bf4 <_dtoa_r+0xb5c>
    5af6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5af8:	3501      	adds	r5, #1
    5afa:	950c      	str	r5, [sp, #48]	; 0x30
    5afc:	9d08      	ldr	r5, [sp, #32]
    5afe:	2d00      	cmp	r5, #0
    5b00:	dd0c      	ble.n	5b1c <_dtoa_r+0xa84>
    5b02:	2c39      	cmp	r4, #57	; 0x39
    5b04:	d105      	bne.n	5b12 <_dtoa_r+0xa7a>
    5b06:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5b08:	9c09      	ldr	r4, [sp, #36]	; 0x24
    5b0a:	2339      	movs	r3, #57	; 0x39
    5b0c:	3501      	adds	r5, #1
    5b0e:	7023      	strb	r3, [r4, #0]
    5b10:	e05b      	b.n	5bca <_dtoa_r+0xb32>
    5b12:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5b14:	3401      	adds	r4, #1
    5b16:	9809      	ldr	r0, [sp, #36]	; 0x24
    5b18:	7004      	strb	r4, [r0, #0]
    5b1a:	e06b      	b.n	5bf4 <_dtoa_r+0xb5c>
    5b1c:	9909      	ldr	r1, [sp, #36]	; 0x24
    5b1e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5b20:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5b22:	700c      	strb	r4, [r1, #0]
    5b24:	4291      	cmp	r1, r2
    5b26:	d03d      	beq.n	5ba4 <_dtoa_r+0xb0c>
    5b28:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b2a:	220a      	movs	r2, #10
    5b2c:	2300      	movs	r3, #0
    5b2e:	9807      	ldr	r0, [sp, #28]
    5b30:	f000 fdd6 	bl	66e0 <__multadd>
    5b34:	9c02      	ldr	r4, [sp, #8]
    5b36:	900a      	str	r0, [sp, #40]	; 0x28
    5b38:	1c31      	adds	r1, r6, #0
    5b3a:	9807      	ldr	r0, [sp, #28]
    5b3c:	220a      	movs	r2, #10
    5b3e:	2300      	movs	r3, #0
    5b40:	42a6      	cmp	r6, r4
    5b42:	d104      	bne.n	5b4e <_dtoa_r+0xab6>
    5b44:	f000 fdcc 	bl	66e0 <__multadd>
    5b48:	1c06      	adds	r6, r0, #0
    5b4a:	9002      	str	r0, [sp, #8]
    5b4c:	e009      	b.n	5b62 <_dtoa_r+0xaca>
    5b4e:	f000 fdc7 	bl	66e0 <__multadd>
    5b52:	9902      	ldr	r1, [sp, #8]
    5b54:	1c06      	adds	r6, r0, #0
    5b56:	220a      	movs	r2, #10
    5b58:	9807      	ldr	r0, [sp, #28]
    5b5a:	2300      	movs	r3, #0
    5b5c:	f000 fdc0 	bl	66e0 <__multadd>
    5b60:	9002      	str	r0, [sp, #8]
    5b62:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5b64:	9509      	str	r5, [sp, #36]	; 0x24
    5b66:	e75e      	b.n	5a26 <_dtoa_r+0x98e>
    5b68:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5b6a:	1c39      	adds	r1, r7, #0
    5b6c:	980a      	ldr	r0, [sp, #40]	; 0x28
    5b6e:	f7ff fa07 	bl	4f80 <quorem>
    5b72:	1c04      	adds	r4, r0, #0
    5b74:	3430      	adds	r4, #48	; 0x30
    5b76:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5b78:	9908      	ldr	r1, [sp, #32]
    5b7a:	702c      	strb	r4, [r5, #0]
    5b7c:	3501      	adds	r5, #1
    5b7e:	1a2b      	subs	r3, r5, r0
    5b80:	428b      	cmp	r3, r1
    5b82:	db07      	blt.n	5b94 <_dtoa_r+0xafc>
    5b84:	1e0b      	subs	r3, r1, #0
    5b86:	dc00      	bgt.n	5b8a <_dtoa_r+0xaf2>
    5b88:	2301      	movs	r3, #1
    5b8a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5b8c:	9602      	str	r6, [sp, #8]
    5b8e:	18d5      	adds	r5, r2, r3
    5b90:	2600      	movs	r6, #0
    5b92:	e007      	b.n	5ba4 <_dtoa_r+0xb0c>
    5b94:	9807      	ldr	r0, [sp, #28]
    5b96:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b98:	220a      	movs	r2, #10
    5b9a:	2300      	movs	r3, #0
    5b9c:	f000 fda0 	bl	66e0 <__multadd>
    5ba0:	900a      	str	r0, [sp, #40]	; 0x28
    5ba2:	e7e2      	b.n	5b6a <_dtoa_r+0xad2>
    5ba4:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ba6:	9807      	ldr	r0, [sp, #28]
    5ba8:	2201      	movs	r2, #1
    5baa:	f000 ff4b 	bl	6a44 <__lshift>
    5bae:	1c39      	adds	r1, r7, #0
    5bb0:	900a      	str	r0, [sp, #40]	; 0x28
    5bb2:	f000 ff99 	bl	6ae8 <__mcmp>
    5bb6:	2800      	cmp	r0, #0
    5bb8:	dc07      	bgt.n	5bca <_dtoa_r+0xb32>
    5bba:	d115      	bne.n	5be8 <_dtoa_r+0xb50>
    5bbc:	07e3      	lsls	r3, r4, #31
    5bbe:	d404      	bmi.n	5bca <_dtoa_r+0xb32>
    5bc0:	e012      	b.n	5be8 <_dtoa_r+0xb50>
    5bc2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5bc4:	42a3      	cmp	r3, r4
    5bc6:	d005      	beq.n	5bd4 <_dtoa_r+0xb3c>
    5bc8:	1c1d      	adds	r5, r3, #0
    5bca:	1e6b      	subs	r3, r5, #1
    5bcc:	781a      	ldrb	r2, [r3, #0]
    5bce:	2a39      	cmp	r2, #57	; 0x39
    5bd0:	d0f7      	beq.n	5bc2 <_dtoa_r+0xb2a>
    5bd2:	e006      	b.n	5be2 <_dtoa_r+0xb4a>
    5bd4:	9c06      	ldr	r4, [sp, #24]
    5bd6:	2331      	movs	r3, #49	; 0x31
    5bd8:	3401      	adds	r4, #1
    5bda:	9406      	str	r4, [sp, #24]
    5bdc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5bde:	7023      	strb	r3, [r4, #0]
    5be0:	e008      	b.n	5bf4 <_dtoa_r+0xb5c>
    5be2:	3201      	adds	r2, #1
    5be4:	701a      	strb	r2, [r3, #0]
    5be6:	e005      	b.n	5bf4 <_dtoa_r+0xb5c>
    5be8:	1e6b      	subs	r3, r5, #1
    5bea:	781a      	ldrb	r2, [r3, #0]
    5bec:	2a30      	cmp	r2, #48	; 0x30
    5bee:	d101      	bne.n	5bf4 <_dtoa_r+0xb5c>
    5bf0:	1c1d      	adds	r5, r3, #0
    5bf2:	e7f9      	b.n	5be8 <_dtoa_r+0xb50>
    5bf4:	9807      	ldr	r0, [sp, #28]
    5bf6:	1c39      	adds	r1, r7, #0
    5bf8:	f000 fd59 	bl	66ae <_Bfree>
    5bfc:	9c02      	ldr	r4, [sp, #8]
    5bfe:	2c00      	cmp	r4, #0
    5c00:	d00e      	beq.n	5c20 <_dtoa_r+0xb88>
    5c02:	2e00      	cmp	r6, #0
    5c04:	d005      	beq.n	5c12 <_dtoa_r+0xb7a>
    5c06:	42a6      	cmp	r6, r4
    5c08:	d003      	beq.n	5c12 <_dtoa_r+0xb7a>
    5c0a:	9807      	ldr	r0, [sp, #28]
    5c0c:	1c31      	adds	r1, r6, #0
    5c0e:	f000 fd4e 	bl	66ae <_Bfree>
    5c12:	9807      	ldr	r0, [sp, #28]
    5c14:	9902      	ldr	r1, [sp, #8]
    5c16:	f000 fd4a 	bl	66ae <_Bfree>
    5c1a:	e001      	b.n	5c20 <_dtoa_r+0xb88>
    5c1c:	9c11      	ldr	r4, [sp, #68]	; 0x44
    5c1e:	9406      	str	r4, [sp, #24]
    5c20:	9807      	ldr	r0, [sp, #28]
    5c22:	990a      	ldr	r1, [sp, #40]	; 0x28
    5c24:	f000 fd43 	bl	66ae <_Bfree>
    5c28:	2300      	movs	r3, #0
    5c2a:	702b      	strb	r3, [r5, #0]
    5c2c:	9b06      	ldr	r3, [sp, #24]
    5c2e:	9c22      	ldr	r4, [sp, #136]	; 0x88
    5c30:	3301      	adds	r3, #1
    5c32:	6023      	str	r3, [r4, #0]
    5c34:	9c24      	ldr	r4, [sp, #144]	; 0x90
    5c36:	2c00      	cmp	r4, #0
    5c38:	d003      	beq.n	5c42 <_dtoa_r+0xbaa>
    5c3a:	6025      	str	r5, [r4, #0]
    5c3c:	e001      	b.n	5c42 <_dtoa_r+0xbaa>
    5c3e:	4802      	ldr	r0, [pc, #8]	; (5c48 <_dtoa_r+0xbb0>)
    5c40:	e000      	b.n	5c44 <_dtoa_r+0xbac>
    5c42:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5c44:	b01b      	add	sp, #108	; 0x6c
    5c46:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5c48:	0000ac41 	.word	0x0000ac41
    5c4c:	46c0      	nop			; (mov r8, r8)
    5c4e:	46c0      	nop			; (mov r8, r8)

00005c50 <__sflush_r>:
    5c50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5c52:	898b      	ldrh	r3, [r1, #12]
    5c54:	1c05      	adds	r5, r0, #0
    5c56:	1c0c      	adds	r4, r1, #0
    5c58:	0719      	lsls	r1, r3, #28
    5c5a:	d45e      	bmi.n	5d1a <__sflush_r+0xca>
    5c5c:	6862      	ldr	r2, [r4, #4]
    5c5e:	2a00      	cmp	r2, #0
    5c60:	dc02      	bgt.n	5c68 <__sflush_r+0x18>
    5c62:	6c27      	ldr	r7, [r4, #64]	; 0x40
    5c64:	2f00      	cmp	r7, #0
    5c66:	dd1a      	ble.n	5c9e <__sflush_r+0x4e>
    5c68:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    5c6a:	2f00      	cmp	r7, #0
    5c6c:	d017      	beq.n	5c9e <__sflush_r+0x4e>
    5c6e:	2200      	movs	r2, #0
    5c70:	682e      	ldr	r6, [r5, #0]
    5c72:	602a      	str	r2, [r5, #0]
    5c74:	2280      	movs	r2, #128	; 0x80
    5c76:	0152      	lsls	r2, r2, #5
    5c78:	401a      	ands	r2, r3
    5c7a:	d001      	beq.n	5c80 <__sflush_r+0x30>
    5c7c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    5c7e:	e015      	b.n	5cac <__sflush_r+0x5c>
    5c80:	1c28      	adds	r0, r5, #0
    5c82:	6a21      	ldr	r1, [r4, #32]
    5c84:	2301      	movs	r3, #1
    5c86:	47b8      	blx	r7
    5c88:	1c02      	adds	r2, r0, #0
    5c8a:	1c41      	adds	r1, r0, #1
    5c8c:	d10e      	bne.n	5cac <__sflush_r+0x5c>
    5c8e:	682b      	ldr	r3, [r5, #0]
    5c90:	2b00      	cmp	r3, #0
    5c92:	d00b      	beq.n	5cac <__sflush_r+0x5c>
    5c94:	2b1d      	cmp	r3, #29
    5c96:	d001      	beq.n	5c9c <__sflush_r+0x4c>
    5c98:	2b16      	cmp	r3, #22
    5c9a:	d102      	bne.n	5ca2 <__sflush_r+0x52>
    5c9c:	602e      	str	r6, [r5, #0]
    5c9e:	2000      	movs	r0, #0
    5ca0:	e05e      	b.n	5d60 <__sflush_r+0x110>
    5ca2:	89a3      	ldrh	r3, [r4, #12]
    5ca4:	2140      	movs	r1, #64	; 0x40
    5ca6:	430b      	orrs	r3, r1
    5ca8:	81a3      	strh	r3, [r4, #12]
    5caa:	e059      	b.n	5d60 <__sflush_r+0x110>
    5cac:	89a3      	ldrh	r3, [r4, #12]
    5cae:	075f      	lsls	r7, r3, #29
    5cb0:	d506      	bpl.n	5cc0 <__sflush_r+0x70>
    5cb2:	6861      	ldr	r1, [r4, #4]
    5cb4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    5cb6:	1a52      	subs	r2, r2, r1
    5cb8:	2b00      	cmp	r3, #0
    5cba:	d001      	beq.n	5cc0 <__sflush_r+0x70>
    5cbc:	6c27      	ldr	r7, [r4, #64]	; 0x40
    5cbe:	1bd2      	subs	r2, r2, r7
    5cc0:	1c28      	adds	r0, r5, #0
    5cc2:	6a21      	ldr	r1, [r4, #32]
    5cc4:	2300      	movs	r3, #0
    5cc6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    5cc8:	47b8      	blx	r7
    5cca:	89a2      	ldrh	r2, [r4, #12]
    5ccc:	1c41      	adds	r1, r0, #1
    5cce:	d106      	bne.n	5cde <__sflush_r+0x8e>
    5cd0:	682b      	ldr	r3, [r5, #0]
    5cd2:	2b00      	cmp	r3, #0
    5cd4:	d003      	beq.n	5cde <__sflush_r+0x8e>
    5cd6:	2b1d      	cmp	r3, #29
    5cd8:	d001      	beq.n	5cde <__sflush_r+0x8e>
    5cda:	2b16      	cmp	r3, #22
    5cdc:	d119      	bne.n	5d12 <__sflush_r+0xc2>
    5cde:	2300      	movs	r3, #0
    5ce0:	6063      	str	r3, [r4, #4]
    5ce2:	6923      	ldr	r3, [r4, #16]
    5ce4:	6023      	str	r3, [r4, #0]
    5ce6:	04d7      	lsls	r7, r2, #19
    5ce8:	d505      	bpl.n	5cf6 <__sflush_r+0xa6>
    5cea:	1c41      	adds	r1, r0, #1
    5cec:	d102      	bne.n	5cf4 <__sflush_r+0xa4>
    5cee:	682a      	ldr	r2, [r5, #0]
    5cf0:	2a00      	cmp	r2, #0
    5cf2:	d100      	bne.n	5cf6 <__sflush_r+0xa6>
    5cf4:	6560      	str	r0, [r4, #84]	; 0x54
    5cf6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5cf8:	602e      	str	r6, [r5, #0]
    5cfa:	2900      	cmp	r1, #0
    5cfc:	d0cf      	beq.n	5c9e <__sflush_r+0x4e>
    5cfe:	1c23      	adds	r3, r4, #0
    5d00:	3344      	adds	r3, #68	; 0x44
    5d02:	4299      	cmp	r1, r3
    5d04:	d002      	beq.n	5d0c <__sflush_r+0xbc>
    5d06:	1c28      	adds	r0, r5, #0
    5d08:	f001 f8a6 	bl	6e58 <_free_r>
    5d0c:	2000      	movs	r0, #0
    5d0e:	6360      	str	r0, [r4, #52]	; 0x34
    5d10:	e026      	b.n	5d60 <__sflush_r+0x110>
    5d12:	2340      	movs	r3, #64	; 0x40
    5d14:	431a      	orrs	r2, r3
    5d16:	81a2      	strh	r2, [r4, #12]
    5d18:	e022      	b.n	5d60 <__sflush_r+0x110>
    5d1a:	6926      	ldr	r6, [r4, #16]
    5d1c:	2e00      	cmp	r6, #0
    5d1e:	d0be      	beq.n	5c9e <__sflush_r+0x4e>
    5d20:	6827      	ldr	r7, [r4, #0]
    5d22:	2200      	movs	r2, #0
    5d24:	1bbf      	subs	r7, r7, r6
    5d26:	9701      	str	r7, [sp, #4]
    5d28:	6026      	str	r6, [r4, #0]
    5d2a:	0799      	lsls	r1, r3, #30
    5d2c:	d100      	bne.n	5d30 <__sflush_r+0xe0>
    5d2e:	6962      	ldr	r2, [r4, #20]
    5d30:	60a2      	str	r2, [r4, #8]
    5d32:	9f01      	ldr	r7, [sp, #4]
    5d34:	2f00      	cmp	r7, #0
    5d36:	ddb2      	ble.n	5c9e <__sflush_r+0x4e>
    5d38:	1c28      	adds	r0, r5, #0
    5d3a:	6a21      	ldr	r1, [r4, #32]
    5d3c:	1c32      	adds	r2, r6, #0
    5d3e:	9b01      	ldr	r3, [sp, #4]
    5d40:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    5d42:	47b8      	blx	r7
    5d44:	2800      	cmp	r0, #0
    5d46:	dc06      	bgt.n	5d56 <__sflush_r+0x106>
    5d48:	89a3      	ldrh	r3, [r4, #12]
    5d4a:	2240      	movs	r2, #64	; 0x40
    5d4c:	4313      	orrs	r3, r2
    5d4e:	2001      	movs	r0, #1
    5d50:	81a3      	strh	r3, [r4, #12]
    5d52:	4240      	negs	r0, r0
    5d54:	e004      	b.n	5d60 <__sflush_r+0x110>
    5d56:	9f01      	ldr	r7, [sp, #4]
    5d58:	1836      	adds	r6, r6, r0
    5d5a:	1a3f      	subs	r7, r7, r0
    5d5c:	9701      	str	r7, [sp, #4]
    5d5e:	e7e8      	b.n	5d32 <__sflush_r+0xe2>
    5d60:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00005d64 <_fflush_r>:
    5d64:	690a      	ldr	r2, [r1, #16]
    5d66:	b538      	push	{r3, r4, r5, lr}
    5d68:	1c05      	adds	r5, r0, #0
    5d6a:	1c0c      	adds	r4, r1, #0
    5d6c:	2a00      	cmp	r2, #0
    5d6e:	d101      	bne.n	5d74 <_fflush_r+0x10>
    5d70:	2000      	movs	r0, #0
    5d72:	e01c      	b.n	5dae <_fflush_r+0x4a>
    5d74:	2800      	cmp	r0, #0
    5d76:	d004      	beq.n	5d82 <_fflush_r+0x1e>
    5d78:	6983      	ldr	r3, [r0, #24]
    5d7a:	2b00      	cmp	r3, #0
    5d7c:	d101      	bne.n	5d82 <_fflush_r+0x1e>
    5d7e:	f000 f871 	bl	5e64 <__sinit>
    5d82:	4b0b      	ldr	r3, [pc, #44]	; (5db0 <_fflush_r+0x4c>)
    5d84:	429c      	cmp	r4, r3
    5d86:	d101      	bne.n	5d8c <_fflush_r+0x28>
    5d88:	686c      	ldr	r4, [r5, #4]
    5d8a:	e008      	b.n	5d9e <_fflush_r+0x3a>
    5d8c:	4b09      	ldr	r3, [pc, #36]	; (5db4 <_fflush_r+0x50>)
    5d8e:	429c      	cmp	r4, r3
    5d90:	d101      	bne.n	5d96 <_fflush_r+0x32>
    5d92:	68ac      	ldr	r4, [r5, #8]
    5d94:	e003      	b.n	5d9e <_fflush_r+0x3a>
    5d96:	4b08      	ldr	r3, [pc, #32]	; (5db8 <_fflush_r+0x54>)
    5d98:	429c      	cmp	r4, r3
    5d9a:	d100      	bne.n	5d9e <_fflush_r+0x3a>
    5d9c:	68ec      	ldr	r4, [r5, #12]
    5d9e:	220c      	movs	r2, #12
    5da0:	5ea3      	ldrsh	r3, [r4, r2]
    5da2:	2b00      	cmp	r3, #0
    5da4:	d0e4      	beq.n	5d70 <_fflush_r+0xc>
    5da6:	1c28      	adds	r0, r5, #0
    5da8:	1c21      	adds	r1, r4, #0
    5daa:	f7ff ff51 	bl	5c50 <__sflush_r>
    5dae:	bd38      	pop	{r3, r4, r5, pc}
    5db0:	0000ad74 	.word	0x0000ad74
    5db4:	0000ad94 	.word	0x0000ad94
    5db8:	0000adb4 	.word	0x0000adb4

00005dbc <_cleanup_r>:
    5dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5dbe:	1c04      	adds	r4, r0, #0
    5dc0:	1c07      	adds	r7, r0, #0
    5dc2:	3448      	adds	r4, #72	; 0x48
    5dc4:	2c00      	cmp	r4, #0
    5dc6:	d012      	beq.n	5dee <_cleanup_r+0x32>
    5dc8:	68a5      	ldr	r5, [r4, #8]
    5dca:	6866      	ldr	r6, [r4, #4]
    5dcc:	3e01      	subs	r6, #1
    5dce:	d40c      	bmi.n	5dea <_cleanup_r+0x2e>
    5dd0:	89ab      	ldrh	r3, [r5, #12]
    5dd2:	2b01      	cmp	r3, #1
    5dd4:	d907      	bls.n	5de6 <_cleanup_r+0x2a>
    5dd6:	220e      	movs	r2, #14
    5dd8:	5eab      	ldrsh	r3, [r5, r2]
    5dda:	3301      	adds	r3, #1
    5ddc:	d003      	beq.n	5de6 <_cleanup_r+0x2a>
    5dde:	1c38      	adds	r0, r7, #0
    5de0:	1c29      	adds	r1, r5, #0
    5de2:	f7ff ffbf 	bl	5d64 <_fflush_r>
    5de6:	3568      	adds	r5, #104	; 0x68
    5de8:	e7f0      	b.n	5dcc <_cleanup_r+0x10>
    5dea:	6824      	ldr	r4, [r4, #0]
    5dec:	e7ea      	b.n	5dc4 <_cleanup_r+0x8>
    5dee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005df0 <std.isra.0>:
    5df0:	2300      	movs	r3, #0
    5df2:	b510      	push	{r4, lr}
    5df4:	1c04      	adds	r4, r0, #0
    5df6:	6003      	str	r3, [r0, #0]
    5df8:	6043      	str	r3, [r0, #4]
    5dfa:	6083      	str	r3, [r0, #8]
    5dfc:	8181      	strh	r1, [r0, #12]
    5dfe:	6643      	str	r3, [r0, #100]	; 0x64
    5e00:	81c2      	strh	r2, [r0, #14]
    5e02:	6103      	str	r3, [r0, #16]
    5e04:	6143      	str	r3, [r0, #20]
    5e06:	6183      	str	r3, [r0, #24]
    5e08:	1c19      	adds	r1, r3, #0
    5e0a:	2208      	movs	r2, #8
    5e0c:	305c      	adds	r0, #92	; 0x5c
    5e0e:	f7fd fa84 	bl	331a <memset>
    5e12:	4b05      	ldr	r3, [pc, #20]	; (5e28 <std.isra.0+0x38>)
    5e14:	6224      	str	r4, [r4, #32]
    5e16:	6263      	str	r3, [r4, #36]	; 0x24
    5e18:	4b04      	ldr	r3, [pc, #16]	; (5e2c <std.isra.0+0x3c>)
    5e1a:	62a3      	str	r3, [r4, #40]	; 0x28
    5e1c:	4b04      	ldr	r3, [pc, #16]	; (5e30 <std.isra.0+0x40>)
    5e1e:	62e3      	str	r3, [r4, #44]	; 0x2c
    5e20:	4b04      	ldr	r3, [pc, #16]	; (5e34 <std.isra.0+0x44>)
    5e22:	6323      	str	r3, [r4, #48]	; 0x30
    5e24:	bd10      	pop	{r4, pc}
    5e26:	46c0      	nop			; (mov r8, r8)
    5e28:	00007009 	.word	0x00007009
    5e2c:	00007031 	.word	0x00007031
    5e30:	00007069 	.word	0x00007069
    5e34:	00007095 	.word	0x00007095

00005e38 <__sfmoreglue>:
    5e38:	b570      	push	{r4, r5, r6, lr}
    5e3a:	1e4b      	subs	r3, r1, #1
    5e3c:	2568      	movs	r5, #104	; 0x68
    5e3e:	435d      	muls	r5, r3
    5e40:	1c0e      	adds	r6, r1, #0
    5e42:	1c29      	adds	r1, r5, #0
    5e44:	3174      	adds	r1, #116	; 0x74
    5e46:	f001 f84f 	bl	6ee8 <_malloc_r>
    5e4a:	1e04      	subs	r4, r0, #0
    5e4c:	d008      	beq.n	5e60 <__sfmoreglue+0x28>
    5e4e:	2100      	movs	r1, #0
    5e50:	6001      	str	r1, [r0, #0]
    5e52:	6046      	str	r6, [r0, #4]
    5e54:	1c2a      	adds	r2, r5, #0
    5e56:	300c      	adds	r0, #12
    5e58:	60a0      	str	r0, [r4, #8]
    5e5a:	3268      	adds	r2, #104	; 0x68
    5e5c:	f7fd fa5d 	bl	331a <memset>
    5e60:	1c20      	adds	r0, r4, #0
    5e62:	bd70      	pop	{r4, r5, r6, pc}

00005e64 <__sinit>:
    5e64:	6983      	ldr	r3, [r0, #24]
    5e66:	b513      	push	{r0, r1, r4, lr}
    5e68:	1c04      	adds	r4, r0, #0
    5e6a:	2b00      	cmp	r3, #0
    5e6c:	d127      	bne.n	5ebe <__sinit+0x5a>
    5e6e:	6483      	str	r3, [r0, #72]	; 0x48
    5e70:	64c3      	str	r3, [r0, #76]	; 0x4c
    5e72:	6503      	str	r3, [r0, #80]	; 0x50
    5e74:	4b12      	ldr	r3, [pc, #72]	; (5ec0 <__sinit+0x5c>)
    5e76:	4a13      	ldr	r2, [pc, #76]	; (5ec4 <__sinit+0x60>)
    5e78:	681b      	ldr	r3, [r3, #0]
    5e7a:	6282      	str	r2, [r0, #40]	; 0x28
    5e7c:	4298      	cmp	r0, r3
    5e7e:	d101      	bne.n	5e84 <__sinit+0x20>
    5e80:	2301      	movs	r3, #1
    5e82:	6183      	str	r3, [r0, #24]
    5e84:	1c20      	adds	r0, r4, #0
    5e86:	f000 f81f 	bl	5ec8 <__sfp>
    5e8a:	6060      	str	r0, [r4, #4]
    5e8c:	1c20      	adds	r0, r4, #0
    5e8e:	f000 f81b 	bl	5ec8 <__sfp>
    5e92:	60a0      	str	r0, [r4, #8]
    5e94:	1c20      	adds	r0, r4, #0
    5e96:	f000 f817 	bl	5ec8 <__sfp>
    5e9a:	2104      	movs	r1, #4
    5e9c:	60e0      	str	r0, [r4, #12]
    5e9e:	2200      	movs	r2, #0
    5ea0:	6860      	ldr	r0, [r4, #4]
    5ea2:	f7ff ffa5 	bl	5df0 <std.isra.0>
    5ea6:	68a0      	ldr	r0, [r4, #8]
    5ea8:	2109      	movs	r1, #9
    5eaa:	2201      	movs	r2, #1
    5eac:	f7ff ffa0 	bl	5df0 <std.isra.0>
    5eb0:	68e0      	ldr	r0, [r4, #12]
    5eb2:	2112      	movs	r1, #18
    5eb4:	2202      	movs	r2, #2
    5eb6:	f7ff ff9b 	bl	5df0 <std.isra.0>
    5eba:	2301      	movs	r3, #1
    5ebc:	61a3      	str	r3, [r4, #24]
    5ebe:	bd13      	pop	{r0, r1, r4, pc}
    5ec0:	0000abcc 	.word	0x0000abcc
    5ec4:	00005dbd 	.word	0x00005dbd

00005ec8 <__sfp>:
    5ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5eca:	4b1d      	ldr	r3, [pc, #116]	; (5f40 <__sfp+0x78>)
    5ecc:	1c07      	adds	r7, r0, #0
    5ece:	681e      	ldr	r6, [r3, #0]
    5ed0:	69b2      	ldr	r2, [r6, #24]
    5ed2:	2a00      	cmp	r2, #0
    5ed4:	d102      	bne.n	5edc <__sfp+0x14>
    5ed6:	1c30      	adds	r0, r6, #0
    5ed8:	f7ff ffc4 	bl	5e64 <__sinit>
    5edc:	3648      	adds	r6, #72	; 0x48
    5ede:	68b4      	ldr	r4, [r6, #8]
    5ee0:	6873      	ldr	r3, [r6, #4]
    5ee2:	3b01      	subs	r3, #1
    5ee4:	d405      	bmi.n	5ef2 <__sfp+0x2a>
    5ee6:	220c      	movs	r2, #12
    5ee8:	5ea5      	ldrsh	r5, [r4, r2]
    5eea:	2d00      	cmp	r5, #0
    5eec:	d010      	beq.n	5f10 <__sfp+0x48>
    5eee:	3468      	adds	r4, #104	; 0x68
    5ef0:	e7f7      	b.n	5ee2 <__sfp+0x1a>
    5ef2:	6833      	ldr	r3, [r6, #0]
    5ef4:	2b00      	cmp	r3, #0
    5ef6:	d106      	bne.n	5f06 <__sfp+0x3e>
    5ef8:	1c38      	adds	r0, r7, #0
    5efa:	2104      	movs	r1, #4
    5efc:	f7ff ff9c 	bl	5e38 <__sfmoreglue>
    5f00:	6030      	str	r0, [r6, #0]
    5f02:	2800      	cmp	r0, #0
    5f04:	d001      	beq.n	5f0a <__sfp+0x42>
    5f06:	6836      	ldr	r6, [r6, #0]
    5f08:	e7e9      	b.n	5ede <__sfp+0x16>
    5f0a:	230c      	movs	r3, #12
    5f0c:	603b      	str	r3, [r7, #0]
    5f0e:	e016      	b.n	5f3e <__sfp+0x76>
    5f10:	2301      	movs	r3, #1
    5f12:	425b      	negs	r3, r3
    5f14:	81e3      	strh	r3, [r4, #14]
    5f16:	1c20      	adds	r0, r4, #0
    5f18:	2301      	movs	r3, #1
    5f1a:	81a3      	strh	r3, [r4, #12]
    5f1c:	6665      	str	r5, [r4, #100]	; 0x64
    5f1e:	6025      	str	r5, [r4, #0]
    5f20:	60a5      	str	r5, [r4, #8]
    5f22:	6065      	str	r5, [r4, #4]
    5f24:	6125      	str	r5, [r4, #16]
    5f26:	6165      	str	r5, [r4, #20]
    5f28:	61a5      	str	r5, [r4, #24]
    5f2a:	305c      	adds	r0, #92	; 0x5c
    5f2c:	1c29      	adds	r1, r5, #0
    5f2e:	2208      	movs	r2, #8
    5f30:	f7fd f9f3 	bl	331a <memset>
    5f34:	6365      	str	r5, [r4, #52]	; 0x34
    5f36:	63a5      	str	r5, [r4, #56]	; 0x38
    5f38:	64a5      	str	r5, [r4, #72]	; 0x48
    5f3a:	64e5      	str	r5, [r4, #76]	; 0x4c
    5f3c:	1c20      	adds	r0, r4, #0
    5f3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5f40:	0000abcc 	.word	0x0000abcc

00005f44 <rshift>:
    5f44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5f46:	1c03      	adds	r3, r0, #0
    5f48:	6906      	ldr	r6, [r0, #16]
    5f4a:	3314      	adds	r3, #20
    5f4c:	114c      	asrs	r4, r1, #5
    5f4e:	1c1a      	adds	r2, r3, #0
    5f50:	42b4      	cmp	r4, r6
    5f52:	da27      	bge.n	5fa4 <rshift+0x60>
    5f54:	00b6      	lsls	r6, r6, #2
    5f56:	199e      	adds	r6, r3, r6
    5f58:	00a4      	lsls	r4, r4, #2
    5f5a:	221f      	movs	r2, #31
    5f5c:	9601      	str	r6, [sp, #4]
    5f5e:	191c      	adds	r4, r3, r4
    5f60:	4011      	ands	r1, r2
    5f62:	d101      	bne.n	5f68 <rshift+0x24>
    5f64:	1c19      	adds	r1, r3, #0
    5f66:	e016      	b.n	5f96 <rshift+0x52>
    5f68:	2220      	movs	r2, #32
    5f6a:	cc20      	ldmia	r4!, {r5}
    5f6c:	1a52      	subs	r2, r2, r1
    5f6e:	4694      	mov	ip, r2
    5f70:	40cd      	lsrs	r5, r1
    5f72:	1c1f      	adds	r7, r3, #0
    5f74:	9e01      	ldr	r6, [sp, #4]
    5f76:	1c3a      	adds	r2, r7, #0
    5f78:	42b4      	cmp	r4, r6
    5f7a:	d207      	bcs.n	5f8c <rshift+0x48>
    5f7c:	6822      	ldr	r2, [r4, #0]
    5f7e:	4666      	mov	r6, ip
    5f80:	40b2      	lsls	r2, r6
    5f82:	4315      	orrs	r5, r2
    5f84:	c720      	stmia	r7!, {r5}
    5f86:	cc20      	ldmia	r4!, {r5}
    5f88:	40cd      	lsrs	r5, r1
    5f8a:	e7f3      	b.n	5f74 <rshift+0x30>
    5f8c:	603d      	str	r5, [r7, #0]
    5f8e:	2d00      	cmp	r5, #0
    5f90:	d008      	beq.n	5fa4 <rshift+0x60>
    5f92:	3204      	adds	r2, #4
    5f94:	e006      	b.n	5fa4 <rshift+0x60>
    5f96:	9d01      	ldr	r5, [sp, #4]
    5f98:	1c0a      	adds	r2, r1, #0
    5f9a:	42ac      	cmp	r4, r5
    5f9c:	d202      	bcs.n	5fa4 <rshift+0x60>
    5f9e:	cc04      	ldmia	r4!, {r2}
    5fa0:	c104      	stmia	r1!, {r2}
    5fa2:	e7f8      	b.n	5f96 <rshift+0x52>
    5fa4:	1ad3      	subs	r3, r2, r3
    5fa6:	109b      	asrs	r3, r3, #2
    5fa8:	6103      	str	r3, [r0, #16]
    5faa:	d100      	bne.n	5fae <rshift+0x6a>
    5fac:	6143      	str	r3, [r0, #20]
    5fae:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

00005fb0 <__hexdig_fun>:
    5fb0:	1c02      	adds	r2, r0, #0
    5fb2:	3a30      	subs	r2, #48	; 0x30
    5fb4:	1c03      	adds	r3, r0, #0
    5fb6:	2a09      	cmp	r2, #9
    5fb8:	d801      	bhi.n	5fbe <__hexdig_fun+0xe>
    5fba:	3b20      	subs	r3, #32
    5fbc:	e00b      	b.n	5fd6 <__hexdig_fun+0x26>
    5fbe:	1c02      	adds	r2, r0, #0
    5fc0:	3a61      	subs	r2, #97	; 0x61
    5fc2:	2a05      	cmp	r2, #5
    5fc4:	d801      	bhi.n	5fca <__hexdig_fun+0x1a>
    5fc6:	3b47      	subs	r3, #71	; 0x47
    5fc8:	e005      	b.n	5fd6 <__hexdig_fun+0x26>
    5fca:	1c1a      	adds	r2, r3, #0
    5fcc:	3a41      	subs	r2, #65	; 0x41
    5fce:	2000      	movs	r0, #0
    5fd0:	2a05      	cmp	r2, #5
    5fd2:	d801      	bhi.n	5fd8 <__hexdig_fun+0x28>
    5fd4:	3b27      	subs	r3, #39	; 0x27
    5fd6:	b2d8      	uxtb	r0, r3
    5fd8:	4770      	bx	lr

00005fda <__gethex>:
    5fda:	b5f0      	push	{r4, r5, r6, r7, lr}
    5fdc:	b08f      	sub	sp, #60	; 0x3c
    5fde:	9206      	str	r2, [sp, #24]
    5fe0:	930c      	str	r3, [sp, #48]	; 0x30
    5fe2:	910a      	str	r1, [sp, #40]	; 0x28
    5fe4:	9008      	str	r0, [sp, #32]
    5fe6:	f000 fac1 	bl	656c <_localeconv_r>
    5fea:	6800      	ldr	r0, [r0, #0]
    5fec:	900b      	str	r0, [sp, #44]	; 0x2c
    5fee:	f7fd fa65 	bl	34bc <strlen>
    5ff2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5ff4:	9007      	str	r0, [sp, #28]
    5ff6:	182b      	adds	r3, r5, r0
    5ff8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    5ffa:	3b01      	subs	r3, #1
    5ffc:	781b      	ldrb	r3, [r3, #0]
    5ffe:	682a      	ldr	r2, [r5, #0]
    6000:	930d      	str	r3, [sp, #52]	; 0x34
    6002:	1c93      	adds	r3, r2, #2
    6004:	9305      	str	r3, [sp, #20]
    6006:	9d05      	ldr	r5, [sp, #20]
    6008:	1a99      	subs	r1, r3, r2
    600a:	7828      	ldrb	r0, [r5, #0]
    600c:	3902      	subs	r1, #2
    600e:	9109      	str	r1, [sp, #36]	; 0x24
    6010:	3301      	adds	r3, #1
    6012:	2830      	cmp	r0, #48	; 0x30
    6014:	d0f6      	beq.n	6004 <__gethex+0x2a>
    6016:	f7ff ffcb 	bl	5fb0 <__hexdig_fun>
    601a:	1e06      	subs	r6, r0, #0
    601c:	d11f      	bne.n	605e <__gethex+0x84>
    601e:	9805      	ldr	r0, [sp, #20]
    6020:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6022:	9a07      	ldr	r2, [sp, #28]
    6024:	f001 f83c 	bl	70a0 <strncmp>
    6028:	2800      	cmp	r0, #0
    602a:	d13b      	bne.n	60a4 <__gethex+0xca>
    602c:	9807      	ldr	r0, [sp, #28]
    602e:	182f      	adds	r7, r5, r0
    6030:	7838      	ldrb	r0, [r7, #0]
    6032:	f7ff ffbd 	bl	5fb0 <__hexdig_fun>
    6036:	2800      	cmp	r0, #0
    6038:	d037      	beq.n	60aa <__gethex+0xd0>
    603a:	9705      	str	r7, [sp, #20]
    603c:	9d05      	ldr	r5, [sp, #20]
    603e:	7828      	ldrb	r0, [r5, #0]
    6040:	2830      	cmp	r0, #48	; 0x30
    6042:	d103      	bne.n	604c <__gethex+0x72>
    6044:	9d05      	ldr	r5, [sp, #20]
    6046:	3501      	adds	r5, #1
    6048:	9505      	str	r5, [sp, #20]
    604a:	e7f7      	b.n	603c <__gethex+0x62>
    604c:	f7ff ffb0 	bl	5fb0 <__hexdig_fun>
    6050:	4245      	negs	r5, r0
    6052:	4145      	adcs	r5, r0
    6054:	9503      	str	r5, [sp, #12]
    6056:	2501      	movs	r5, #1
    6058:	1c3e      	adds	r6, r7, #0
    605a:	9509      	str	r5, [sp, #36]	; 0x24
    605c:	e002      	b.n	6064 <__gethex+0x8a>
    605e:	2500      	movs	r5, #0
    6060:	9503      	str	r5, [sp, #12]
    6062:	1c2e      	adds	r6, r5, #0
    6064:	9f05      	ldr	r7, [sp, #20]
    6066:	7838      	ldrb	r0, [r7, #0]
    6068:	f7ff ffa2 	bl	5fb0 <__hexdig_fun>
    606c:	2800      	cmp	r0, #0
    606e:	d001      	beq.n	6074 <__gethex+0x9a>
    6070:	3701      	adds	r7, #1
    6072:	e7f8      	b.n	6066 <__gethex+0x8c>
    6074:	1c38      	adds	r0, r7, #0
    6076:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6078:	9a07      	ldr	r2, [sp, #28]
    607a:	f001 f811 	bl	70a0 <strncmp>
    607e:	2800      	cmp	r0, #0
    6080:	d10b      	bne.n	609a <__gethex+0xc0>
    6082:	2e00      	cmp	r6, #0
    6084:	d10b      	bne.n	609e <__gethex+0xc4>
    6086:	9d07      	ldr	r5, [sp, #28]
    6088:	197f      	adds	r7, r7, r5
    608a:	1c3e      	adds	r6, r7, #0
    608c:	7838      	ldrb	r0, [r7, #0]
    608e:	f7ff ff8f 	bl	5fb0 <__hexdig_fun>
    6092:	2800      	cmp	r0, #0
    6094:	d001      	beq.n	609a <__gethex+0xc0>
    6096:	3701      	adds	r7, #1
    6098:	e7f8      	b.n	608c <__gethex+0xb2>
    609a:	2e00      	cmp	r6, #0
    609c:	d009      	beq.n	60b2 <__gethex+0xd8>
    609e:	1bf6      	subs	r6, r6, r7
    60a0:	00b6      	lsls	r6, r6, #2
    60a2:	e006      	b.n	60b2 <__gethex+0xd8>
    60a4:	9f05      	ldr	r7, [sp, #20]
    60a6:	9604      	str	r6, [sp, #16]
    60a8:	e000      	b.n	60ac <__gethex+0xd2>
    60aa:	9004      	str	r0, [sp, #16]
    60ac:	2501      	movs	r5, #1
    60ae:	9503      	str	r5, [sp, #12]
    60b0:	e000      	b.n	60b4 <__gethex+0xda>
    60b2:	9604      	str	r6, [sp, #16]
    60b4:	783b      	ldrb	r3, [r7, #0]
    60b6:	2b50      	cmp	r3, #80	; 0x50
    60b8:	d001      	beq.n	60be <__gethex+0xe4>
    60ba:	2b70      	cmp	r3, #112	; 0x70
    60bc:	d127      	bne.n	610e <__gethex+0x134>
    60be:	787b      	ldrb	r3, [r7, #1]
    60c0:	2b2b      	cmp	r3, #43	; 0x2b
    60c2:	d004      	beq.n	60ce <__gethex+0xf4>
    60c4:	2b2d      	cmp	r3, #45	; 0x2d
    60c6:	d004      	beq.n	60d2 <__gethex+0xf8>
    60c8:	1c7c      	adds	r4, r7, #1
    60ca:	2600      	movs	r6, #0
    60cc:	e003      	b.n	60d6 <__gethex+0xfc>
    60ce:	2600      	movs	r6, #0
    60d0:	e000      	b.n	60d4 <__gethex+0xfa>
    60d2:	2601      	movs	r6, #1
    60d4:	1cbc      	adds	r4, r7, #2
    60d6:	7820      	ldrb	r0, [r4, #0]
    60d8:	f7ff ff6a 	bl	5fb0 <__hexdig_fun>
    60dc:	1e43      	subs	r3, r0, #1
    60de:	b2db      	uxtb	r3, r3
    60e0:	1c05      	adds	r5, r0, #0
    60e2:	2b18      	cmp	r3, #24
    60e4:	d813      	bhi.n	610e <__gethex+0x134>
    60e6:	3401      	adds	r4, #1
    60e8:	7820      	ldrb	r0, [r4, #0]
    60ea:	f7ff ff61 	bl	5fb0 <__hexdig_fun>
    60ee:	1e43      	subs	r3, r0, #1
    60f0:	b2db      	uxtb	r3, r3
    60f2:	3d10      	subs	r5, #16
    60f4:	2b18      	cmp	r3, #24
    60f6:	d803      	bhi.n	6100 <__gethex+0x126>
    60f8:	230a      	movs	r3, #10
    60fa:	435d      	muls	r5, r3
    60fc:	182d      	adds	r5, r5, r0
    60fe:	e7f2      	b.n	60e6 <__gethex+0x10c>
    6100:	2e00      	cmp	r6, #0
    6102:	d000      	beq.n	6106 <__gethex+0x12c>
    6104:	426d      	negs	r5, r5
    6106:	9804      	ldr	r0, [sp, #16]
    6108:	1940      	adds	r0, r0, r5
    610a:	9004      	str	r0, [sp, #16]
    610c:	e000      	b.n	6110 <__gethex+0x136>
    610e:	1c3c      	adds	r4, r7, #0
    6110:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    6112:	602c      	str	r4, [r5, #0]
    6114:	9d03      	ldr	r5, [sp, #12]
    6116:	2d00      	cmp	r5, #0
    6118:	d006      	beq.n	6128 <__gethex+0x14e>
    611a:	9d09      	ldr	r5, [sp, #36]	; 0x24
    611c:	2006      	movs	r0, #6
    611e:	426b      	negs	r3, r5
    6120:	416b      	adcs	r3, r5
    6122:	425b      	negs	r3, r3
    6124:	4018      	ands	r0, r3
    6126:	e174      	b.n	6412 <__gethex+0x438>
    6128:	9d05      	ldr	r5, [sp, #20]
    612a:	9903      	ldr	r1, [sp, #12]
    612c:	1b7b      	subs	r3, r7, r5
    612e:	3b01      	subs	r3, #1
    6130:	2b07      	cmp	r3, #7
    6132:	dd02      	ble.n	613a <__gethex+0x160>
    6134:	3101      	adds	r1, #1
    6136:	105b      	asrs	r3, r3, #1
    6138:	e7fa      	b.n	6130 <__gethex+0x156>
    613a:	9808      	ldr	r0, [sp, #32]
    613c:	f000 fa7f 	bl	663e <_Balloc>
    6140:	1c05      	adds	r5, r0, #0
    6142:	3514      	adds	r5, #20
    6144:	9503      	str	r5, [sp, #12]
    6146:	9509      	str	r5, [sp, #36]	; 0x24
    6148:	2500      	movs	r5, #0
    614a:	1c04      	adds	r4, r0, #0
    614c:	1c2e      	adds	r6, r5, #0
    614e:	9a05      	ldr	r2, [sp, #20]
    6150:	4297      	cmp	r7, r2
    6152:	d927      	bls.n	61a4 <__gethex+0x1ca>
    6154:	3f01      	subs	r7, #1
    6156:	783b      	ldrb	r3, [r7, #0]
    6158:	980d      	ldr	r0, [sp, #52]	; 0x34
    615a:	970a      	str	r7, [sp, #40]	; 0x28
    615c:	4283      	cmp	r3, r0
    615e:	d008      	beq.n	6172 <__gethex+0x198>
    6160:	2e20      	cmp	r6, #32
    6162:	d114      	bne.n	618e <__gethex+0x1b4>
    6164:	9809      	ldr	r0, [sp, #36]	; 0x24
    6166:	6005      	str	r5, [r0, #0]
    6168:	3004      	adds	r0, #4
    616a:	2500      	movs	r5, #0
    616c:	9009      	str	r0, [sp, #36]	; 0x24
    616e:	1c2e      	adds	r6, r5, #0
    6170:	e00d      	b.n	618e <__gethex+0x1b4>
    6172:	990a      	ldr	r1, [sp, #40]	; 0x28
    6174:	9a07      	ldr	r2, [sp, #28]
    6176:	9b05      	ldr	r3, [sp, #20]
    6178:	1a8f      	subs	r7, r1, r2
    617a:	3701      	adds	r7, #1
    617c:	429f      	cmp	r7, r3
    617e:	d3ef      	bcc.n	6160 <__gethex+0x186>
    6180:	1c38      	adds	r0, r7, #0
    6182:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6184:	f000 ff8c 	bl	70a0 <strncmp>
    6188:	2800      	cmp	r0, #0
    618a:	d0e0      	beq.n	614e <__gethex+0x174>
    618c:	e7e8      	b.n	6160 <__gethex+0x186>
    618e:	990a      	ldr	r1, [sp, #40]	; 0x28
    6190:	7808      	ldrb	r0, [r1, #0]
    6192:	f7ff ff0d 	bl	5fb0 <__hexdig_fun>
    6196:	230f      	movs	r3, #15
    6198:	4018      	ands	r0, r3
    619a:	40b0      	lsls	r0, r6
    619c:	4305      	orrs	r5, r0
    619e:	3604      	adds	r6, #4
    61a0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    61a2:	e7d4      	b.n	614e <__gethex+0x174>
    61a4:	9e09      	ldr	r6, [sp, #36]	; 0x24
    61a6:	9b03      	ldr	r3, [sp, #12]
    61a8:	c620      	stmia	r6!, {r5}
    61aa:	1af6      	subs	r6, r6, r3
    61ac:	10b6      	asrs	r6, r6, #2
    61ae:	6126      	str	r6, [r4, #16]
    61b0:	1c28      	adds	r0, r5, #0
    61b2:	f000 fb13 	bl	67dc <__hi0bits>
    61b6:	9d06      	ldr	r5, [sp, #24]
    61b8:	0176      	lsls	r6, r6, #5
    61ba:	682f      	ldr	r7, [r5, #0]
    61bc:	1a36      	subs	r6, r6, r0
    61be:	42be      	cmp	r6, r7
    61c0:	dd27      	ble.n	6212 <__gethex+0x238>
    61c2:	1bf6      	subs	r6, r6, r7
    61c4:	1c20      	adds	r0, r4, #0
    61c6:	1c31      	adds	r1, r6, #0
    61c8:	f000 fe16 	bl	6df8 <__any_on>
    61cc:	2500      	movs	r5, #0
    61ce:	42a8      	cmp	r0, r5
    61d0:	d017      	beq.n	6202 <__gethex+0x228>
    61d2:	1e73      	subs	r3, r6, #1
    61d4:	221f      	movs	r2, #31
    61d6:	2501      	movs	r5, #1
    61d8:	401a      	ands	r2, r3
    61da:	1c28      	adds	r0, r5, #0
    61dc:	4090      	lsls	r0, r2
    61de:	1159      	asrs	r1, r3, #5
    61e0:	1c02      	adds	r2, r0, #0
    61e2:	9803      	ldr	r0, [sp, #12]
    61e4:	0089      	lsls	r1, r1, #2
    61e6:	5809      	ldr	r1, [r1, r0]
    61e8:	4211      	tst	r1, r2
    61ea:	d00a      	beq.n	6202 <__gethex+0x228>
    61ec:	42ab      	cmp	r3, r5
    61ee:	dc01      	bgt.n	61f4 <__gethex+0x21a>
    61f0:	2502      	movs	r5, #2
    61f2:	e006      	b.n	6202 <__gethex+0x228>
    61f4:	1eb1      	subs	r1, r6, #2
    61f6:	1c20      	adds	r0, r4, #0
    61f8:	f000 fdfe 	bl	6df8 <__any_on>
    61fc:	2800      	cmp	r0, #0
    61fe:	d0f7      	beq.n	61f0 <__gethex+0x216>
    6200:	2503      	movs	r5, #3
    6202:	1c31      	adds	r1, r6, #0
    6204:	1c20      	adds	r0, r4, #0
    6206:	f7ff fe9d 	bl	5f44 <rshift>
    620a:	9904      	ldr	r1, [sp, #16]
    620c:	1989      	adds	r1, r1, r6
    620e:	9104      	str	r1, [sp, #16]
    6210:	e00f      	b.n	6232 <__gethex+0x258>
    6212:	2500      	movs	r5, #0
    6214:	42be      	cmp	r6, r7
    6216:	da0c      	bge.n	6232 <__gethex+0x258>
    6218:	1bbe      	subs	r6, r7, r6
    621a:	1c21      	adds	r1, r4, #0
    621c:	1c32      	adds	r2, r6, #0
    621e:	9808      	ldr	r0, [sp, #32]
    6220:	f000 fc10 	bl	6a44 <__lshift>
    6224:	9a04      	ldr	r2, [sp, #16]
    6226:	1c03      	adds	r3, r0, #0
    6228:	1b92      	subs	r2, r2, r6
    622a:	3314      	adds	r3, #20
    622c:	1c04      	adds	r4, r0, #0
    622e:	9204      	str	r2, [sp, #16]
    6230:	9303      	str	r3, [sp, #12]
    6232:	9806      	ldr	r0, [sp, #24]
    6234:	9904      	ldr	r1, [sp, #16]
    6236:	6880      	ldr	r0, [r0, #8]
    6238:	4281      	cmp	r1, r0
    623a:	dd08      	ble.n	624e <__gethex+0x274>
    623c:	9808      	ldr	r0, [sp, #32]
    623e:	1c21      	adds	r1, r4, #0
    6240:	f000 fa35 	bl	66ae <_Bfree>
    6244:	9d14      	ldr	r5, [sp, #80]	; 0x50
    6246:	2300      	movs	r3, #0
    6248:	602b      	str	r3, [r5, #0]
    624a:	20a3      	movs	r0, #163	; 0xa3
    624c:	e0e1      	b.n	6412 <__gethex+0x438>
    624e:	9806      	ldr	r0, [sp, #24]
    6250:	9904      	ldr	r1, [sp, #16]
    6252:	6846      	ldr	r6, [r0, #4]
    6254:	42b1      	cmp	r1, r6
    6256:	da54      	bge.n	6302 <__gethex+0x328>
    6258:	1a76      	subs	r6, r6, r1
    625a:	42be      	cmp	r6, r7
    625c:	db2d      	blt.n	62ba <__gethex+0x2e0>
    625e:	68c3      	ldr	r3, [r0, #12]
    6260:	2b02      	cmp	r3, #2
    6262:	d01a      	beq.n	629a <__gethex+0x2c0>
    6264:	2b03      	cmp	r3, #3
    6266:	d01c      	beq.n	62a2 <__gethex+0x2c8>
    6268:	2b01      	cmp	r3, #1
    626a:	d11d      	bne.n	62a8 <__gethex+0x2ce>
    626c:	42be      	cmp	r6, r7
    626e:	d11b      	bne.n	62a8 <__gethex+0x2ce>
    6270:	2f01      	cmp	r7, #1
    6272:	dc0b      	bgt.n	628c <__gethex+0x2b2>
    6274:	9a06      	ldr	r2, [sp, #24]
    6276:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6278:	6852      	ldr	r2, [r2, #4]
    627a:	2301      	movs	r3, #1
    627c:	602a      	str	r2, [r5, #0]
    627e:	9d03      	ldr	r5, [sp, #12]
    6280:	6123      	str	r3, [r4, #16]
    6282:	602b      	str	r3, [r5, #0]
    6284:	9d14      	ldr	r5, [sp, #80]	; 0x50
    6286:	2062      	movs	r0, #98	; 0x62
    6288:	602c      	str	r4, [r5, #0]
    628a:	e0c2      	b.n	6412 <__gethex+0x438>
    628c:	1e79      	subs	r1, r7, #1
    628e:	1c20      	adds	r0, r4, #0
    6290:	f000 fdb2 	bl	6df8 <__any_on>
    6294:	2800      	cmp	r0, #0
    6296:	d1ed      	bne.n	6274 <__gethex+0x29a>
    6298:	e006      	b.n	62a8 <__gethex+0x2ce>
    629a:	9d15      	ldr	r5, [sp, #84]	; 0x54
    629c:	2d00      	cmp	r5, #0
    629e:	d0e9      	beq.n	6274 <__gethex+0x29a>
    62a0:	e002      	b.n	62a8 <__gethex+0x2ce>
    62a2:	9d15      	ldr	r5, [sp, #84]	; 0x54
    62a4:	2d00      	cmp	r5, #0
    62a6:	d1e5      	bne.n	6274 <__gethex+0x29a>
    62a8:	9808      	ldr	r0, [sp, #32]
    62aa:	1c21      	adds	r1, r4, #0
    62ac:	f000 f9ff 	bl	66ae <_Bfree>
    62b0:	9d14      	ldr	r5, [sp, #80]	; 0x50
    62b2:	2300      	movs	r3, #0
    62b4:	602b      	str	r3, [r5, #0]
    62b6:	2050      	movs	r0, #80	; 0x50
    62b8:	e0ab      	b.n	6412 <__gethex+0x438>
    62ba:	1e70      	subs	r0, r6, #1
    62bc:	9004      	str	r0, [sp, #16]
    62be:	2d00      	cmp	r5, #0
    62c0:	d107      	bne.n	62d2 <__gethex+0x2f8>
    62c2:	2800      	cmp	r0, #0
    62c4:	dd06      	ble.n	62d4 <__gethex+0x2fa>
    62c6:	1c20      	adds	r0, r4, #0
    62c8:	9904      	ldr	r1, [sp, #16]
    62ca:	f000 fd95 	bl	6df8 <__any_on>
    62ce:	1c05      	adds	r5, r0, #0
    62d0:	e000      	b.n	62d4 <__gethex+0x2fa>
    62d2:	2501      	movs	r5, #1
    62d4:	9904      	ldr	r1, [sp, #16]
    62d6:	9803      	ldr	r0, [sp, #12]
    62d8:	114b      	asrs	r3, r1, #5
    62da:	221f      	movs	r2, #31
    62dc:	009b      	lsls	r3, r3, #2
    62de:	4011      	ands	r1, r2
    62e0:	581b      	ldr	r3, [r3, r0]
    62e2:	2201      	movs	r2, #1
    62e4:	408a      	lsls	r2, r1
    62e6:	4213      	tst	r3, r2
    62e8:	d001      	beq.n	62ee <__gethex+0x314>
    62ea:	2302      	movs	r3, #2
    62ec:	431d      	orrs	r5, r3
    62ee:	1c31      	adds	r1, r6, #0
    62f0:	1c20      	adds	r0, r4, #0
    62f2:	f7ff fe27 	bl	5f44 <rshift>
    62f6:	9906      	ldr	r1, [sp, #24]
    62f8:	1bbf      	subs	r7, r7, r6
    62fa:	6849      	ldr	r1, [r1, #4]
    62fc:	2602      	movs	r6, #2
    62fe:	9104      	str	r1, [sp, #16]
    6300:	e000      	b.n	6304 <__gethex+0x32a>
    6302:	2601      	movs	r6, #1
    6304:	2d00      	cmp	r5, #0
    6306:	d07e      	beq.n	6406 <__gethex+0x42c>
    6308:	9a06      	ldr	r2, [sp, #24]
    630a:	68d3      	ldr	r3, [r2, #12]
    630c:	2b02      	cmp	r3, #2
    630e:	d00b      	beq.n	6328 <__gethex+0x34e>
    6310:	2b03      	cmp	r3, #3
    6312:	d00d      	beq.n	6330 <__gethex+0x356>
    6314:	2b01      	cmp	r3, #1
    6316:	d174      	bne.n	6402 <__gethex+0x428>
    6318:	07a8      	lsls	r0, r5, #30
    631a:	d572      	bpl.n	6402 <__gethex+0x428>
    631c:	9903      	ldr	r1, [sp, #12]
    631e:	680a      	ldr	r2, [r1, #0]
    6320:	4315      	orrs	r5, r2
    6322:	421d      	tst	r5, r3
    6324:	d107      	bne.n	6336 <__gethex+0x35c>
    6326:	e06c      	b.n	6402 <__gethex+0x428>
    6328:	9d15      	ldr	r5, [sp, #84]	; 0x54
    632a:	2301      	movs	r3, #1
    632c:	1b5d      	subs	r5, r3, r5
    632e:	9515      	str	r5, [sp, #84]	; 0x54
    6330:	9d15      	ldr	r5, [sp, #84]	; 0x54
    6332:	2d00      	cmp	r5, #0
    6334:	d065      	beq.n	6402 <__gethex+0x428>
    6336:	6925      	ldr	r5, [r4, #16]
    6338:	1c23      	adds	r3, r4, #0
    633a:	00a8      	lsls	r0, r5, #2
    633c:	3314      	adds	r3, #20
    633e:	9005      	str	r0, [sp, #20]
    6340:	1819      	adds	r1, r3, r0
    6342:	681a      	ldr	r2, [r3, #0]
    6344:	1c50      	adds	r0, r2, #1
    6346:	d002      	beq.n	634e <__gethex+0x374>
    6348:	3201      	adds	r2, #1
    634a:	601a      	str	r2, [r3, #0]
    634c:	e021      	b.n	6392 <__gethex+0x3b8>
    634e:	2200      	movs	r2, #0
    6350:	c304      	stmia	r3!, {r2}
    6352:	4299      	cmp	r1, r3
    6354:	d8f5      	bhi.n	6342 <__gethex+0x368>
    6356:	68a1      	ldr	r1, [r4, #8]
    6358:	428d      	cmp	r5, r1
    635a:	db12      	blt.n	6382 <__gethex+0x3a8>
    635c:	6861      	ldr	r1, [r4, #4]
    635e:	9808      	ldr	r0, [sp, #32]
    6360:	3101      	adds	r1, #1
    6362:	f000 f96c 	bl	663e <_Balloc>
    6366:	6922      	ldr	r2, [r4, #16]
    6368:	1c21      	adds	r1, r4, #0
    636a:	3202      	adds	r2, #2
    636c:	9003      	str	r0, [sp, #12]
    636e:	310c      	adds	r1, #12
    6370:	0092      	lsls	r2, r2, #2
    6372:	300c      	adds	r0, #12
    6374:	f7fc ffc8 	bl	3308 <memcpy>
    6378:	1c21      	adds	r1, r4, #0
    637a:	9808      	ldr	r0, [sp, #32]
    637c:	f000 f997 	bl	66ae <_Bfree>
    6380:	9c03      	ldr	r4, [sp, #12]
    6382:	6923      	ldr	r3, [r4, #16]
    6384:	1c5a      	adds	r2, r3, #1
    6386:	3304      	adds	r3, #4
    6388:	009b      	lsls	r3, r3, #2
    638a:	6122      	str	r2, [r4, #16]
    638c:	18e3      	adds	r3, r4, r3
    638e:	2201      	movs	r2, #1
    6390:	605a      	str	r2, [r3, #4]
    6392:	1c22      	adds	r2, r4, #0
    6394:	3214      	adds	r2, #20
    6396:	2e02      	cmp	r6, #2
    6398:	d110      	bne.n	63bc <__gethex+0x3e2>
    639a:	9d06      	ldr	r5, [sp, #24]
    639c:	682b      	ldr	r3, [r5, #0]
    639e:	3b01      	subs	r3, #1
    63a0:	429f      	cmp	r7, r3
    63a2:	d12c      	bne.n	63fe <__gethex+0x424>
    63a4:	1178      	asrs	r0, r7, #5
    63a6:	0080      	lsls	r0, r0, #2
    63a8:	211f      	movs	r1, #31
    63aa:	2301      	movs	r3, #1
    63ac:	4039      	ands	r1, r7
    63ae:	1c1d      	adds	r5, r3, #0
    63b0:	5882      	ldr	r2, [r0, r2]
    63b2:	408d      	lsls	r5, r1
    63b4:	422a      	tst	r2, r5
    63b6:	d022      	beq.n	63fe <__gethex+0x424>
    63b8:	1c1e      	adds	r6, r3, #0
    63ba:	e020      	b.n	63fe <__gethex+0x424>
    63bc:	6920      	ldr	r0, [r4, #16]
    63be:	42a8      	cmp	r0, r5
    63c0:	dd0e      	ble.n	63e0 <__gethex+0x406>
    63c2:	1c20      	adds	r0, r4, #0
    63c4:	2101      	movs	r1, #1
    63c6:	f7ff fdbd 	bl	5f44 <rshift>
    63ca:	9d04      	ldr	r5, [sp, #16]
    63cc:	2601      	movs	r6, #1
    63ce:	3501      	adds	r5, #1
    63d0:	9504      	str	r5, [sp, #16]
    63d2:	9d06      	ldr	r5, [sp, #24]
    63d4:	68ab      	ldr	r3, [r5, #8]
    63d6:	9d04      	ldr	r5, [sp, #16]
    63d8:	429d      	cmp	r5, r3
    63da:	dd00      	ble.n	63de <__gethex+0x404>
    63dc:	e72e      	b.n	623c <__gethex+0x262>
    63de:	e00e      	b.n	63fe <__gethex+0x424>
    63e0:	251f      	movs	r5, #31
    63e2:	403d      	ands	r5, r7
    63e4:	2601      	movs	r6, #1
    63e6:	2d00      	cmp	r5, #0
    63e8:	d009      	beq.n	63fe <__gethex+0x424>
    63ea:	9805      	ldr	r0, [sp, #20]
    63ec:	1812      	adds	r2, r2, r0
    63ee:	3a04      	subs	r2, #4
    63f0:	6810      	ldr	r0, [r2, #0]
    63f2:	f000 f9f3 	bl	67dc <__hi0bits>
    63f6:	2320      	movs	r3, #32
    63f8:	1b5d      	subs	r5, r3, r5
    63fa:	42a8      	cmp	r0, r5
    63fc:	dbe1      	blt.n	63c2 <__gethex+0x3e8>
    63fe:	2320      	movs	r3, #32
    6400:	e000      	b.n	6404 <__gethex+0x42a>
    6402:	2310      	movs	r3, #16
    6404:	431e      	orrs	r6, r3
    6406:	9d14      	ldr	r5, [sp, #80]	; 0x50
    6408:	980c      	ldr	r0, [sp, #48]	; 0x30
    640a:	602c      	str	r4, [r5, #0]
    640c:	9d04      	ldr	r5, [sp, #16]
    640e:	6005      	str	r5, [r0, #0]
    6410:	1c30      	adds	r0, r6, #0
    6412:	b00f      	add	sp, #60	; 0x3c
    6414:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006416 <L_shift>:
    6416:	2308      	movs	r3, #8
    6418:	1a9a      	subs	r2, r3, r2
    641a:	b570      	push	{r4, r5, r6, lr}
    641c:	0092      	lsls	r2, r2, #2
    641e:	2520      	movs	r5, #32
    6420:	1aad      	subs	r5, r5, r2
    6422:	6843      	ldr	r3, [r0, #4]
    6424:	6806      	ldr	r6, [r0, #0]
    6426:	1c1c      	adds	r4, r3, #0
    6428:	40ac      	lsls	r4, r5
    642a:	4334      	orrs	r4, r6
    642c:	40d3      	lsrs	r3, r2
    642e:	6004      	str	r4, [r0, #0]
    6430:	6043      	str	r3, [r0, #4]
    6432:	3004      	adds	r0, #4
    6434:	4288      	cmp	r0, r1
    6436:	d3f4      	bcc.n	6422 <L_shift+0xc>
    6438:	bd70      	pop	{r4, r5, r6, pc}

0000643a <__hexnan>:
    643a:	b5f0      	push	{r4, r5, r6, r7, lr}
    643c:	680b      	ldr	r3, [r1, #0]
    643e:	b089      	sub	sp, #36	; 0x24
    6440:	9201      	str	r2, [sp, #4]
    6442:	9901      	ldr	r1, [sp, #4]
    6444:	115a      	asrs	r2, r3, #5
    6446:	0092      	lsls	r2, r2, #2
    6448:	188a      	adds	r2, r1, r2
    644a:	9203      	str	r2, [sp, #12]
    644c:	221f      	movs	r2, #31
    644e:	4013      	ands	r3, r2
    6450:	9007      	str	r0, [sp, #28]
    6452:	9305      	str	r3, [sp, #20]
    6454:	d002      	beq.n	645c <__hexnan+0x22>
    6456:	9a03      	ldr	r2, [sp, #12]
    6458:	3204      	adds	r2, #4
    645a:	9203      	str	r2, [sp, #12]
    645c:	9b07      	ldr	r3, [sp, #28]
    645e:	9e03      	ldr	r6, [sp, #12]
    6460:	681b      	ldr	r3, [r3, #0]
    6462:	3e04      	subs	r6, #4
    6464:	2500      	movs	r5, #0
    6466:	6035      	str	r5, [r6, #0]
    6468:	9304      	str	r3, [sp, #16]
    646a:	1c37      	adds	r7, r6, #0
    646c:	1c34      	adds	r4, r6, #0
    646e:	9506      	str	r5, [sp, #24]
    6470:	9500      	str	r5, [sp, #0]
    6472:	9b04      	ldr	r3, [sp, #16]
    6474:	785b      	ldrb	r3, [r3, #1]
    6476:	9302      	str	r3, [sp, #8]
    6478:	2b00      	cmp	r3, #0
    647a:	d03e      	beq.n	64fa <__hexnan+0xc0>
    647c:	9802      	ldr	r0, [sp, #8]
    647e:	f7ff fd97 	bl	5fb0 <__hexdig_fun>
    6482:	2800      	cmp	r0, #0
    6484:	d122      	bne.n	64cc <__hexnan+0x92>
    6486:	9902      	ldr	r1, [sp, #8]
    6488:	2920      	cmp	r1, #32
    648a:	d817      	bhi.n	64bc <__hexnan+0x82>
    648c:	9a06      	ldr	r2, [sp, #24]
    648e:	9b00      	ldr	r3, [sp, #0]
    6490:	429a      	cmp	r2, r3
    6492:	da2e      	bge.n	64f2 <__hexnan+0xb8>
    6494:	42bc      	cmp	r4, r7
    6496:	d206      	bcs.n	64a6 <__hexnan+0x6c>
    6498:	2d07      	cmp	r5, #7
    649a:	dc04      	bgt.n	64a6 <__hexnan+0x6c>
    649c:	1c20      	adds	r0, r4, #0
    649e:	1c39      	adds	r1, r7, #0
    64a0:	1c2a      	adds	r2, r5, #0
    64a2:	f7ff ffb8 	bl	6416 <L_shift>
    64a6:	9901      	ldr	r1, [sp, #4]
    64a8:	2508      	movs	r5, #8
    64aa:	428c      	cmp	r4, r1
    64ac:	d921      	bls.n	64f2 <__hexnan+0xb8>
    64ae:	9a00      	ldr	r2, [sp, #0]
    64b0:	1f27      	subs	r7, r4, #4
    64b2:	2500      	movs	r5, #0
    64b4:	603d      	str	r5, [r7, #0]
    64b6:	9206      	str	r2, [sp, #24]
    64b8:	1c3c      	adds	r4, r7, #0
    64ba:	e01a      	b.n	64f2 <__hexnan+0xb8>
    64bc:	9b02      	ldr	r3, [sp, #8]
    64be:	2b29      	cmp	r3, #41	; 0x29
    64c0:	d14f      	bne.n	6562 <__hexnan+0x128>
    64c2:	9b04      	ldr	r3, [sp, #16]
    64c4:	9907      	ldr	r1, [sp, #28]
    64c6:	3302      	adds	r3, #2
    64c8:	600b      	str	r3, [r1, #0]
    64ca:	e016      	b.n	64fa <__hexnan+0xc0>
    64cc:	9a00      	ldr	r2, [sp, #0]
    64ce:	3501      	adds	r5, #1
    64d0:	3201      	adds	r2, #1
    64d2:	9200      	str	r2, [sp, #0]
    64d4:	2d08      	cmp	r5, #8
    64d6:	dd06      	ble.n	64e6 <__hexnan+0xac>
    64d8:	9b01      	ldr	r3, [sp, #4]
    64da:	429c      	cmp	r4, r3
    64dc:	d909      	bls.n	64f2 <__hexnan+0xb8>
    64de:	3c04      	subs	r4, #4
    64e0:	2300      	movs	r3, #0
    64e2:	6023      	str	r3, [r4, #0]
    64e4:	2501      	movs	r5, #1
    64e6:	6821      	ldr	r1, [r4, #0]
    64e8:	220f      	movs	r2, #15
    64ea:	010b      	lsls	r3, r1, #4
    64ec:	4010      	ands	r0, r2
    64ee:	4318      	orrs	r0, r3
    64f0:	6020      	str	r0, [r4, #0]
    64f2:	9a04      	ldr	r2, [sp, #16]
    64f4:	3201      	adds	r2, #1
    64f6:	9204      	str	r2, [sp, #16]
    64f8:	e7bb      	b.n	6472 <__hexnan+0x38>
    64fa:	9900      	ldr	r1, [sp, #0]
    64fc:	2900      	cmp	r1, #0
    64fe:	d030      	beq.n	6562 <__hexnan+0x128>
    6500:	42bc      	cmp	r4, r7
    6502:	d206      	bcs.n	6512 <__hexnan+0xd8>
    6504:	2d07      	cmp	r5, #7
    6506:	dc04      	bgt.n	6512 <__hexnan+0xd8>
    6508:	1c20      	adds	r0, r4, #0
    650a:	1c39      	adds	r1, r7, #0
    650c:	1c2a      	adds	r2, r5, #0
    650e:	f7ff ff82 	bl	6416 <L_shift>
    6512:	9a01      	ldr	r2, [sp, #4]
    6514:	4294      	cmp	r4, r2
    6516:	d90b      	bls.n	6530 <__hexnan+0xf6>
    6518:	1c13      	adds	r3, r2, #0
    651a:	3304      	adds	r3, #4
    651c:	cc02      	ldmia	r4!, {r1}
    651e:	1f1a      	subs	r2, r3, #4
    6520:	6011      	str	r1, [r2, #0]
    6522:	42a6      	cmp	r6, r4
    6524:	d2f9      	bcs.n	651a <__hexnan+0xe0>
    6526:	2200      	movs	r2, #0
    6528:	c304      	stmia	r3!, {r2}
    652a:	429e      	cmp	r6, r3
    652c:	d2fb      	bcs.n	6526 <__hexnan+0xec>
    652e:	e00d      	b.n	654c <__hexnan+0x112>
    6530:	9b05      	ldr	r3, [sp, #20]
    6532:	2b00      	cmp	r3, #0
    6534:	d00a      	beq.n	654c <__hexnan+0x112>
    6536:	9a05      	ldr	r2, [sp, #20]
    6538:	9b03      	ldr	r3, [sp, #12]
    653a:	2120      	movs	r1, #32
    653c:	1a89      	subs	r1, r1, r2
    653e:	2201      	movs	r2, #1
    6540:	3b04      	subs	r3, #4
    6542:	4252      	negs	r2, r2
    6544:	40ca      	lsrs	r2, r1
    6546:	6819      	ldr	r1, [r3, #0]
    6548:	400a      	ands	r2, r1
    654a:	601a      	str	r2, [r3, #0]
    654c:	6832      	ldr	r2, [r6, #0]
    654e:	2a00      	cmp	r2, #0
    6550:	d109      	bne.n	6566 <__hexnan+0x12c>
    6552:	9b01      	ldr	r3, [sp, #4]
    6554:	429e      	cmp	r6, r3
    6556:	d102      	bne.n	655e <__hexnan+0x124>
    6558:	2301      	movs	r3, #1
    655a:	6033      	str	r3, [r6, #0]
    655c:	e003      	b.n	6566 <__hexnan+0x12c>
    655e:	3e04      	subs	r6, #4
    6560:	e7f4      	b.n	654c <__hexnan+0x112>
    6562:	2004      	movs	r0, #4
    6564:	e000      	b.n	6568 <__hexnan+0x12e>
    6566:	2005      	movs	r0, #5
    6568:	b009      	add	sp, #36	; 0x24
    656a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000656c <_localeconv_r>:
    656c:	4800      	ldr	r0, [pc, #0]	; (6570 <_localeconv_r+0x4>)
    656e:	4770      	bx	lr
    6570:	20000170 	.word	0x20000170

00006574 <__smakebuf_r>:
    6574:	b5f0      	push	{r4, r5, r6, r7, lr}
    6576:	898b      	ldrh	r3, [r1, #12]
    6578:	b091      	sub	sp, #68	; 0x44
    657a:	1c05      	adds	r5, r0, #0
    657c:	1c0c      	adds	r4, r1, #0
    657e:	079a      	lsls	r2, r3, #30
    6580:	d425      	bmi.n	65ce <__smakebuf_r+0x5a>
    6582:	230e      	movs	r3, #14
    6584:	5ec9      	ldrsh	r1, [r1, r3]
    6586:	2900      	cmp	r1, #0
    6588:	da06      	bge.n	6598 <__smakebuf_r+0x24>
    658a:	89a7      	ldrh	r7, [r4, #12]
    658c:	2380      	movs	r3, #128	; 0x80
    658e:	401f      	ands	r7, r3
    6590:	d00f      	beq.n	65b2 <__smakebuf_r+0x3e>
    6592:	2700      	movs	r7, #0
    6594:	2640      	movs	r6, #64	; 0x40
    6596:	e00e      	b.n	65b6 <__smakebuf_r+0x42>
    6598:	aa01      	add	r2, sp, #4
    659a:	f000 fdbd 	bl	7118 <_fstat_r>
    659e:	2800      	cmp	r0, #0
    65a0:	dbf3      	blt.n	658a <__smakebuf_r+0x16>
    65a2:	9b02      	ldr	r3, [sp, #8]
    65a4:	27f0      	movs	r7, #240	; 0xf0
    65a6:	023f      	lsls	r7, r7, #8
    65a8:	4a18      	ldr	r2, [pc, #96]	; (660c <__smakebuf_r+0x98>)
    65aa:	401f      	ands	r7, r3
    65ac:	18bf      	adds	r7, r7, r2
    65ae:	427b      	negs	r3, r7
    65b0:	415f      	adcs	r7, r3
    65b2:	2680      	movs	r6, #128	; 0x80
    65b4:	00f6      	lsls	r6, r6, #3
    65b6:	1c28      	adds	r0, r5, #0
    65b8:	1c31      	adds	r1, r6, #0
    65ba:	f000 fc95 	bl	6ee8 <_malloc_r>
    65be:	2800      	cmp	r0, #0
    65c0:	d10c      	bne.n	65dc <__smakebuf_r+0x68>
    65c2:	89a3      	ldrh	r3, [r4, #12]
    65c4:	059a      	lsls	r2, r3, #22
    65c6:	d41f      	bmi.n	6608 <__smakebuf_r+0x94>
    65c8:	2202      	movs	r2, #2
    65ca:	4313      	orrs	r3, r2
    65cc:	81a3      	strh	r3, [r4, #12]
    65ce:	1c23      	adds	r3, r4, #0
    65d0:	3347      	adds	r3, #71	; 0x47
    65d2:	6023      	str	r3, [r4, #0]
    65d4:	6123      	str	r3, [r4, #16]
    65d6:	2301      	movs	r3, #1
    65d8:	6163      	str	r3, [r4, #20]
    65da:	e015      	b.n	6608 <__smakebuf_r+0x94>
    65dc:	4b0c      	ldr	r3, [pc, #48]	; (6610 <__smakebuf_r+0x9c>)
    65de:	2280      	movs	r2, #128	; 0x80
    65e0:	62ab      	str	r3, [r5, #40]	; 0x28
    65e2:	89a3      	ldrh	r3, [r4, #12]
    65e4:	6020      	str	r0, [r4, #0]
    65e6:	4313      	orrs	r3, r2
    65e8:	81a3      	strh	r3, [r4, #12]
    65ea:	6120      	str	r0, [r4, #16]
    65ec:	6166      	str	r6, [r4, #20]
    65ee:	2f00      	cmp	r7, #0
    65f0:	d00a      	beq.n	6608 <__smakebuf_r+0x94>
    65f2:	230e      	movs	r3, #14
    65f4:	5ee1      	ldrsh	r1, [r4, r3]
    65f6:	1c28      	adds	r0, r5, #0
    65f8:	f000 fda0 	bl	713c <_isatty_r>
    65fc:	2800      	cmp	r0, #0
    65fe:	d003      	beq.n	6608 <__smakebuf_r+0x94>
    6600:	89a3      	ldrh	r3, [r4, #12]
    6602:	2201      	movs	r2, #1
    6604:	4313      	orrs	r3, r2
    6606:	81a3      	strh	r3, [r4, #12]
    6608:	b011      	add	sp, #68	; 0x44
    660a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    660c:	ffffe000 	.word	0xffffe000
    6610:	00005dbd 	.word	0x00005dbd

00006614 <malloc>:
    6614:	b508      	push	{r3, lr}
    6616:	4b03      	ldr	r3, [pc, #12]	; (6624 <malloc+0x10>)
    6618:	1c01      	adds	r1, r0, #0
    661a:	6818      	ldr	r0, [r3, #0]
    661c:	f000 fc64 	bl	6ee8 <_malloc_r>
    6620:	bd08      	pop	{r3, pc}
    6622:	46c0      	nop			; (mov r8, r8)
    6624:	20000168 	.word	0x20000168

00006628 <memchr>:
    6628:	b2c9      	uxtb	r1, r1
    662a:	1882      	adds	r2, r0, r2
    662c:	4290      	cmp	r0, r2
    662e:	d004      	beq.n	663a <memchr+0x12>
    6630:	7803      	ldrb	r3, [r0, #0]
    6632:	428b      	cmp	r3, r1
    6634:	d002      	beq.n	663c <memchr+0x14>
    6636:	3001      	adds	r0, #1
    6638:	e7f8      	b.n	662c <memchr+0x4>
    663a:	2000      	movs	r0, #0
    663c:	4770      	bx	lr

0000663e <_Balloc>:
    663e:	b570      	push	{r4, r5, r6, lr}
    6640:	6a45      	ldr	r5, [r0, #36]	; 0x24
    6642:	1c04      	adds	r4, r0, #0
    6644:	1c0e      	adds	r6, r1, #0
    6646:	2d00      	cmp	r5, #0
    6648:	d107      	bne.n	665a <_Balloc+0x1c>
    664a:	2010      	movs	r0, #16
    664c:	f7ff ffe2 	bl	6614 <malloc>
    6650:	6260      	str	r0, [r4, #36]	; 0x24
    6652:	6045      	str	r5, [r0, #4]
    6654:	6085      	str	r5, [r0, #8]
    6656:	6005      	str	r5, [r0, #0]
    6658:	60c5      	str	r5, [r0, #12]
    665a:	6a65      	ldr	r5, [r4, #36]	; 0x24
    665c:	68eb      	ldr	r3, [r5, #12]
    665e:	2b00      	cmp	r3, #0
    6660:	d009      	beq.n	6676 <_Balloc+0x38>
    6662:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6664:	00b2      	lsls	r2, r6, #2
    6666:	68db      	ldr	r3, [r3, #12]
    6668:	189a      	adds	r2, r3, r2
    666a:	6810      	ldr	r0, [r2, #0]
    666c:	2800      	cmp	r0, #0
    666e:	d00e      	beq.n	668e <_Balloc+0x50>
    6670:	6803      	ldr	r3, [r0, #0]
    6672:	6013      	str	r3, [r2, #0]
    6674:	e017      	b.n	66a6 <_Balloc+0x68>
    6676:	1c20      	adds	r0, r4, #0
    6678:	2104      	movs	r1, #4
    667a:	2221      	movs	r2, #33	; 0x21
    667c:	f000 fbde 	bl	6e3c <_calloc_r>
    6680:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6682:	60e8      	str	r0, [r5, #12]
    6684:	68db      	ldr	r3, [r3, #12]
    6686:	2b00      	cmp	r3, #0
    6688:	d1eb      	bne.n	6662 <_Balloc+0x24>
    668a:	2000      	movs	r0, #0
    668c:	e00e      	b.n	66ac <_Balloc+0x6e>
    668e:	2101      	movs	r1, #1
    6690:	1c0d      	adds	r5, r1, #0
    6692:	40b5      	lsls	r5, r6
    6694:	1d6a      	adds	r2, r5, #5
    6696:	0092      	lsls	r2, r2, #2
    6698:	1c20      	adds	r0, r4, #0
    669a:	f000 fbcf 	bl	6e3c <_calloc_r>
    669e:	2800      	cmp	r0, #0
    66a0:	d0f3      	beq.n	668a <_Balloc+0x4c>
    66a2:	6046      	str	r6, [r0, #4]
    66a4:	6085      	str	r5, [r0, #8]
    66a6:	2200      	movs	r2, #0
    66a8:	6102      	str	r2, [r0, #16]
    66aa:	60c2      	str	r2, [r0, #12]
    66ac:	bd70      	pop	{r4, r5, r6, pc}

000066ae <_Bfree>:
    66ae:	b570      	push	{r4, r5, r6, lr}
    66b0:	6a44      	ldr	r4, [r0, #36]	; 0x24
    66b2:	1c06      	adds	r6, r0, #0
    66b4:	1c0d      	adds	r5, r1, #0
    66b6:	2c00      	cmp	r4, #0
    66b8:	d107      	bne.n	66ca <_Bfree+0x1c>
    66ba:	2010      	movs	r0, #16
    66bc:	f7ff ffaa 	bl	6614 <malloc>
    66c0:	6270      	str	r0, [r6, #36]	; 0x24
    66c2:	6044      	str	r4, [r0, #4]
    66c4:	6084      	str	r4, [r0, #8]
    66c6:	6004      	str	r4, [r0, #0]
    66c8:	60c4      	str	r4, [r0, #12]
    66ca:	2d00      	cmp	r5, #0
    66cc:	d007      	beq.n	66de <_Bfree+0x30>
    66ce:	6a72      	ldr	r2, [r6, #36]	; 0x24
    66d0:	6869      	ldr	r1, [r5, #4]
    66d2:	68d2      	ldr	r2, [r2, #12]
    66d4:	008b      	lsls	r3, r1, #2
    66d6:	18d3      	adds	r3, r2, r3
    66d8:	681a      	ldr	r2, [r3, #0]
    66da:	602a      	str	r2, [r5, #0]
    66dc:	601d      	str	r5, [r3, #0]
    66de:	bd70      	pop	{r4, r5, r6, pc}

000066e0 <__multadd>:
    66e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    66e2:	1c0c      	adds	r4, r1, #0
    66e4:	1c1e      	adds	r6, r3, #0
    66e6:	690d      	ldr	r5, [r1, #16]
    66e8:	1c07      	adds	r7, r0, #0
    66ea:	3114      	adds	r1, #20
    66ec:	2300      	movs	r3, #0
    66ee:	6808      	ldr	r0, [r1, #0]
    66f0:	3301      	adds	r3, #1
    66f2:	b280      	uxth	r0, r0
    66f4:	4350      	muls	r0, r2
    66f6:	1980      	adds	r0, r0, r6
    66f8:	4684      	mov	ip, r0
    66fa:	0c06      	lsrs	r6, r0, #16
    66fc:	6808      	ldr	r0, [r1, #0]
    66fe:	0c00      	lsrs	r0, r0, #16
    6700:	4350      	muls	r0, r2
    6702:	1830      	adds	r0, r6, r0
    6704:	0c06      	lsrs	r6, r0, #16
    6706:	0400      	lsls	r0, r0, #16
    6708:	9001      	str	r0, [sp, #4]
    670a:	4660      	mov	r0, ip
    670c:	b280      	uxth	r0, r0
    670e:	4684      	mov	ip, r0
    6710:	9801      	ldr	r0, [sp, #4]
    6712:	4484      	add	ip, r0
    6714:	4660      	mov	r0, ip
    6716:	c101      	stmia	r1!, {r0}
    6718:	42ab      	cmp	r3, r5
    671a:	dbe8      	blt.n	66ee <__multadd+0xe>
    671c:	2e00      	cmp	r6, #0
    671e:	d01b      	beq.n	6758 <__multadd+0x78>
    6720:	68a3      	ldr	r3, [r4, #8]
    6722:	429d      	cmp	r5, r3
    6724:	db12      	blt.n	674c <__multadd+0x6c>
    6726:	6861      	ldr	r1, [r4, #4]
    6728:	1c38      	adds	r0, r7, #0
    672a:	3101      	adds	r1, #1
    672c:	f7ff ff87 	bl	663e <_Balloc>
    6730:	6922      	ldr	r2, [r4, #16]
    6732:	1c21      	adds	r1, r4, #0
    6734:	3202      	adds	r2, #2
    6736:	9001      	str	r0, [sp, #4]
    6738:	310c      	adds	r1, #12
    673a:	0092      	lsls	r2, r2, #2
    673c:	300c      	adds	r0, #12
    673e:	f7fc fde3 	bl	3308 <memcpy>
    6742:	1c21      	adds	r1, r4, #0
    6744:	1c38      	adds	r0, r7, #0
    6746:	f7ff ffb2 	bl	66ae <_Bfree>
    674a:	9c01      	ldr	r4, [sp, #4]
    674c:	1d2b      	adds	r3, r5, #4
    674e:	009b      	lsls	r3, r3, #2
    6750:	18e3      	adds	r3, r4, r3
    6752:	3501      	adds	r5, #1
    6754:	605e      	str	r6, [r3, #4]
    6756:	6125      	str	r5, [r4, #16]
    6758:	1c20      	adds	r0, r4, #0
    675a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000675c <__s2b>:
    675c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    675e:	1c06      	adds	r6, r0, #0
    6760:	1c18      	adds	r0, r3, #0
    6762:	1c0f      	adds	r7, r1, #0
    6764:	3008      	adds	r0, #8
    6766:	2109      	movs	r1, #9
    6768:	9301      	str	r3, [sp, #4]
    676a:	1c14      	adds	r4, r2, #0
    676c:	f000 fd78 	bl	7260 <__aeabi_idiv>
    6770:	2301      	movs	r3, #1
    6772:	2100      	movs	r1, #0
    6774:	4298      	cmp	r0, r3
    6776:	dd02      	ble.n	677e <__s2b+0x22>
    6778:	005b      	lsls	r3, r3, #1
    677a:	3101      	adds	r1, #1
    677c:	e7fa      	b.n	6774 <__s2b+0x18>
    677e:	1c30      	adds	r0, r6, #0
    6780:	f7ff ff5d 	bl	663e <_Balloc>
    6784:	9b08      	ldr	r3, [sp, #32]
    6786:	1c01      	adds	r1, r0, #0
    6788:	6143      	str	r3, [r0, #20]
    678a:	2301      	movs	r3, #1
    678c:	6103      	str	r3, [r0, #16]
    678e:	2c09      	cmp	r4, #9
    6790:	dd12      	ble.n	67b8 <__s2b+0x5c>
    6792:	1c3b      	adds	r3, r7, #0
    6794:	3309      	adds	r3, #9
    6796:	9300      	str	r3, [sp, #0]
    6798:	1c1d      	adds	r5, r3, #0
    679a:	193f      	adds	r7, r7, r4
    679c:	782b      	ldrb	r3, [r5, #0]
    679e:	1c30      	adds	r0, r6, #0
    67a0:	3b30      	subs	r3, #48	; 0x30
    67a2:	220a      	movs	r2, #10
    67a4:	f7ff ff9c 	bl	66e0 <__multadd>
    67a8:	3501      	adds	r5, #1
    67aa:	1c01      	adds	r1, r0, #0
    67ac:	42bd      	cmp	r5, r7
    67ae:	d1f5      	bne.n	679c <__s2b+0x40>
    67b0:	9b00      	ldr	r3, [sp, #0]
    67b2:	191f      	adds	r7, r3, r4
    67b4:	3f08      	subs	r7, #8
    67b6:	e001      	b.n	67bc <__s2b+0x60>
    67b8:	370a      	adds	r7, #10
    67ba:	2409      	movs	r4, #9
    67bc:	1c25      	adds	r5, r4, #0
    67be:	9b01      	ldr	r3, [sp, #4]
    67c0:	429d      	cmp	r5, r3
    67c2:	da09      	bge.n	67d8 <__s2b+0x7c>
    67c4:	1b3b      	subs	r3, r7, r4
    67c6:	5d5b      	ldrb	r3, [r3, r5]
    67c8:	1c30      	adds	r0, r6, #0
    67ca:	3b30      	subs	r3, #48	; 0x30
    67cc:	220a      	movs	r2, #10
    67ce:	f7ff ff87 	bl	66e0 <__multadd>
    67d2:	3501      	adds	r5, #1
    67d4:	1c01      	adds	r1, r0, #0
    67d6:	e7f2      	b.n	67be <__s2b+0x62>
    67d8:	1c08      	adds	r0, r1, #0
    67da:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

000067dc <__hi0bits>:
    67dc:	2200      	movs	r2, #0
    67de:	1c03      	adds	r3, r0, #0
    67e0:	0c01      	lsrs	r1, r0, #16
    67e2:	4291      	cmp	r1, r2
    67e4:	d101      	bne.n	67ea <__hi0bits+0xe>
    67e6:	0403      	lsls	r3, r0, #16
    67e8:	2210      	movs	r2, #16
    67ea:	0e19      	lsrs	r1, r3, #24
    67ec:	d101      	bne.n	67f2 <__hi0bits+0x16>
    67ee:	3208      	adds	r2, #8
    67f0:	021b      	lsls	r3, r3, #8
    67f2:	0f19      	lsrs	r1, r3, #28
    67f4:	d101      	bne.n	67fa <__hi0bits+0x1e>
    67f6:	3204      	adds	r2, #4
    67f8:	011b      	lsls	r3, r3, #4
    67fa:	0f99      	lsrs	r1, r3, #30
    67fc:	d101      	bne.n	6802 <__hi0bits+0x26>
    67fe:	3202      	adds	r2, #2
    6800:	009b      	lsls	r3, r3, #2
    6802:	2b00      	cmp	r3, #0
    6804:	db04      	blt.n	6810 <__hi0bits+0x34>
    6806:	2020      	movs	r0, #32
    6808:	0059      	lsls	r1, r3, #1
    680a:	d502      	bpl.n	6812 <__hi0bits+0x36>
    680c:	1c50      	adds	r0, r2, #1
    680e:	e000      	b.n	6812 <__hi0bits+0x36>
    6810:	1c10      	adds	r0, r2, #0
    6812:	4770      	bx	lr

00006814 <__lo0bits>:
    6814:	6803      	ldr	r3, [r0, #0]
    6816:	2207      	movs	r2, #7
    6818:	1c01      	adds	r1, r0, #0
    681a:	401a      	ands	r2, r3
    681c:	d00b      	beq.n	6836 <__lo0bits+0x22>
    681e:	2201      	movs	r2, #1
    6820:	2000      	movs	r0, #0
    6822:	4213      	tst	r3, r2
    6824:	d122      	bne.n	686c <__lo0bits+0x58>
    6826:	2002      	movs	r0, #2
    6828:	4203      	tst	r3, r0
    682a:	d001      	beq.n	6830 <__lo0bits+0x1c>
    682c:	40d3      	lsrs	r3, r2
    682e:	e01b      	b.n	6868 <__lo0bits+0x54>
    6830:	089b      	lsrs	r3, r3, #2
    6832:	600b      	str	r3, [r1, #0]
    6834:	e01a      	b.n	686c <__lo0bits+0x58>
    6836:	b298      	uxth	r0, r3
    6838:	2800      	cmp	r0, #0
    683a:	d101      	bne.n	6840 <__lo0bits+0x2c>
    683c:	0c1b      	lsrs	r3, r3, #16
    683e:	2210      	movs	r2, #16
    6840:	b2d8      	uxtb	r0, r3
    6842:	2800      	cmp	r0, #0
    6844:	d101      	bne.n	684a <__lo0bits+0x36>
    6846:	3208      	adds	r2, #8
    6848:	0a1b      	lsrs	r3, r3, #8
    684a:	0718      	lsls	r0, r3, #28
    684c:	d101      	bne.n	6852 <__lo0bits+0x3e>
    684e:	3204      	adds	r2, #4
    6850:	091b      	lsrs	r3, r3, #4
    6852:	0798      	lsls	r0, r3, #30
    6854:	d101      	bne.n	685a <__lo0bits+0x46>
    6856:	3202      	adds	r2, #2
    6858:	089b      	lsrs	r3, r3, #2
    685a:	07d8      	lsls	r0, r3, #31
    685c:	d404      	bmi.n	6868 <__lo0bits+0x54>
    685e:	085b      	lsrs	r3, r3, #1
    6860:	2020      	movs	r0, #32
    6862:	2b00      	cmp	r3, #0
    6864:	d002      	beq.n	686c <__lo0bits+0x58>
    6866:	3201      	adds	r2, #1
    6868:	600b      	str	r3, [r1, #0]
    686a:	1c10      	adds	r0, r2, #0
    686c:	4770      	bx	lr

0000686e <__i2b>:
    686e:	b510      	push	{r4, lr}
    6870:	1c0c      	adds	r4, r1, #0
    6872:	2101      	movs	r1, #1
    6874:	f7ff fee3 	bl	663e <_Balloc>
    6878:	2301      	movs	r3, #1
    687a:	6144      	str	r4, [r0, #20]
    687c:	6103      	str	r3, [r0, #16]
    687e:	bd10      	pop	{r4, pc}

00006880 <__multiply>:
    6880:	b5f0      	push	{r4, r5, r6, r7, lr}
    6882:	1c0c      	adds	r4, r1, #0
    6884:	1c15      	adds	r5, r2, #0
    6886:	6909      	ldr	r1, [r1, #16]
    6888:	6912      	ldr	r2, [r2, #16]
    688a:	b08b      	sub	sp, #44	; 0x2c
    688c:	4291      	cmp	r1, r2
    688e:	da02      	bge.n	6896 <__multiply+0x16>
    6890:	1c23      	adds	r3, r4, #0
    6892:	1c2c      	adds	r4, r5, #0
    6894:	1c1d      	adds	r5, r3, #0
    6896:	6927      	ldr	r7, [r4, #16]
    6898:	692e      	ldr	r6, [r5, #16]
    689a:	68a2      	ldr	r2, [r4, #8]
    689c:	19bb      	adds	r3, r7, r6
    689e:	6861      	ldr	r1, [r4, #4]
    68a0:	9302      	str	r3, [sp, #8]
    68a2:	4293      	cmp	r3, r2
    68a4:	dd00      	ble.n	68a8 <__multiply+0x28>
    68a6:	3101      	adds	r1, #1
    68a8:	f7ff fec9 	bl	663e <_Balloc>
    68ac:	1c03      	adds	r3, r0, #0
    68ae:	9003      	str	r0, [sp, #12]
    68b0:	9802      	ldr	r0, [sp, #8]
    68b2:	3314      	adds	r3, #20
    68b4:	0082      	lsls	r2, r0, #2
    68b6:	189a      	adds	r2, r3, r2
    68b8:	1c19      	adds	r1, r3, #0
    68ba:	4291      	cmp	r1, r2
    68bc:	d202      	bcs.n	68c4 <__multiply+0x44>
    68be:	2000      	movs	r0, #0
    68c0:	c101      	stmia	r1!, {r0}
    68c2:	e7fa      	b.n	68ba <__multiply+0x3a>
    68c4:	3514      	adds	r5, #20
    68c6:	3414      	adds	r4, #20
    68c8:	00bf      	lsls	r7, r7, #2
    68ca:	46ac      	mov	ip, r5
    68cc:	00b6      	lsls	r6, r6, #2
    68ce:	19e7      	adds	r7, r4, r7
    68d0:	4466      	add	r6, ip
    68d2:	9404      	str	r4, [sp, #16]
    68d4:	9707      	str	r7, [sp, #28]
    68d6:	9609      	str	r6, [sp, #36]	; 0x24
    68d8:	9e09      	ldr	r6, [sp, #36]	; 0x24
    68da:	45b4      	cmp	ip, r6
    68dc:	d256      	bcs.n	698c <__multiply+0x10c>
    68de:	4665      	mov	r5, ip
    68e0:	882d      	ldrh	r5, [r5, #0]
    68e2:	9505      	str	r5, [sp, #20]
    68e4:	2d00      	cmp	r5, #0
    68e6:	d01f      	beq.n	6928 <__multiply+0xa8>
    68e8:	9c04      	ldr	r4, [sp, #16]
    68ea:	1c19      	adds	r1, r3, #0
    68ec:	2000      	movs	r0, #0
    68ee:	680f      	ldr	r7, [r1, #0]
    68f0:	cc40      	ldmia	r4!, {r6}
    68f2:	b2bf      	uxth	r7, r7
    68f4:	9d05      	ldr	r5, [sp, #20]
    68f6:	9706      	str	r7, [sp, #24]
    68f8:	b2b7      	uxth	r7, r6
    68fa:	436f      	muls	r7, r5
    68fc:	9d06      	ldr	r5, [sp, #24]
    68fe:	0c36      	lsrs	r6, r6, #16
    6900:	19ef      	adds	r7, r5, r7
    6902:	183f      	adds	r7, r7, r0
    6904:	6808      	ldr	r0, [r1, #0]
    6906:	9108      	str	r1, [sp, #32]
    6908:	0c05      	lsrs	r5, r0, #16
    690a:	9805      	ldr	r0, [sp, #20]
    690c:	4346      	muls	r6, r0
    690e:	0c38      	lsrs	r0, r7, #16
    6910:	19ad      	adds	r5, r5, r6
    6912:	182d      	adds	r5, r5, r0
    6914:	0c28      	lsrs	r0, r5, #16
    6916:	b2bf      	uxth	r7, r7
    6918:	042d      	lsls	r5, r5, #16
    691a:	433d      	orrs	r5, r7
    691c:	c120      	stmia	r1!, {r5}
    691e:	9d07      	ldr	r5, [sp, #28]
    6920:	42ac      	cmp	r4, r5
    6922:	d3e4      	bcc.n	68ee <__multiply+0x6e>
    6924:	9e08      	ldr	r6, [sp, #32]
    6926:	6070      	str	r0, [r6, #4]
    6928:	4667      	mov	r7, ip
    692a:	887d      	ldrh	r5, [r7, #2]
    692c:	2d00      	cmp	r5, #0
    692e:	d022      	beq.n	6976 <__multiply+0xf6>
    6930:	2600      	movs	r6, #0
    6932:	6818      	ldr	r0, [r3, #0]
    6934:	9c04      	ldr	r4, [sp, #16]
    6936:	1c19      	adds	r1, r3, #0
    6938:	9601      	str	r6, [sp, #4]
    693a:	8827      	ldrh	r7, [r4, #0]
    693c:	b280      	uxth	r0, r0
    693e:	436f      	muls	r7, r5
    6940:	9706      	str	r7, [sp, #24]
    6942:	9e06      	ldr	r6, [sp, #24]
    6944:	884f      	ldrh	r7, [r1, #2]
    6946:	9105      	str	r1, [sp, #20]
    6948:	19f6      	adds	r6, r6, r7
    694a:	9f01      	ldr	r7, [sp, #4]
    694c:	19f7      	adds	r7, r6, r7
    694e:	9706      	str	r7, [sp, #24]
    6950:	043f      	lsls	r7, r7, #16
    6952:	4338      	orrs	r0, r7
    6954:	6008      	str	r0, [r1, #0]
    6956:	cc01      	ldmia	r4!, {r0}
    6958:	888f      	ldrh	r7, [r1, #4]
    695a:	0c00      	lsrs	r0, r0, #16
    695c:	4368      	muls	r0, r5
    695e:	19c0      	adds	r0, r0, r7
    6960:	9f06      	ldr	r7, [sp, #24]
    6962:	3104      	adds	r1, #4
    6964:	0c3e      	lsrs	r6, r7, #16
    6966:	1980      	adds	r0, r0, r6
    6968:	9f07      	ldr	r7, [sp, #28]
    696a:	0c06      	lsrs	r6, r0, #16
    696c:	9601      	str	r6, [sp, #4]
    696e:	42a7      	cmp	r7, r4
    6970:	d8e3      	bhi.n	693a <__multiply+0xba>
    6972:	9905      	ldr	r1, [sp, #20]
    6974:	6048      	str	r0, [r1, #4]
    6976:	2504      	movs	r5, #4
    6978:	44ac      	add	ip, r5
    697a:	195b      	adds	r3, r3, r5
    697c:	e7ac      	b.n	68d8 <__multiply+0x58>
    697e:	3a04      	subs	r2, #4
    6980:	6810      	ldr	r0, [r2, #0]
    6982:	2800      	cmp	r0, #0
    6984:	d105      	bne.n	6992 <__multiply+0x112>
    6986:	9f02      	ldr	r7, [sp, #8]
    6988:	3f01      	subs	r7, #1
    698a:	9702      	str	r7, [sp, #8]
    698c:	9d02      	ldr	r5, [sp, #8]
    698e:	2d00      	cmp	r5, #0
    6990:	dcf5      	bgt.n	697e <__multiply+0xfe>
    6992:	9f03      	ldr	r7, [sp, #12]
    6994:	9e02      	ldr	r6, [sp, #8]
    6996:	1c38      	adds	r0, r7, #0
    6998:	613e      	str	r6, [r7, #16]
    699a:	b00b      	add	sp, #44	; 0x2c
    699c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

000069a0 <__pow5mult>:
    69a0:	2303      	movs	r3, #3
    69a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    69a4:	4013      	ands	r3, r2
    69a6:	1c05      	adds	r5, r0, #0
    69a8:	1c0e      	adds	r6, r1, #0
    69aa:	1c14      	adds	r4, r2, #0
    69ac:	2b00      	cmp	r3, #0
    69ae:	d007      	beq.n	69c0 <__pow5mult+0x20>
    69b0:	4a22      	ldr	r2, [pc, #136]	; (6a3c <__pow5mult+0x9c>)
    69b2:	3b01      	subs	r3, #1
    69b4:	009b      	lsls	r3, r3, #2
    69b6:	589a      	ldr	r2, [r3, r2]
    69b8:	2300      	movs	r3, #0
    69ba:	f7ff fe91 	bl	66e0 <__multadd>
    69be:	1c06      	adds	r6, r0, #0
    69c0:	10a4      	asrs	r4, r4, #2
    69c2:	9401      	str	r4, [sp, #4]
    69c4:	d037      	beq.n	6a36 <__pow5mult+0x96>
    69c6:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    69c8:	2c00      	cmp	r4, #0
    69ca:	d107      	bne.n	69dc <__pow5mult+0x3c>
    69cc:	2010      	movs	r0, #16
    69ce:	f7ff fe21 	bl	6614 <malloc>
    69d2:	6268      	str	r0, [r5, #36]	; 0x24
    69d4:	6044      	str	r4, [r0, #4]
    69d6:	6084      	str	r4, [r0, #8]
    69d8:	6004      	str	r4, [r0, #0]
    69da:	60c4      	str	r4, [r0, #12]
    69dc:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    69de:	68bc      	ldr	r4, [r7, #8]
    69e0:	2c00      	cmp	r4, #0
    69e2:	d110      	bne.n	6a06 <__pow5mult+0x66>
    69e4:	1c28      	adds	r0, r5, #0
    69e6:	4916      	ldr	r1, [pc, #88]	; (6a40 <__pow5mult+0xa0>)
    69e8:	f7ff ff41 	bl	686e <__i2b>
    69ec:	2300      	movs	r3, #0
    69ee:	60b8      	str	r0, [r7, #8]
    69f0:	1c04      	adds	r4, r0, #0
    69f2:	6003      	str	r3, [r0, #0]
    69f4:	e007      	b.n	6a06 <__pow5mult+0x66>
    69f6:	9b01      	ldr	r3, [sp, #4]
    69f8:	105b      	asrs	r3, r3, #1
    69fa:	9301      	str	r3, [sp, #4]
    69fc:	d01b      	beq.n	6a36 <__pow5mult+0x96>
    69fe:	6820      	ldr	r0, [r4, #0]
    6a00:	2800      	cmp	r0, #0
    6a02:	d00f      	beq.n	6a24 <__pow5mult+0x84>
    6a04:	1c04      	adds	r4, r0, #0
    6a06:	9b01      	ldr	r3, [sp, #4]
    6a08:	07db      	lsls	r3, r3, #31
    6a0a:	d5f4      	bpl.n	69f6 <__pow5mult+0x56>
    6a0c:	1c31      	adds	r1, r6, #0
    6a0e:	1c22      	adds	r2, r4, #0
    6a10:	1c28      	adds	r0, r5, #0
    6a12:	f7ff ff35 	bl	6880 <__multiply>
    6a16:	1c31      	adds	r1, r6, #0
    6a18:	1c07      	adds	r7, r0, #0
    6a1a:	1c28      	adds	r0, r5, #0
    6a1c:	f7ff fe47 	bl	66ae <_Bfree>
    6a20:	1c3e      	adds	r6, r7, #0
    6a22:	e7e8      	b.n	69f6 <__pow5mult+0x56>
    6a24:	1c28      	adds	r0, r5, #0
    6a26:	1c21      	adds	r1, r4, #0
    6a28:	1c22      	adds	r2, r4, #0
    6a2a:	f7ff ff29 	bl	6880 <__multiply>
    6a2e:	2300      	movs	r3, #0
    6a30:	6020      	str	r0, [r4, #0]
    6a32:	6003      	str	r3, [r0, #0]
    6a34:	e7e6      	b.n	6a04 <__pow5mult+0x64>
    6a36:	1c30      	adds	r0, r6, #0
    6a38:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6a3a:	46c0      	nop			; (mov r8, r8)
    6a3c:	0000aed0 	.word	0x0000aed0
    6a40:	00000271 	.word	0x00000271

00006a44 <__lshift>:
    6a44:	b5f0      	push	{r4, r5, r6, r7, lr}
    6a46:	1c0c      	adds	r4, r1, #0
    6a48:	b085      	sub	sp, #20
    6a4a:	9003      	str	r0, [sp, #12]
    6a4c:	6920      	ldr	r0, [r4, #16]
    6a4e:	1155      	asrs	r5, r2, #5
    6a50:	1828      	adds	r0, r5, r0
    6a52:	9002      	str	r0, [sp, #8]
    6a54:	6849      	ldr	r1, [r1, #4]
    6a56:	3001      	adds	r0, #1
    6a58:	68a3      	ldr	r3, [r4, #8]
    6a5a:	1c17      	adds	r7, r2, #0
    6a5c:	9000      	str	r0, [sp, #0]
    6a5e:	9a00      	ldr	r2, [sp, #0]
    6a60:	429a      	cmp	r2, r3
    6a62:	dd02      	ble.n	6a6a <__lshift+0x26>
    6a64:	3101      	adds	r1, #1
    6a66:	005b      	lsls	r3, r3, #1
    6a68:	e7f9      	b.n	6a5e <__lshift+0x1a>
    6a6a:	9803      	ldr	r0, [sp, #12]
    6a6c:	f7ff fde7 	bl	663e <_Balloc>
    6a70:	1c02      	adds	r2, r0, #0
    6a72:	1c06      	adds	r6, r0, #0
    6a74:	3214      	adds	r2, #20
    6a76:	2300      	movs	r3, #0
    6a78:	42ab      	cmp	r3, r5
    6a7a:	da04      	bge.n	6a86 <__lshift+0x42>
    6a7c:	0099      	lsls	r1, r3, #2
    6a7e:	2000      	movs	r0, #0
    6a80:	5050      	str	r0, [r2, r1]
    6a82:	3301      	adds	r3, #1
    6a84:	e7f8      	b.n	6a78 <__lshift+0x34>
    6a86:	43eb      	mvns	r3, r5
    6a88:	17db      	asrs	r3, r3, #31
    6a8a:	401d      	ands	r5, r3
    6a8c:	00ad      	lsls	r5, r5, #2
    6a8e:	6920      	ldr	r0, [r4, #16]
    6a90:	1955      	adds	r5, r2, r5
    6a92:	1c22      	adds	r2, r4, #0
    6a94:	3214      	adds	r2, #20
    6a96:	0083      	lsls	r3, r0, #2
    6a98:	189b      	adds	r3, r3, r2
    6a9a:	469c      	mov	ip, r3
    6a9c:	231f      	movs	r3, #31
    6a9e:	401f      	ands	r7, r3
    6aa0:	d014      	beq.n	6acc <__lshift+0x88>
    6aa2:	2320      	movs	r3, #32
    6aa4:	1bdb      	subs	r3, r3, r7
    6aa6:	9301      	str	r3, [sp, #4]
    6aa8:	2300      	movs	r3, #0
    6aaa:	6810      	ldr	r0, [r2, #0]
    6aac:	1c29      	adds	r1, r5, #0
    6aae:	40b8      	lsls	r0, r7
    6ab0:	4303      	orrs	r3, r0
    6ab2:	c508      	stmia	r5!, {r3}
    6ab4:	ca08      	ldmia	r2!, {r3}
    6ab6:	9801      	ldr	r0, [sp, #4]
    6ab8:	40c3      	lsrs	r3, r0
    6aba:	4594      	cmp	ip, r2
    6abc:	d8f5      	bhi.n	6aaa <__lshift+0x66>
    6abe:	604b      	str	r3, [r1, #4]
    6ac0:	2b00      	cmp	r3, #0
    6ac2:	d007      	beq.n	6ad4 <__lshift+0x90>
    6ac4:	9902      	ldr	r1, [sp, #8]
    6ac6:	3102      	adds	r1, #2
    6ac8:	9100      	str	r1, [sp, #0]
    6aca:	e003      	b.n	6ad4 <__lshift+0x90>
    6acc:	ca08      	ldmia	r2!, {r3}
    6ace:	c508      	stmia	r5!, {r3}
    6ad0:	4594      	cmp	ip, r2
    6ad2:	d8fb      	bhi.n	6acc <__lshift+0x88>
    6ad4:	9b00      	ldr	r3, [sp, #0]
    6ad6:	9803      	ldr	r0, [sp, #12]
    6ad8:	3b01      	subs	r3, #1
    6ada:	6133      	str	r3, [r6, #16]
    6adc:	1c21      	adds	r1, r4, #0
    6ade:	f7ff fde6 	bl	66ae <_Bfree>
    6ae2:	1c30      	adds	r0, r6, #0
    6ae4:	b005      	add	sp, #20
    6ae6:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006ae8 <__mcmp>:
    6ae8:	b510      	push	{r4, lr}
    6aea:	6902      	ldr	r2, [r0, #16]
    6aec:	690c      	ldr	r4, [r1, #16]
    6aee:	1c03      	adds	r3, r0, #0
    6af0:	1b10      	subs	r0, r2, r4
    6af2:	d113      	bne.n	6b1c <__mcmp+0x34>
    6af4:	1c1a      	adds	r2, r3, #0
    6af6:	00a0      	lsls	r0, r4, #2
    6af8:	3214      	adds	r2, #20
    6afa:	3114      	adds	r1, #20
    6afc:	1813      	adds	r3, r2, r0
    6afe:	1809      	adds	r1, r1, r0
    6b00:	3b04      	subs	r3, #4
    6b02:	3904      	subs	r1, #4
    6b04:	681c      	ldr	r4, [r3, #0]
    6b06:	6808      	ldr	r0, [r1, #0]
    6b08:	4284      	cmp	r4, r0
    6b0a:	d004      	beq.n	6b16 <__mcmp+0x2e>
    6b0c:	4284      	cmp	r4, r0
    6b0e:	4180      	sbcs	r0, r0
    6b10:	2301      	movs	r3, #1
    6b12:	4318      	orrs	r0, r3
    6b14:	e002      	b.n	6b1c <__mcmp+0x34>
    6b16:	4293      	cmp	r3, r2
    6b18:	d8f2      	bhi.n	6b00 <__mcmp+0x18>
    6b1a:	2000      	movs	r0, #0
    6b1c:	bd10      	pop	{r4, pc}

00006b1e <__mdiff>:
    6b1e:	b5f0      	push	{r4, r5, r6, r7, lr}
    6b20:	1c07      	adds	r7, r0, #0
    6b22:	b085      	sub	sp, #20
    6b24:	1c08      	adds	r0, r1, #0
    6b26:	1c0d      	adds	r5, r1, #0
    6b28:	1c11      	adds	r1, r2, #0
    6b2a:	1c14      	adds	r4, r2, #0
    6b2c:	f7ff ffdc 	bl	6ae8 <__mcmp>
    6b30:	1e06      	subs	r6, r0, #0
    6b32:	d107      	bne.n	6b44 <__mdiff+0x26>
    6b34:	1c38      	adds	r0, r7, #0
    6b36:	1c31      	adds	r1, r6, #0
    6b38:	f7ff fd81 	bl	663e <_Balloc>
    6b3c:	2301      	movs	r3, #1
    6b3e:	6103      	str	r3, [r0, #16]
    6b40:	6146      	str	r6, [r0, #20]
    6b42:	e050      	b.n	6be6 <__mdiff+0xc8>
    6b44:	2800      	cmp	r0, #0
    6b46:	db01      	blt.n	6b4c <__mdiff+0x2e>
    6b48:	2600      	movs	r6, #0
    6b4a:	e003      	b.n	6b54 <__mdiff+0x36>
    6b4c:	1c2b      	adds	r3, r5, #0
    6b4e:	2601      	movs	r6, #1
    6b50:	1c25      	adds	r5, r4, #0
    6b52:	1c1c      	adds	r4, r3, #0
    6b54:	6869      	ldr	r1, [r5, #4]
    6b56:	1c38      	adds	r0, r7, #0
    6b58:	f7ff fd71 	bl	663e <_Balloc>
    6b5c:	692a      	ldr	r2, [r5, #16]
    6b5e:	1c2b      	adds	r3, r5, #0
    6b60:	3314      	adds	r3, #20
    6b62:	0091      	lsls	r1, r2, #2
    6b64:	1859      	adds	r1, r3, r1
    6b66:	9102      	str	r1, [sp, #8]
    6b68:	6921      	ldr	r1, [r4, #16]
    6b6a:	1c25      	adds	r5, r4, #0
    6b6c:	3514      	adds	r5, #20
    6b6e:	0089      	lsls	r1, r1, #2
    6b70:	1869      	adds	r1, r5, r1
    6b72:	1c04      	adds	r4, r0, #0
    6b74:	9103      	str	r1, [sp, #12]
    6b76:	60c6      	str	r6, [r0, #12]
    6b78:	3414      	adds	r4, #20
    6b7a:	2100      	movs	r1, #0
    6b7c:	cb40      	ldmia	r3!, {r6}
    6b7e:	cd80      	ldmia	r5!, {r7}
    6b80:	46b4      	mov	ip, r6
    6b82:	b2b6      	uxth	r6, r6
    6b84:	1871      	adds	r1, r6, r1
    6b86:	b2be      	uxth	r6, r7
    6b88:	1b8e      	subs	r6, r1, r6
    6b8a:	4661      	mov	r1, ip
    6b8c:	9601      	str	r6, [sp, #4]
    6b8e:	0c3f      	lsrs	r7, r7, #16
    6b90:	0c0e      	lsrs	r6, r1, #16
    6b92:	1bf7      	subs	r7, r6, r7
    6b94:	9e01      	ldr	r6, [sp, #4]
    6b96:	3404      	adds	r4, #4
    6b98:	1431      	asrs	r1, r6, #16
    6b9a:	187f      	adds	r7, r7, r1
    6b9c:	1439      	asrs	r1, r7, #16
    6b9e:	043f      	lsls	r7, r7, #16
    6ba0:	9700      	str	r7, [sp, #0]
    6ba2:	9f01      	ldr	r7, [sp, #4]
    6ba4:	1f26      	subs	r6, r4, #4
    6ba6:	46b4      	mov	ip, r6
    6ba8:	b2be      	uxth	r6, r7
    6baa:	9f00      	ldr	r7, [sp, #0]
    6bac:	4337      	orrs	r7, r6
    6bae:	4666      	mov	r6, ip
    6bb0:	6037      	str	r7, [r6, #0]
    6bb2:	9f03      	ldr	r7, [sp, #12]
    6bb4:	42bd      	cmp	r5, r7
    6bb6:	d3e1      	bcc.n	6b7c <__mdiff+0x5e>
    6bb8:	9e02      	ldr	r6, [sp, #8]
    6bba:	1c25      	adds	r5, r4, #0
    6bbc:	42b3      	cmp	r3, r6
    6bbe:	d20b      	bcs.n	6bd8 <__mdiff+0xba>
    6bc0:	cb80      	ldmia	r3!, {r7}
    6bc2:	b2bd      	uxth	r5, r7
    6bc4:	186d      	adds	r5, r5, r1
    6bc6:	142e      	asrs	r6, r5, #16
    6bc8:	0c3f      	lsrs	r7, r7, #16
    6bca:	19f6      	adds	r6, r6, r7
    6bcc:	1431      	asrs	r1, r6, #16
    6bce:	b2ad      	uxth	r5, r5
    6bd0:	0436      	lsls	r6, r6, #16
    6bd2:	4335      	orrs	r5, r6
    6bd4:	c420      	stmia	r4!, {r5}
    6bd6:	e7ef      	b.n	6bb8 <__mdiff+0x9a>
    6bd8:	3d04      	subs	r5, #4
    6bda:	682f      	ldr	r7, [r5, #0]
    6bdc:	2f00      	cmp	r7, #0
    6bde:	d101      	bne.n	6be4 <__mdiff+0xc6>
    6be0:	3a01      	subs	r2, #1
    6be2:	e7f9      	b.n	6bd8 <__mdiff+0xba>
    6be4:	6102      	str	r2, [r0, #16]
    6be6:	b005      	add	sp, #20
    6be8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00006bec <__ulp>:
    6bec:	4b0e      	ldr	r3, [pc, #56]	; (6c28 <__ulp+0x3c>)
    6bee:	4a0f      	ldr	r2, [pc, #60]	; (6c2c <__ulp+0x40>)
    6bf0:	400b      	ands	r3, r1
    6bf2:	189b      	adds	r3, r3, r2
    6bf4:	b510      	push	{r4, lr}
    6bf6:	2b00      	cmp	r3, #0
    6bf8:	dd01      	ble.n	6bfe <__ulp+0x12>
    6bfa:	1c19      	adds	r1, r3, #0
    6bfc:	e009      	b.n	6c12 <__ulp+0x26>
    6bfe:	425b      	negs	r3, r3
    6c00:	151b      	asrs	r3, r3, #20
    6c02:	2000      	movs	r0, #0
    6c04:	2100      	movs	r1, #0
    6c06:	2b13      	cmp	r3, #19
    6c08:	dc05      	bgt.n	6c16 <__ulp+0x2a>
    6c0a:	2280      	movs	r2, #128	; 0x80
    6c0c:	0312      	lsls	r2, r2, #12
    6c0e:	1c11      	adds	r1, r2, #0
    6c10:	4119      	asrs	r1, r3
    6c12:	2000      	movs	r0, #0
    6c14:	e006      	b.n	6c24 <__ulp+0x38>
    6c16:	2201      	movs	r2, #1
    6c18:	2b32      	cmp	r3, #50	; 0x32
    6c1a:	dc02      	bgt.n	6c22 <__ulp+0x36>
    6c1c:	2433      	movs	r4, #51	; 0x33
    6c1e:	1ae3      	subs	r3, r4, r3
    6c20:	409a      	lsls	r2, r3
    6c22:	1c10      	adds	r0, r2, #0
    6c24:	bd10      	pop	{r4, pc}
    6c26:	46c0      	nop			; (mov r8, r8)
    6c28:	7ff00000 	.word	0x7ff00000
    6c2c:	fcc00000 	.word	0xfcc00000

00006c30 <__b2d>:
    6c30:	6903      	ldr	r3, [r0, #16]
    6c32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6c34:	1c06      	adds	r6, r0, #0
    6c36:	3614      	adds	r6, #20
    6c38:	009b      	lsls	r3, r3, #2
    6c3a:	18f3      	adds	r3, r6, r3
    6c3c:	1c1c      	adds	r4, r3, #0
    6c3e:	3c04      	subs	r4, #4
    6c40:	6825      	ldr	r5, [r4, #0]
    6c42:	1c0f      	adds	r7, r1, #0
    6c44:	1c28      	adds	r0, r5, #0
    6c46:	9301      	str	r3, [sp, #4]
    6c48:	f7ff fdc8 	bl	67dc <__hi0bits>
    6c4c:	2320      	movs	r3, #32
    6c4e:	1a1b      	subs	r3, r3, r0
    6c50:	603b      	str	r3, [r7, #0]
    6c52:	491f      	ldr	r1, [pc, #124]	; (6cd0 <__b2d+0xa0>)
    6c54:	280a      	cmp	r0, #10
    6c56:	dc13      	bgt.n	6c80 <__b2d+0x50>
    6c58:	230b      	movs	r3, #11
    6c5a:	1a1b      	subs	r3, r3, r0
    6c5c:	1c2f      	adds	r7, r5, #0
    6c5e:	40df      	lsrs	r7, r3
    6c60:	469c      	mov	ip, r3
    6c62:	1c0b      	adds	r3, r1, #0
    6c64:	433b      	orrs	r3, r7
    6c66:	2100      	movs	r1, #0
    6c68:	42b4      	cmp	r4, r6
    6c6a:	d902      	bls.n	6c72 <__b2d+0x42>
    6c6c:	9901      	ldr	r1, [sp, #4]
    6c6e:	3908      	subs	r1, #8
    6c70:	6809      	ldr	r1, [r1, #0]
    6c72:	4664      	mov	r4, ip
    6c74:	40e1      	lsrs	r1, r4
    6c76:	3015      	adds	r0, #21
    6c78:	4085      	lsls	r5, r0
    6c7a:	1c0a      	adds	r2, r1, #0
    6c7c:	432a      	orrs	r2, r5
    6c7e:	e022      	b.n	6cc6 <__b2d+0x96>
    6c80:	2700      	movs	r7, #0
    6c82:	42b4      	cmp	r4, r6
    6c84:	d902      	bls.n	6c8c <__b2d+0x5c>
    6c86:	9c01      	ldr	r4, [sp, #4]
    6c88:	3c08      	subs	r4, #8
    6c8a:	6827      	ldr	r7, [r4, #0]
    6c8c:	230b      	movs	r3, #11
    6c8e:	425b      	negs	r3, r3
    6c90:	181b      	adds	r3, r3, r0
    6c92:	469c      	mov	ip, r3
    6c94:	2b00      	cmp	r3, #0
    6c96:	d013      	beq.n	6cc0 <__b2d+0x90>
    6c98:	232b      	movs	r3, #43	; 0x2b
    6c9a:	1a18      	subs	r0, r3, r0
    6c9c:	4663      	mov	r3, ip
    6c9e:	409d      	lsls	r5, r3
    6ca0:	4329      	orrs	r1, r5
    6ca2:	1c3d      	adds	r5, r7, #0
    6ca4:	1c0b      	adds	r3, r1, #0
    6ca6:	40c5      	lsrs	r5, r0
    6ca8:	432b      	orrs	r3, r5
    6caa:	2100      	movs	r1, #0
    6cac:	42b4      	cmp	r4, r6
    6cae:	d901      	bls.n	6cb4 <__b2d+0x84>
    6cb0:	3c04      	subs	r4, #4
    6cb2:	6821      	ldr	r1, [r4, #0]
    6cb4:	40c1      	lsrs	r1, r0
    6cb6:	4664      	mov	r4, ip
    6cb8:	40a7      	lsls	r7, r4
    6cba:	1c0a      	adds	r2, r1, #0
    6cbc:	433a      	orrs	r2, r7
    6cbe:	e002      	b.n	6cc6 <__b2d+0x96>
    6cc0:	1c0b      	adds	r3, r1, #0
    6cc2:	432b      	orrs	r3, r5
    6cc4:	1c3a      	adds	r2, r7, #0
    6cc6:	1c10      	adds	r0, r2, #0
    6cc8:	1c19      	adds	r1, r3, #0
    6cca:	b003      	add	sp, #12
    6ccc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6cce:	46c0      	nop			; (mov r8, r8)
    6cd0:	3ff00000 	.word	0x3ff00000

00006cd4 <__d2b>:
    6cd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6cd6:	2101      	movs	r1, #1
    6cd8:	1c1d      	adds	r5, r3, #0
    6cda:	1c14      	adds	r4, r2, #0
    6cdc:	f7ff fcaf 	bl	663e <_Balloc>
    6ce0:	006f      	lsls	r7, r5, #1
    6ce2:	032b      	lsls	r3, r5, #12
    6ce4:	1c06      	adds	r6, r0, #0
    6ce6:	0b1b      	lsrs	r3, r3, #12
    6ce8:	0d7f      	lsrs	r7, r7, #21
    6cea:	d002      	beq.n	6cf2 <__d2b+0x1e>
    6cec:	2280      	movs	r2, #128	; 0x80
    6cee:	0352      	lsls	r2, r2, #13
    6cf0:	4313      	orrs	r3, r2
    6cf2:	9301      	str	r3, [sp, #4]
    6cf4:	2c00      	cmp	r4, #0
    6cf6:	d019      	beq.n	6d2c <__d2b+0x58>
    6cf8:	4668      	mov	r0, sp
    6cfa:	9400      	str	r4, [sp, #0]
    6cfc:	f7ff fd8a 	bl	6814 <__lo0bits>
    6d00:	9a00      	ldr	r2, [sp, #0]
    6d02:	2800      	cmp	r0, #0
    6d04:	d009      	beq.n	6d1a <__d2b+0x46>
    6d06:	9b01      	ldr	r3, [sp, #4]
    6d08:	2120      	movs	r1, #32
    6d0a:	1c1c      	adds	r4, r3, #0
    6d0c:	1a09      	subs	r1, r1, r0
    6d0e:	408c      	lsls	r4, r1
    6d10:	4322      	orrs	r2, r4
    6d12:	40c3      	lsrs	r3, r0
    6d14:	6172      	str	r2, [r6, #20]
    6d16:	9301      	str	r3, [sp, #4]
    6d18:	e000      	b.n	6d1c <__d2b+0x48>
    6d1a:	6172      	str	r2, [r6, #20]
    6d1c:	9c01      	ldr	r4, [sp, #4]
    6d1e:	61b4      	str	r4, [r6, #24]
    6d20:	4263      	negs	r3, r4
    6d22:	4163      	adcs	r3, r4
    6d24:	2402      	movs	r4, #2
    6d26:	1ae4      	subs	r4, r4, r3
    6d28:	6134      	str	r4, [r6, #16]
    6d2a:	e007      	b.n	6d3c <__d2b+0x68>
    6d2c:	a801      	add	r0, sp, #4
    6d2e:	f7ff fd71 	bl	6814 <__lo0bits>
    6d32:	9901      	ldr	r1, [sp, #4]
    6d34:	2401      	movs	r4, #1
    6d36:	6171      	str	r1, [r6, #20]
    6d38:	6134      	str	r4, [r6, #16]
    6d3a:	3020      	adds	r0, #32
    6d3c:	2f00      	cmp	r7, #0
    6d3e:	d009      	beq.n	6d54 <__d2b+0x80>
    6d40:	4a0d      	ldr	r2, [pc, #52]	; (6d78 <__d2b+0xa4>)
    6d42:	9c08      	ldr	r4, [sp, #32]
    6d44:	18bf      	adds	r7, r7, r2
    6d46:	183f      	adds	r7, r7, r0
    6d48:	6027      	str	r7, [r4, #0]
    6d4a:	2335      	movs	r3, #53	; 0x35
    6d4c:	9c09      	ldr	r4, [sp, #36]	; 0x24
    6d4e:	1a18      	subs	r0, r3, r0
    6d50:	6020      	str	r0, [r4, #0]
    6d52:	e00e      	b.n	6d72 <__d2b+0x9e>
    6d54:	4909      	ldr	r1, [pc, #36]	; (6d7c <__d2b+0xa8>)
    6d56:	9a08      	ldr	r2, [sp, #32]
    6d58:	1840      	adds	r0, r0, r1
    6d5a:	4909      	ldr	r1, [pc, #36]	; (6d80 <__d2b+0xac>)
    6d5c:	6010      	str	r0, [r2, #0]
    6d5e:	1863      	adds	r3, r4, r1
    6d60:	009b      	lsls	r3, r3, #2
    6d62:	18f3      	adds	r3, r6, r3
    6d64:	6958      	ldr	r0, [r3, #20]
    6d66:	f7ff fd39 	bl	67dc <__hi0bits>
    6d6a:	0164      	lsls	r4, r4, #5
    6d6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6d6e:	1a24      	subs	r4, r4, r0
    6d70:	6014      	str	r4, [r2, #0]
    6d72:	1c30      	adds	r0, r6, #0
    6d74:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6d76:	46c0      	nop			; (mov r8, r8)
    6d78:	fffffbcd 	.word	0xfffffbcd
    6d7c:	fffffbce 	.word	0xfffffbce
    6d80:	3fffffff 	.word	0x3fffffff

00006d84 <__ratio>:
    6d84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6d86:	1c0e      	adds	r6, r1, #0
    6d88:	4669      	mov	r1, sp
    6d8a:	1c07      	adds	r7, r0, #0
    6d8c:	f7ff ff50 	bl	6c30 <__b2d>
    6d90:	1c04      	adds	r4, r0, #0
    6d92:	1c0d      	adds	r5, r1, #0
    6d94:	1c30      	adds	r0, r6, #0
    6d96:	a901      	add	r1, sp, #4
    6d98:	f7ff ff4a 	bl	6c30 <__b2d>
    6d9c:	1c02      	adds	r2, r0, #0
    6d9e:	1c0b      	adds	r3, r1, #0
    6da0:	9800      	ldr	r0, [sp, #0]
    6da2:	9901      	ldr	r1, [sp, #4]
    6da4:	693f      	ldr	r7, [r7, #16]
    6da6:	1a40      	subs	r0, r0, r1
    6da8:	6931      	ldr	r1, [r6, #16]
    6daa:	4684      	mov	ip, r0
    6dac:	1a79      	subs	r1, r7, r1
    6dae:	0149      	lsls	r1, r1, #5
    6db0:	4461      	add	r1, ip
    6db2:	2900      	cmp	r1, #0
    6db4:	dd02      	ble.n	6dbc <__ratio+0x38>
    6db6:	0509      	lsls	r1, r1, #20
    6db8:	194d      	adds	r5, r1, r5
    6dba:	e001      	b.n	6dc0 <__ratio+0x3c>
    6dbc:	0509      	lsls	r1, r1, #20
    6dbe:	1a5b      	subs	r3, r3, r1
    6dc0:	1c20      	adds	r0, r4, #0
    6dc2:	1c29      	adds	r1, r5, #0
    6dc4:	f000 fe52 	bl	7a6c <__aeabi_ddiv>
    6dc8:	b003      	add	sp, #12
    6dca:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006dcc <__copybits>:
    6dcc:	3901      	subs	r1, #1
    6dce:	b510      	push	{r4, lr}
    6dd0:	1c13      	adds	r3, r2, #0
    6dd2:	1149      	asrs	r1, r1, #5
    6dd4:	6912      	ldr	r2, [r2, #16]
    6dd6:	3101      	adds	r1, #1
    6dd8:	0089      	lsls	r1, r1, #2
    6dda:	3314      	adds	r3, #20
    6ddc:	0092      	lsls	r2, r2, #2
    6dde:	1841      	adds	r1, r0, r1
    6de0:	189a      	adds	r2, r3, r2
    6de2:	4293      	cmp	r3, r2
    6de4:	d202      	bcs.n	6dec <__copybits+0x20>
    6de6:	cb10      	ldmia	r3!, {r4}
    6de8:	c010      	stmia	r0!, {r4}
    6dea:	e7fa      	b.n	6de2 <__copybits+0x16>
    6dec:	4288      	cmp	r0, r1
    6dee:	d202      	bcs.n	6df6 <__copybits+0x2a>
    6df0:	2300      	movs	r3, #0
    6df2:	c008      	stmia	r0!, {r3}
    6df4:	e7fa      	b.n	6dec <__copybits+0x20>
    6df6:	bd10      	pop	{r4, pc}

00006df8 <__any_on>:
    6df8:	1c02      	adds	r2, r0, #0
    6dfa:	6900      	ldr	r0, [r0, #16]
    6dfc:	b510      	push	{r4, lr}
    6dfe:	3214      	adds	r2, #20
    6e00:	114b      	asrs	r3, r1, #5
    6e02:	4283      	cmp	r3, r0
    6e04:	dc0d      	bgt.n	6e22 <__any_on+0x2a>
    6e06:	da0d      	bge.n	6e24 <__any_on+0x2c>
    6e08:	201f      	movs	r0, #31
    6e0a:	4001      	ands	r1, r0
    6e0c:	d00a      	beq.n	6e24 <__any_on+0x2c>
    6e0e:	0098      	lsls	r0, r3, #2
    6e10:	5884      	ldr	r4, [r0, r2]
    6e12:	1c20      	adds	r0, r4, #0
    6e14:	40c8      	lsrs	r0, r1
    6e16:	4088      	lsls	r0, r1
    6e18:	1c01      	adds	r1, r0, #0
    6e1a:	2001      	movs	r0, #1
    6e1c:	42a1      	cmp	r1, r4
    6e1e:	d10c      	bne.n	6e3a <__any_on+0x42>
    6e20:	e000      	b.n	6e24 <__any_on+0x2c>
    6e22:	1c03      	adds	r3, r0, #0
    6e24:	009b      	lsls	r3, r3, #2
    6e26:	18d3      	adds	r3, r2, r3
    6e28:	4293      	cmp	r3, r2
    6e2a:	d905      	bls.n	6e38 <__any_on+0x40>
    6e2c:	3b04      	subs	r3, #4
    6e2e:	6819      	ldr	r1, [r3, #0]
    6e30:	2900      	cmp	r1, #0
    6e32:	d0f9      	beq.n	6e28 <__any_on+0x30>
    6e34:	2001      	movs	r0, #1
    6e36:	e000      	b.n	6e3a <__any_on+0x42>
    6e38:	2000      	movs	r0, #0
    6e3a:	bd10      	pop	{r4, pc}

00006e3c <_calloc_r>:
    6e3c:	b538      	push	{r3, r4, r5, lr}
    6e3e:	1c15      	adds	r5, r2, #0
    6e40:	434d      	muls	r5, r1
    6e42:	1c29      	adds	r1, r5, #0
    6e44:	f000 f850 	bl	6ee8 <_malloc_r>
    6e48:	1e04      	subs	r4, r0, #0
    6e4a:	d003      	beq.n	6e54 <_calloc_r+0x18>
    6e4c:	2100      	movs	r1, #0
    6e4e:	1c2a      	adds	r2, r5, #0
    6e50:	f7fc fa63 	bl	331a <memset>
    6e54:	1c20      	adds	r0, r4, #0
    6e56:	bd38      	pop	{r3, r4, r5, pc}

00006e58 <_free_r>:
    6e58:	b530      	push	{r4, r5, lr}
    6e5a:	2900      	cmp	r1, #0
    6e5c:	d040      	beq.n	6ee0 <_free_r+0x88>
    6e5e:	3904      	subs	r1, #4
    6e60:	680b      	ldr	r3, [r1, #0]
    6e62:	2b00      	cmp	r3, #0
    6e64:	da00      	bge.n	6e68 <_free_r+0x10>
    6e66:	18c9      	adds	r1, r1, r3
    6e68:	4a1e      	ldr	r2, [pc, #120]	; (6ee4 <_free_r+0x8c>)
    6e6a:	6813      	ldr	r3, [r2, #0]
    6e6c:	1c14      	adds	r4, r2, #0
    6e6e:	2b00      	cmp	r3, #0
    6e70:	d102      	bne.n	6e78 <_free_r+0x20>
    6e72:	604b      	str	r3, [r1, #4]
    6e74:	6011      	str	r1, [r2, #0]
    6e76:	e033      	b.n	6ee0 <_free_r+0x88>
    6e78:	4299      	cmp	r1, r3
    6e7a:	d20f      	bcs.n	6e9c <_free_r+0x44>
    6e7c:	6808      	ldr	r0, [r1, #0]
    6e7e:	180a      	adds	r2, r1, r0
    6e80:	429a      	cmp	r2, r3
    6e82:	d105      	bne.n	6e90 <_free_r+0x38>
    6e84:	6813      	ldr	r3, [r2, #0]
    6e86:	6852      	ldr	r2, [r2, #4]
    6e88:	18c0      	adds	r0, r0, r3
    6e8a:	6008      	str	r0, [r1, #0]
    6e8c:	604a      	str	r2, [r1, #4]
    6e8e:	e000      	b.n	6e92 <_free_r+0x3a>
    6e90:	604b      	str	r3, [r1, #4]
    6e92:	6021      	str	r1, [r4, #0]
    6e94:	e024      	b.n	6ee0 <_free_r+0x88>
    6e96:	428a      	cmp	r2, r1
    6e98:	d803      	bhi.n	6ea2 <_free_r+0x4a>
    6e9a:	1c13      	adds	r3, r2, #0
    6e9c:	685a      	ldr	r2, [r3, #4]
    6e9e:	2a00      	cmp	r2, #0
    6ea0:	d1f9      	bne.n	6e96 <_free_r+0x3e>
    6ea2:	681d      	ldr	r5, [r3, #0]
    6ea4:	195c      	adds	r4, r3, r5
    6ea6:	428c      	cmp	r4, r1
    6ea8:	d10b      	bne.n	6ec2 <_free_r+0x6a>
    6eaa:	6809      	ldr	r1, [r1, #0]
    6eac:	1869      	adds	r1, r5, r1
    6eae:	1858      	adds	r0, r3, r1
    6eb0:	6019      	str	r1, [r3, #0]
    6eb2:	4290      	cmp	r0, r2
    6eb4:	d114      	bne.n	6ee0 <_free_r+0x88>
    6eb6:	6814      	ldr	r4, [r2, #0]
    6eb8:	6852      	ldr	r2, [r2, #4]
    6eba:	1909      	adds	r1, r1, r4
    6ebc:	6019      	str	r1, [r3, #0]
    6ebe:	605a      	str	r2, [r3, #4]
    6ec0:	e00e      	b.n	6ee0 <_free_r+0x88>
    6ec2:	428c      	cmp	r4, r1
    6ec4:	d902      	bls.n	6ecc <_free_r+0x74>
    6ec6:	230c      	movs	r3, #12
    6ec8:	6003      	str	r3, [r0, #0]
    6eca:	e009      	b.n	6ee0 <_free_r+0x88>
    6ecc:	6808      	ldr	r0, [r1, #0]
    6ece:	180c      	adds	r4, r1, r0
    6ed0:	4294      	cmp	r4, r2
    6ed2:	d103      	bne.n	6edc <_free_r+0x84>
    6ed4:	6814      	ldr	r4, [r2, #0]
    6ed6:	6852      	ldr	r2, [r2, #4]
    6ed8:	1900      	adds	r0, r0, r4
    6eda:	6008      	str	r0, [r1, #0]
    6edc:	604a      	str	r2, [r1, #4]
    6ede:	6059      	str	r1, [r3, #4]
    6ee0:	bd30      	pop	{r4, r5, pc}
    6ee2:	46c0      	nop			; (mov r8, r8)
    6ee4:	2000020c 	.word	0x2000020c

00006ee8 <_malloc_r>:
    6ee8:	b570      	push	{r4, r5, r6, lr}
    6eea:	2303      	movs	r3, #3
    6eec:	1ccd      	adds	r5, r1, #3
    6eee:	439d      	bics	r5, r3
    6ef0:	3508      	adds	r5, #8
    6ef2:	1c06      	adds	r6, r0, #0
    6ef4:	2d0c      	cmp	r5, #12
    6ef6:	d201      	bcs.n	6efc <_malloc_r+0x14>
    6ef8:	250c      	movs	r5, #12
    6efa:	e001      	b.n	6f00 <_malloc_r+0x18>
    6efc:	2d00      	cmp	r5, #0
    6efe:	db3f      	blt.n	6f80 <_malloc_r+0x98>
    6f00:	428d      	cmp	r5, r1
    6f02:	d33d      	bcc.n	6f80 <_malloc_r+0x98>
    6f04:	4b20      	ldr	r3, [pc, #128]	; (6f88 <_malloc_r+0xa0>)
    6f06:	681c      	ldr	r4, [r3, #0]
    6f08:	1c1a      	adds	r2, r3, #0
    6f0a:	1c21      	adds	r1, r4, #0
    6f0c:	2900      	cmp	r1, #0
    6f0e:	d013      	beq.n	6f38 <_malloc_r+0x50>
    6f10:	6808      	ldr	r0, [r1, #0]
    6f12:	1b43      	subs	r3, r0, r5
    6f14:	d40d      	bmi.n	6f32 <_malloc_r+0x4a>
    6f16:	2b0b      	cmp	r3, #11
    6f18:	d902      	bls.n	6f20 <_malloc_r+0x38>
    6f1a:	600b      	str	r3, [r1, #0]
    6f1c:	18cc      	adds	r4, r1, r3
    6f1e:	e01e      	b.n	6f5e <_malloc_r+0x76>
    6f20:	428c      	cmp	r4, r1
    6f22:	d102      	bne.n	6f2a <_malloc_r+0x42>
    6f24:	6863      	ldr	r3, [r4, #4]
    6f26:	6013      	str	r3, [r2, #0]
    6f28:	e01a      	b.n	6f60 <_malloc_r+0x78>
    6f2a:	6848      	ldr	r0, [r1, #4]
    6f2c:	6060      	str	r0, [r4, #4]
    6f2e:	1c0c      	adds	r4, r1, #0
    6f30:	e016      	b.n	6f60 <_malloc_r+0x78>
    6f32:	1c0c      	adds	r4, r1, #0
    6f34:	6849      	ldr	r1, [r1, #4]
    6f36:	e7e9      	b.n	6f0c <_malloc_r+0x24>
    6f38:	4c14      	ldr	r4, [pc, #80]	; (6f8c <_malloc_r+0xa4>)
    6f3a:	6820      	ldr	r0, [r4, #0]
    6f3c:	2800      	cmp	r0, #0
    6f3e:	d103      	bne.n	6f48 <_malloc_r+0x60>
    6f40:	1c30      	adds	r0, r6, #0
    6f42:	f000 f84f 	bl	6fe4 <_sbrk_r>
    6f46:	6020      	str	r0, [r4, #0]
    6f48:	1c30      	adds	r0, r6, #0
    6f4a:	1c29      	adds	r1, r5, #0
    6f4c:	f000 f84a 	bl	6fe4 <_sbrk_r>
    6f50:	1c43      	adds	r3, r0, #1
    6f52:	d015      	beq.n	6f80 <_malloc_r+0x98>
    6f54:	1cc4      	adds	r4, r0, #3
    6f56:	2303      	movs	r3, #3
    6f58:	439c      	bics	r4, r3
    6f5a:	4284      	cmp	r4, r0
    6f5c:	d10a      	bne.n	6f74 <_malloc_r+0x8c>
    6f5e:	6025      	str	r5, [r4, #0]
    6f60:	1c20      	adds	r0, r4, #0
    6f62:	300b      	adds	r0, #11
    6f64:	2207      	movs	r2, #7
    6f66:	1d23      	adds	r3, r4, #4
    6f68:	4390      	bics	r0, r2
    6f6a:	1ac3      	subs	r3, r0, r3
    6f6c:	d00b      	beq.n	6f86 <_malloc_r+0x9e>
    6f6e:	425a      	negs	r2, r3
    6f70:	50e2      	str	r2, [r4, r3]
    6f72:	e008      	b.n	6f86 <_malloc_r+0x9e>
    6f74:	1a21      	subs	r1, r4, r0
    6f76:	1c30      	adds	r0, r6, #0
    6f78:	f000 f834 	bl	6fe4 <_sbrk_r>
    6f7c:	3001      	adds	r0, #1
    6f7e:	d1ee      	bne.n	6f5e <_malloc_r+0x76>
    6f80:	230c      	movs	r3, #12
    6f82:	6033      	str	r3, [r6, #0]
    6f84:	2000      	movs	r0, #0
    6f86:	bd70      	pop	{r4, r5, r6, pc}
    6f88:	2000020c 	.word	0x2000020c
    6f8c:	20000208 	.word	0x20000208

00006f90 <__fpclassifyd>:
    6f90:	b530      	push	{r4, r5, lr}
    6f92:	1c0b      	adds	r3, r1, #0
    6f94:	1c04      	adds	r4, r0, #0
    6f96:	1c02      	adds	r2, r0, #0
    6f98:	431c      	orrs	r4, r3
    6f9a:	2002      	movs	r0, #2
    6f9c:	2c00      	cmp	r4, #0
    6f9e:	d017      	beq.n	6fd0 <__fpclassifyd+0x40>
    6fa0:	2480      	movs	r4, #128	; 0x80
    6fa2:	0624      	lsls	r4, r4, #24
    6fa4:	42a3      	cmp	r3, r4
    6fa6:	d101      	bne.n	6fac <__fpclassifyd+0x1c>
    6fa8:	2a00      	cmp	r2, #0
    6faa:	d011      	beq.n	6fd0 <__fpclassifyd+0x40>
    6fac:	4809      	ldr	r0, [pc, #36]	; (6fd4 <__fpclassifyd+0x44>)
    6fae:	0059      	lsls	r1, r3, #1
    6fb0:	0849      	lsrs	r1, r1, #1
    6fb2:	4c09      	ldr	r4, [pc, #36]	; (6fd8 <__fpclassifyd+0x48>)
    6fb4:	180d      	adds	r5, r1, r0
    6fb6:	2004      	movs	r0, #4
    6fb8:	42a5      	cmp	r5, r4
    6fba:	d909      	bls.n	6fd0 <__fpclassifyd+0x40>
    6fbc:	4c07      	ldr	r4, [pc, #28]	; (6fdc <__fpclassifyd+0x4c>)
    6fbe:	2003      	movs	r0, #3
    6fc0:	42a1      	cmp	r1, r4
    6fc2:	d905      	bls.n	6fd0 <__fpclassifyd+0x40>
    6fc4:	4c06      	ldr	r4, [pc, #24]	; (6fe0 <__fpclassifyd+0x50>)
    6fc6:	2000      	movs	r0, #0
    6fc8:	42a1      	cmp	r1, r4
    6fca:	d101      	bne.n	6fd0 <__fpclassifyd+0x40>
    6fcc:	4250      	negs	r0, r2
    6fce:	4150      	adcs	r0, r2
    6fd0:	bd30      	pop	{r4, r5, pc}
    6fd2:	46c0      	nop			; (mov r8, r8)
    6fd4:	fff00000 	.word	0xfff00000
    6fd8:	7fdfffff 	.word	0x7fdfffff
    6fdc:	000fffff 	.word	0x000fffff
    6fe0:	7ff00000 	.word	0x7ff00000

00006fe4 <_sbrk_r>:
    6fe4:	b538      	push	{r3, r4, r5, lr}
    6fe6:	4c07      	ldr	r4, [pc, #28]	; (7004 <_sbrk_r+0x20>)
    6fe8:	2300      	movs	r3, #0
    6fea:	1c05      	adds	r5, r0, #0
    6fec:	1c08      	adds	r0, r1, #0
    6fee:	6023      	str	r3, [r4, #0]
    6ff0:	f7fb ffd6 	bl	2fa0 <_sbrk>
    6ff4:	1c43      	adds	r3, r0, #1
    6ff6:	d103      	bne.n	7000 <_sbrk_r+0x1c>
    6ff8:	6823      	ldr	r3, [r4, #0]
    6ffa:	2b00      	cmp	r3, #0
    6ffc:	d000      	beq.n	7000 <_sbrk_r+0x1c>
    6ffe:	602b      	str	r3, [r5, #0]
    7000:	bd38      	pop	{r3, r4, r5, pc}
    7002:	46c0      	nop			; (mov r8, r8)
    7004:	20000bf4 	.word	0x20000bf4

00007008 <__sread>:
    7008:	b538      	push	{r3, r4, r5, lr}
    700a:	1c0c      	adds	r4, r1, #0
    700c:	250e      	movs	r5, #14
    700e:	5f49      	ldrsh	r1, [r1, r5]
    7010:	f000 f8ba 	bl	7188 <_read_r>
    7014:	2800      	cmp	r0, #0
    7016:	db03      	blt.n	7020 <__sread+0x18>
    7018:	6d62      	ldr	r2, [r4, #84]	; 0x54
    701a:	1813      	adds	r3, r2, r0
    701c:	6563      	str	r3, [r4, #84]	; 0x54
    701e:	e003      	b.n	7028 <__sread+0x20>
    7020:	89a2      	ldrh	r2, [r4, #12]
    7022:	4b02      	ldr	r3, [pc, #8]	; (702c <__sread+0x24>)
    7024:	4013      	ands	r3, r2
    7026:	81a3      	strh	r3, [r4, #12]
    7028:	bd38      	pop	{r3, r4, r5, pc}
    702a:	46c0      	nop			; (mov r8, r8)
    702c:	ffffefff 	.word	0xffffefff

00007030 <__swrite>:
    7030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7032:	1c1e      	adds	r6, r3, #0
    7034:	898b      	ldrh	r3, [r1, #12]
    7036:	1c05      	adds	r5, r0, #0
    7038:	1c0c      	adds	r4, r1, #0
    703a:	1c17      	adds	r7, r2, #0
    703c:	05da      	lsls	r2, r3, #23
    703e:	d505      	bpl.n	704c <__swrite+0x1c>
    7040:	230e      	movs	r3, #14
    7042:	5ec9      	ldrsh	r1, [r1, r3]
    7044:	2200      	movs	r2, #0
    7046:	2302      	movs	r3, #2
    7048:	f000 f88a 	bl	7160 <_lseek_r>
    704c:	89a2      	ldrh	r2, [r4, #12]
    704e:	4b05      	ldr	r3, [pc, #20]	; (7064 <__swrite+0x34>)
    7050:	1c28      	adds	r0, r5, #0
    7052:	4013      	ands	r3, r2
    7054:	81a3      	strh	r3, [r4, #12]
    7056:	220e      	movs	r2, #14
    7058:	5ea1      	ldrsh	r1, [r4, r2]
    705a:	1c33      	adds	r3, r6, #0
    705c:	1c3a      	adds	r2, r7, #0
    705e:	f000 f835 	bl	70cc <_write_r>
    7062:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7064:	ffffefff 	.word	0xffffefff

00007068 <__sseek>:
    7068:	b538      	push	{r3, r4, r5, lr}
    706a:	1c0c      	adds	r4, r1, #0
    706c:	250e      	movs	r5, #14
    706e:	5f49      	ldrsh	r1, [r1, r5]
    7070:	f000 f876 	bl	7160 <_lseek_r>
    7074:	89a3      	ldrh	r3, [r4, #12]
    7076:	1c42      	adds	r2, r0, #1
    7078:	d103      	bne.n	7082 <__sseek+0x1a>
    707a:	4a05      	ldr	r2, [pc, #20]	; (7090 <__sseek+0x28>)
    707c:	4013      	ands	r3, r2
    707e:	81a3      	strh	r3, [r4, #12]
    7080:	e004      	b.n	708c <__sseek+0x24>
    7082:	2280      	movs	r2, #128	; 0x80
    7084:	0152      	lsls	r2, r2, #5
    7086:	4313      	orrs	r3, r2
    7088:	81a3      	strh	r3, [r4, #12]
    708a:	6560      	str	r0, [r4, #84]	; 0x54
    708c:	bd38      	pop	{r3, r4, r5, pc}
    708e:	46c0      	nop			; (mov r8, r8)
    7090:	ffffefff 	.word	0xffffefff

00007094 <__sclose>:
    7094:	b508      	push	{r3, lr}
    7096:	230e      	movs	r3, #14
    7098:	5ec9      	ldrsh	r1, [r1, r3]
    709a:	f000 f82b 	bl	70f4 <_close_r>
    709e:	bd08      	pop	{r3, pc}

000070a0 <strncmp>:
    70a0:	1c03      	adds	r3, r0, #0
    70a2:	2000      	movs	r0, #0
    70a4:	b510      	push	{r4, lr}
    70a6:	4282      	cmp	r2, r0
    70a8:	d00f      	beq.n	70ca <strncmp+0x2a>
    70aa:	781c      	ldrb	r4, [r3, #0]
    70ac:	7808      	ldrb	r0, [r1, #0]
    70ae:	42a0      	cmp	r0, r4
    70b0:	d101      	bne.n	70b6 <strncmp+0x16>
    70b2:	2a01      	cmp	r2, #1
    70b4:	d103      	bne.n	70be <strncmp+0x1e>
    70b6:	7818      	ldrb	r0, [r3, #0]
    70b8:	780b      	ldrb	r3, [r1, #0]
    70ba:	1ac0      	subs	r0, r0, r3
    70bc:	e005      	b.n	70ca <strncmp+0x2a>
    70be:	3a01      	subs	r2, #1
    70c0:	2800      	cmp	r0, #0
    70c2:	d0f8      	beq.n	70b6 <strncmp+0x16>
    70c4:	3301      	adds	r3, #1
    70c6:	3101      	adds	r1, #1
    70c8:	e7ef      	b.n	70aa <strncmp+0xa>
    70ca:	bd10      	pop	{r4, pc}

000070cc <_write_r>:
    70cc:	b538      	push	{r3, r4, r5, lr}
    70ce:	4c08      	ldr	r4, [pc, #32]	; (70f0 <_write_r+0x24>)
    70d0:	1c05      	adds	r5, r0, #0
    70d2:	2000      	movs	r0, #0
    70d4:	6020      	str	r0, [r4, #0]
    70d6:	1c08      	adds	r0, r1, #0
    70d8:	1c11      	adds	r1, r2, #0
    70da:	1c1a      	adds	r2, r3, #0
    70dc:	f7f9 fd1c 	bl	b18 <_write>
    70e0:	1c43      	adds	r3, r0, #1
    70e2:	d103      	bne.n	70ec <_write_r+0x20>
    70e4:	6823      	ldr	r3, [r4, #0]
    70e6:	2b00      	cmp	r3, #0
    70e8:	d000      	beq.n	70ec <_write_r+0x20>
    70ea:	602b      	str	r3, [r5, #0]
    70ec:	bd38      	pop	{r3, r4, r5, pc}
    70ee:	46c0      	nop			; (mov r8, r8)
    70f0:	20000bf4 	.word	0x20000bf4

000070f4 <_close_r>:
    70f4:	b538      	push	{r3, r4, r5, lr}
    70f6:	4c07      	ldr	r4, [pc, #28]	; (7114 <_close_r+0x20>)
    70f8:	2300      	movs	r3, #0
    70fa:	1c05      	adds	r5, r0, #0
    70fc:	1c08      	adds	r0, r1, #0
    70fe:	6023      	str	r3, [r4, #0]
    7100:	f7fb ff60 	bl	2fc4 <_close>
    7104:	1c43      	adds	r3, r0, #1
    7106:	d103      	bne.n	7110 <_close_r+0x1c>
    7108:	6823      	ldr	r3, [r4, #0]
    710a:	2b00      	cmp	r3, #0
    710c:	d000      	beq.n	7110 <_close_r+0x1c>
    710e:	602b      	str	r3, [r5, #0]
    7110:	bd38      	pop	{r3, r4, r5, pc}
    7112:	46c0      	nop			; (mov r8, r8)
    7114:	20000bf4 	.word	0x20000bf4

00007118 <_fstat_r>:
    7118:	b538      	push	{r3, r4, r5, lr}
    711a:	4c07      	ldr	r4, [pc, #28]	; (7138 <_fstat_r+0x20>)
    711c:	2300      	movs	r3, #0
    711e:	1c05      	adds	r5, r0, #0
    7120:	1c08      	adds	r0, r1, #0
    7122:	1c11      	adds	r1, r2, #0
    7124:	6023      	str	r3, [r4, #0]
    7126:	f7fb ff51 	bl	2fcc <_fstat>
    712a:	1c43      	adds	r3, r0, #1
    712c:	d103      	bne.n	7136 <_fstat_r+0x1e>
    712e:	6823      	ldr	r3, [r4, #0]
    7130:	2b00      	cmp	r3, #0
    7132:	d000      	beq.n	7136 <_fstat_r+0x1e>
    7134:	602b      	str	r3, [r5, #0]
    7136:	bd38      	pop	{r3, r4, r5, pc}
    7138:	20000bf4 	.word	0x20000bf4

0000713c <_isatty_r>:
    713c:	b538      	push	{r3, r4, r5, lr}
    713e:	4c07      	ldr	r4, [pc, #28]	; (715c <_isatty_r+0x20>)
    7140:	2300      	movs	r3, #0
    7142:	1c05      	adds	r5, r0, #0
    7144:	1c08      	adds	r0, r1, #0
    7146:	6023      	str	r3, [r4, #0]
    7148:	f7fb ff46 	bl	2fd8 <_isatty>
    714c:	1c43      	adds	r3, r0, #1
    714e:	d103      	bne.n	7158 <_isatty_r+0x1c>
    7150:	6823      	ldr	r3, [r4, #0]
    7152:	2b00      	cmp	r3, #0
    7154:	d000      	beq.n	7158 <_isatty_r+0x1c>
    7156:	602b      	str	r3, [r5, #0]
    7158:	bd38      	pop	{r3, r4, r5, pc}
    715a:	46c0      	nop			; (mov r8, r8)
    715c:	20000bf4 	.word	0x20000bf4

00007160 <_lseek_r>:
    7160:	b538      	push	{r3, r4, r5, lr}
    7162:	4c08      	ldr	r4, [pc, #32]	; (7184 <_lseek_r+0x24>)
    7164:	1c05      	adds	r5, r0, #0
    7166:	2000      	movs	r0, #0
    7168:	6020      	str	r0, [r4, #0]
    716a:	1c08      	adds	r0, r1, #0
    716c:	1c11      	adds	r1, r2, #0
    716e:	1c1a      	adds	r2, r3, #0
    7170:	f7fb ff34 	bl	2fdc <_lseek>
    7174:	1c43      	adds	r3, r0, #1
    7176:	d103      	bne.n	7180 <_lseek_r+0x20>
    7178:	6823      	ldr	r3, [r4, #0]
    717a:	2b00      	cmp	r3, #0
    717c:	d000      	beq.n	7180 <_lseek_r+0x20>
    717e:	602b      	str	r3, [r5, #0]
    7180:	bd38      	pop	{r3, r4, r5, pc}
    7182:	46c0      	nop			; (mov r8, r8)
    7184:	20000bf4 	.word	0x20000bf4

00007188 <_read_r>:
    7188:	b538      	push	{r3, r4, r5, lr}
    718a:	4c08      	ldr	r4, [pc, #32]	; (71ac <_read_r+0x24>)
    718c:	1c05      	adds	r5, r0, #0
    718e:	2000      	movs	r0, #0
    7190:	6020      	str	r0, [r4, #0]
    7192:	1c08      	adds	r0, r1, #0
    7194:	1c11      	adds	r1, r2, #0
    7196:	1c1a      	adds	r2, r3, #0
    7198:	f7f9 fc9c 	bl	ad4 <_read>
    719c:	1c43      	adds	r3, r0, #1
    719e:	d103      	bne.n	71a8 <_read_r+0x20>
    71a0:	6823      	ldr	r3, [r4, #0]
    71a2:	2b00      	cmp	r3, #0
    71a4:	d000      	beq.n	71a8 <_read_r+0x20>
    71a6:	602b      	str	r3, [r5, #0]
    71a8:	bd38      	pop	{r3, r4, r5, pc}
    71aa:	46c0      	nop			; (mov r8, r8)
    71ac:	20000bf4 	.word	0x20000bf4

000071b0 <__gnu_thumb1_case_uqi>:
    71b0:	b402      	push	{r1}
    71b2:	4671      	mov	r1, lr
    71b4:	0849      	lsrs	r1, r1, #1
    71b6:	0049      	lsls	r1, r1, #1
    71b8:	5c09      	ldrb	r1, [r1, r0]
    71ba:	0049      	lsls	r1, r1, #1
    71bc:	448e      	add	lr, r1
    71be:	bc02      	pop	{r1}
    71c0:	4770      	bx	lr
    71c2:	46c0      	nop			; (mov r8, r8)

000071c4 <__aeabi_uidiv>:
    71c4:	2900      	cmp	r1, #0
    71c6:	d034      	beq.n	7232 <.udivsi3_skip_div0_test+0x6a>

000071c8 <.udivsi3_skip_div0_test>:
    71c8:	2301      	movs	r3, #1
    71ca:	2200      	movs	r2, #0
    71cc:	b410      	push	{r4}
    71ce:	4288      	cmp	r0, r1
    71d0:	d32c      	bcc.n	722c <.udivsi3_skip_div0_test+0x64>
    71d2:	2401      	movs	r4, #1
    71d4:	0724      	lsls	r4, r4, #28
    71d6:	42a1      	cmp	r1, r4
    71d8:	d204      	bcs.n	71e4 <.udivsi3_skip_div0_test+0x1c>
    71da:	4281      	cmp	r1, r0
    71dc:	d202      	bcs.n	71e4 <.udivsi3_skip_div0_test+0x1c>
    71de:	0109      	lsls	r1, r1, #4
    71e0:	011b      	lsls	r3, r3, #4
    71e2:	e7f8      	b.n	71d6 <.udivsi3_skip_div0_test+0xe>
    71e4:	00e4      	lsls	r4, r4, #3
    71e6:	42a1      	cmp	r1, r4
    71e8:	d204      	bcs.n	71f4 <.udivsi3_skip_div0_test+0x2c>
    71ea:	4281      	cmp	r1, r0
    71ec:	d202      	bcs.n	71f4 <.udivsi3_skip_div0_test+0x2c>
    71ee:	0049      	lsls	r1, r1, #1
    71f0:	005b      	lsls	r3, r3, #1
    71f2:	e7f8      	b.n	71e6 <.udivsi3_skip_div0_test+0x1e>
    71f4:	4288      	cmp	r0, r1
    71f6:	d301      	bcc.n	71fc <.udivsi3_skip_div0_test+0x34>
    71f8:	1a40      	subs	r0, r0, r1
    71fa:	431a      	orrs	r2, r3
    71fc:	084c      	lsrs	r4, r1, #1
    71fe:	42a0      	cmp	r0, r4
    7200:	d302      	bcc.n	7208 <.udivsi3_skip_div0_test+0x40>
    7202:	1b00      	subs	r0, r0, r4
    7204:	085c      	lsrs	r4, r3, #1
    7206:	4322      	orrs	r2, r4
    7208:	088c      	lsrs	r4, r1, #2
    720a:	42a0      	cmp	r0, r4
    720c:	d302      	bcc.n	7214 <.udivsi3_skip_div0_test+0x4c>
    720e:	1b00      	subs	r0, r0, r4
    7210:	089c      	lsrs	r4, r3, #2
    7212:	4322      	orrs	r2, r4
    7214:	08cc      	lsrs	r4, r1, #3
    7216:	42a0      	cmp	r0, r4
    7218:	d302      	bcc.n	7220 <.udivsi3_skip_div0_test+0x58>
    721a:	1b00      	subs	r0, r0, r4
    721c:	08dc      	lsrs	r4, r3, #3
    721e:	4322      	orrs	r2, r4
    7220:	2800      	cmp	r0, #0
    7222:	d003      	beq.n	722c <.udivsi3_skip_div0_test+0x64>
    7224:	091b      	lsrs	r3, r3, #4
    7226:	d001      	beq.n	722c <.udivsi3_skip_div0_test+0x64>
    7228:	0909      	lsrs	r1, r1, #4
    722a:	e7e3      	b.n	71f4 <.udivsi3_skip_div0_test+0x2c>
    722c:	1c10      	adds	r0, r2, #0
    722e:	bc10      	pop	{r4}
    7230:	4770      	bx	lr
    7232:	2800      	cmp	r0, #0
    7234:	d001      	beq.n	723a <.udivsi3_skip_div0_test+0x72>
    7236:	2000      	movs	r0, #0
    7238:	43c0      	mvns	r0, r0
    723a:	b407      	push	{r0, r1, r2}
    723c:	4802      	ldr	r0, [pc, #8]	; (7248 <.udivsi3_skip_div0_test+0x80>)
    723e:	a102      	add	r1, pc, #8	; (adr r1, 7248 <.udivsi3_skip_div0_test+0x80>)
    7240:	1840      	adds	r0, r0, r1
    7242:	9002      	str	r0, [sp, #8]
    7244:	bd03      	pop	{r0, r1, pc}
    7246:	46c0      	nop			; (mov r8, r8)
    7248:	000000d9 	.word	0x000000d9

0000724c <__aeabi_uidivmod>:
    724c:	2900      	cmp	r1, #0
    724e:	d0f0      	beq.n	7232 <.udivsi3_skip_div0_test+0x6a>
    7250:	b503      	push	{r0, r1, lr}
    7252:	f7ff ffb9 	bl	71c8 <.udivsi3_skip_div0_test>
    7256:	bc0e      	pop	{r1, r2, r3}
    7258:	4342      	muls	r2, r0
    725a:	1a89      	subs	r1, r1, r2
    725c:	4718      	bx	r3
    725e:	46c0      	nop			; (mov r8, r8)

00007260 <__aeabi_idiv>:
    7260:	2900      	cmp	r1, #0
    7262:	d041      	beq.n	72e8 <.divsi3_skip_div0_test+0x84>

00007264 <.divsi3_skip_div0_test>:
    7264:	b410      	push	{r4}
    7266:	1c04      	adds	r4, r0, #0
    7268:	404c      	eors	r4, r1
    726a:	46a4      	mov	ip, r4
    726c:	2301      	movs	r3, #1
    726e:	2200      	movs	r2, #0
    7270:	2900      	cmp	r1, #0
    7272:	d500      	bpl.n	7276 <.divsi3_skip_div0_test+0x12>
    7274:	4249      	negs	r1, r1
    7276:	2800      	cmp	r0, #0
    7278:	d500      	bpl.n	727c <.divsi3_skip_div0_test+0x18>
    727a:	4240      	negs	r0, r0
    727c:	4288      	cmp	r0, r1
    727e:	d32c      	bcc.n	72da <.divsi3_skip_div0_test+0x76>
    7280:	2401      	movs	r4, #1
    7282:	0724      	lsls	r4, r4, #28
    7284:	42a1      	cmp	r1, r4
    7286:	d204      	bcs.n	7292 <.divsi3_skip_div0_test+0x2e>
    7288:	4281      	cmp	r1, r0
    728a:	d202      	bcs.n	7292 <.divsi3_skip_div0_test+0x2e>
    728c:	0109      	lsls	r1, r1, #4
    728e:	011b      	lsls	r3, r3, #4
    7290:	e7f8      	b.n	7284 <.divsi3_skip_div0_test+0x20>
    7292:	00e4      	lsls	r4, r4, #3
    7294:	42a1      	cmp	r1, r4
    7296:	d204      	bcs.n	72a2 <.divsi3_skip_div0_test+0x3e>
    7298:	4281      	cmp	r1, r0
    729a:	d202      	bcs.n	72a2 <.divsi3_skip_div0_test+0x3e>
    729c:	0049      	lsls	r1, r1, #1
    729e:	005b      	lsls	r3, r3, #1
    72a0:	e7f8      	b.n	7294 <.divsi3_skip_div0_test+0x30>
    72a2:	4288      	cmp	r0, r1
    72a4:	d301      	bcc.n	72aa <.divsi3_skip_div0_test+0x46>
    72a6:	1a40      	subs	r0, r0, r1
    72a8:	431a      	orrs	r2, r3
    72aa:	084c      	lsrs	r4, r1, #1
    72ac:	42a0      	cmp	r0, r4
    72ae:	d302      	bcc.n	72b6 <.divsi3_skip_div0_test+0x52>
    72b0:	1b00      	subs	r0, r0, r4
    72b2:	085c      	lsrs	r4, r3, #1
    72b4:	4322      	orrs	r2, r4
    72b6:	088c      	lsrs	r4, r1, #2
    72b8:	42a0      	cmp	r0, r4
    72ba:	d302      	bcc.n	72c2 <.divsi3_skip_div0_test+0x5e>
    72bc:	1b00      	subs	r0, r0, r4
    72be:	089c      	lsrs	r4, r3, #2
    72c0:	4322      	orrs	r2, r4
    72c2:	08cc      	lsrs	r4, r1, #3
    72c4:	42a0      	cmp	r0, r4
    72c6:	d302      	bcc.n	72ce <.divsi3_skip_div0_test+0x6a>
    72c8:	1b00      	subs	r0, r0, r4
    72ca:	08dc      	lsrs	r4, r3, #3
    72cc:	4322      	orrs	r2, r4
    72ce:	2800      	cmp	r0, #0
    72d0:	d003      	beq.n	72da <.divsi3_skip_div0_test+0x76>
    72d2:	091b      	lsrs	r3, r3, #4
    72d4:	d001      	beq.n	72da <.divsi3_skip_div0_test+0x76>
    72d6:	0909      	lsrs	r1, r1, #4
    72d8:	e7e3      	b.n	72a2 <.divsi3_skip_div0_test+0x3e>
    72da:	1c10      	adds	r0, r2, #0
    72dc:	4664      	mov	r4, ip
    72de:	2c00      	cmp	r4, #0
    72e0:	d500      	bpl.n	72e4 <.divsi3_skip_div0_test+0x80>
    72e2:	4240      	negs	r0, r0
    72e4:	bc10      	pop	{r4}
    72e6:	4770      	bx	lr
    72e8:	2800      	cmp	r0, #0
    72ea:	d006      	beq.n	72fa <.divsi3_skip_div0_test+0x96>
    72ec:	db03      	blt.n	72f6 <.divsi3_skip_div0_test+0x92>
    72ee:	2000      	movs	r0, #0
    72f0:	43c0      	mvns	r0, r0
    72f2:	0840      	lsrs	r0, r0, #1
    72f4:	e001      	b.n	72fa <.divsi3_skip_div0_test+0x96>
    72f6:	2080      	movs	r0, #128	; 0x80
    72f8:	0600      	lsls	r0, r0, #24
    72fa:	b407      	push	{r0, r1, r2}
    72fc:	4802      	ldr	r0, [pc, #8]	; (7308 <.divsi3_skip_div0_test+0xa4>)
    72fe:	a102      	add	r1, pc, #8	; (adr r1, 7308 <.divsi3_skip_div0_test+0xa4>)
    7300:	1840      	adds	r0, r0, r1
    7302:	9002      	str	r0, [sp, #8]
    7304:	bd03      	pop	{r0, r1, pc}
    7306:	46c0      	nop			; (mov r8, r8)
    7308:	00000019 	.word	0x00000019

0000730c <__aeabi_idivmod>:
    730c:	2900      	cmp	r1, #0
    730e:	d0eb      	beq.n	72e8 <.divsi3_skip_div0_test+0x84>
    7310:	b503      	push	{r0, r1, lr}
    7312:	f7ff ffa7 	bl	7264 <.divsi3_skip_div0_test>
    7316:	bc0e      	pop	{r1, r2, r3}
    7318:	4342      	muls	r2, r0
    731a:	1a89      	subs	r1, r1, r2
    731c:	4718      	bx	r3
    731e:	46c0      	nop			; (mov r8, r8)

00007320 <__aeabi_idiv0>:
    7320:	4770      	bx	lr
    7322:	46c0      	nop			; (mov r8, r8)

00007324 <__aeabi_cdrcmple>:
    7324:	4684      	mov	ip, r0
    7326:	1c10      	adds	r0, r2, #0
    7328:	4662      	mov	r2, ip
    732a:	468c      	mov	ip, r1
    732c:	1c19      	adds	r1, r3, #0
    732e:	4663      	mov	r3, ip
    7330:	e000      	b.n	7334 <__aeabi_cdcmpeq>
    7332:	46c0      	nop			; (mov r8, r8)

00007334 <__aeabi_cdcmpeq>:
    7334:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    7336:	f000 ff85 	bl	8244 <__ledf2>
    733a:	2800      	cmp	r0, #0
    733c:	d401      	bmi.n	7342 <__aeabi_cdcmpeq+0xe>
    733e:	2100      	movs	r1, #0
    7340:	42c8      	cmn	r0, r1
    7342:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00007344 <__aeabi_dcmpeq>:
    7344:	b510      	push	{r4, lr}
    7346:	f000 feb5 	bl	80b4 <__eqdf2>
    734a:	4240      	negs	r0, r0
    734c:	3001      	adds	r0, #1
    734e:	bd10      	pop	{r4, pc}

00007350 <__aeabi_dcmplt>:
    7350:	b510      	push	{r4, lr}
    7352:	f000 ff77 	bl	8244 <__ledf2>
    7356:	2800      	cmp	r0, #0
    7358:	db01      	blt.n	735e <__aeabi_dcmplt+0xe>
    735a:	2000      	movs	r0, #0
    735c:	bd10      	pop	{r4, pc}
    735e:	2001      	movs	r0, #1
    7360:	bd10      	pop	{r4, pc}
    7362:	46c0      	nop			; (mov r8, r8)

00007364 <__aeabi_dcmple>:
    7364:	b510      	push	{r4, lr}
    7366:	f000 ff6d 	bl	8244 <__ledf2>
    736a:	2800      	cmp	r0, #0
    736c:	dd01      	ble.n	7372 <__aeabi_dcmple+0xe>
    736e:	2000      	movs	r0, #0
    7370:	bd10      	pop	{r4, pc}
    7372:	2001      	movs	r0, #1
    7374:	bd10      	pop	{r4, pc}
    7376:	46c0      	nop			; (mov r8, r8)

00007378 <__aeabi_dcmpgt>:
    7378:	b510      	push	{r4, lr}
    737a:	f000 fee5 	bl	8148 <__gedf2>
    737e:	2800      	cmp	r0, #0
    7380:	dc01      	bgt.n	7386 <__aeabi_dcmpgt+0xe>
    7382:	2000      	movs	r0, #0
    7384:	bd10      	pop	{r4, pc}
    7386:	2001      	movs	r0, #1
    7388:	bd10      	pop	{r4, pc}
    738a:	46c0      	nop			; (mov r8, r8)

0000738c <__aeabi_dcmpge>:
    738c:	b510      	push	{r4, lr}
    738e:	f000 fedb 	bl	8148 <__gedf2>
    7392:	2800      	cmp	r0, #0
    7394:	da01      	bge.n	739a <__aeabi_dcmpge+0xe>
    7396:	2000      	movs	r0, #0
    7398:	bd10      	pop	{r4, pc}
    739a:	2001      	movs	r0, #1
    739c:	bd10      	pop	{r4, pc}
    739e:	46c0      	nop			; (mov r8, r8)

000073a0 <__aeabi_lmul>:
    73a0:	469c      	mov	ip, r3
    73a2:	0403      	lsls	r3, r0, #16
    73a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    73a6:	0c1b      	lsrs	r3, r3, #16
    73a8:	0417      	lsls	r7, r2, #16
    73aa:	0c3f      	lsrs	r7, r7, #16
    73ac:	0c15      	lsrs	r5, r2, #16
    73ae:	1c1e      	adds	r6, r3, #0
    73b0:	1c04      	adds	r4, r0, #0
    73b2:	0c00      	lsrs	r0, r0, #16
    73b4:	437e      	muls	r6, r7
    73b6:	436b      	muls	r3, r5
    73b8:	4347      	muls	r7, r0
    73ba:	4345      	muls	r5, r0
    73bc:	18fb      	adds	r3, r7, r3
    73be:	0c30      	lsrs	r0, r6, #16
    73c0:	1818      	adds	r0, r3, r0
    73c2:	4287      	cmp	r7, r0
    73c4:	d902      	bls.n	73cc <__aeabi_lmul+0x2c>
    73c6:	2380      	movs	r3, #128	; 0x80
    73c8:	025b      	lsls	r3, r3, #9
    73ca:	18ed      	adds	r5, r5, r3
    73cc:	0c03      	lsrs	r3, r0, #16
    73ce:	18ed      	adds	r5, r5, r3
    73d0:	4663      	mov	r3, ip
    73d2:	435c      	muls	r4, r3
    73d4:	434a      	muls	r2, r1
    73d6:	0436      	lsls	r6, r6, #16
    73d8:	0c36      	lsrs	r6, r6, #16
    73da:	18a1      	adds	r1, r4, r2
    73dc:	0400      	lsls	r0, r0, #16
    73de:	1980      	adds	r0, r0, r6
    73e0:	1949      	adds	r1, r1, r5
    73e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    73e4:	0000      	movs	r0, r0
	...

000073e8 <__aeabi_d2uiz>:
    73e8:	b538      	push	{r3, r4, r5, lr}
    73ea:	4b0e      	ldr	r3, [pc, #56]	; (7424 <__aeabi_d2uiz+0x3c>)
    73ec:	4a0c      	ldr	r2, [pc, #48]	; (7420 <__aeabi_d2uiz+0x38>)
    73ee:	1c04      	adds	r4, r0, #0
    73f0:	1c0d      	adds	r5, r1, #0
    73f2:	f7ff ffcb 	bl	738c <__aeabi_dcmpge>
    73f6:	2800      	cmp	r0, #0
    73f8:	d104      	bne.n	7404 <__aeabi_d2uiz+0x1c>
    73fa:	1c20      	adds	r0, r4, #0
    73fc:	1c29      	adds	r1, r5, #0
    73fe:	f001 fd63 	bl	8ec8 <__aeabi_d2iz>
    7402:	bd38      	pop	{r3, r4, r5, pc}
    7404:	4b07      	ldr	r3, [pc, #28]	; (7424 <__aeabi_d2uiz+0x3c>)
    7406:	4a06      	ldr	r2, [pc, #24]	; (7420 <__aeabi_d2uiz+0x38>)
    7408:	1c20      	adds	r0, r4, #0
    740a:	1c29      	adds	r1, r5, #0
    740c:	f001 fa28 	bl	8860 <__aeabi_dsub>
    7410:	f001 fd5a 	bl	8ec8 <__aeabi_d2iz>
    7414:	2380      	movs	r3, #128	; 0x80
    7416:	061b      	lsls	r3, r3, #24
    7418:	18c0      	adds	r0, r0, r3
    741a:	e7f2      	b.n	7402 <__aeabi_d2uiz+0x1a>
    741c:	46c0      	nop			; (mov r8, r8)
    741e:	46c0      	nop			; (mov r8, r8)
    7420:	00000000 	.word	0x00000000
    7424:	41e00000 	.word	0x41e00000

00007428 <__aeabi_dadd>:
    7428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    742a:	465f      	mov	r7, fp
    742c:	4656      	mov	r6, sl
    742e:	4644      	mov	r4, r8
    7430:	464d      	mov	r5, r9
    7432:	b4f0      	push	{r4, r5, r6, r7}
    7434:	030c      	lsls	r4, r1, #12
    7436:	004d      	lsls	r5, r1, #1
    7438:	0fce      	lsrs	r6, r1, #31
    743a:	0a61      	lsrs	r1, r4, #9
    743c:	0f44      	lsrs	r4, r0, #29
    743e:	4321      	orrs	r1, r4
    7440:	00c4      	lsls	r4, r0, #3
    7442:	0318      	lsls	r0, r3, #12
    7444:	4680      	mov	r8, r0
    7446:	0058      	lsls	r0, r3, #1
    7448:	0d40      	lsrs	r0, r0, #21
    744a:	4682      	mov	sl, r0
    744c:	0fd8      	lsrs	r0, r3, #31
    744e:	4684      	mov	ip, r0
    7450:	4640      	mov	r0, r8
    7452:	0a40      	lsrs	r0, r0, #9
    7454:	0f53      	lsrs	r3, r2, #29
    7456:	4303      	orrs	r3, r0
    7458:	00d0      	lsls	r0, r2, #3
    745a:	0d6d      	lsrs	r5, r5, #21
    745c:	1c37      	adds	r7, r6, #0
    745e:	4683      	mov	fp, r0
    7460:	4652      	mov	r2, sl
    7462:	4566      	cmp	r6, ip
    7464:	d100      	bne.n	7468 <__aeabi_dadd+0x40>
    7466:	e0a4      	b.n	75b2 <__aeabi_dadd+0x18a>
    7468:	1aaf      	subs	r7, r5, r2
    746a:	2f00      	cmp	r7, #0
    746c:	dc00      	bgt.n	7470 <__aeabi_dadd+0x48>
    746e:	e109      	b.n	7684 <__aeabi_dadd+0x25c>
    7470:	2a00      	cmp	r2, #0
    7472:	d13b      	bne.n	74ec <__aeabi_dadd+0xc4>
    7474:	4318      	orrs	r0, r3
    7476:	d000      	beq.n	747a <__aeabi_dadd+0x52>
    7478:	e0ea      	b.n	7650 <__aeabi_dadd+0x228>
    747a:	0763      	lsls	r3, r4, #29
    747c:	d100      	bne.n	7480 <__aeabi_dadd+0x58>
    747e:	e087      	b.n	7590 <__aeabi_dadd+0x168>
    7480:	230f      	movs	r3, #15
    7482:	4023      	ands	r3, r4
    7484:	2b04      	cmp	r3, #4
    7486:	d100      	bne.n	748a <__aeabi_dadd+0x62>
    7488:	e082      	b.n	7590 <__aeabi_dadd+0x168>
    748a:	1d22      	adds	r2, r4, #4
    748c:	42a2      	cmp	r2, r4
    748e:	41a4      	sbcs	r4, r4
    7490:	4264      	negs	r4, r4
    7492:	2380      	movs	r3, #128	; 0x80
    7494:	1909      	adds	r1, r1, r4
    7496:	041b      	lsls	r3, r3, #16
    7498:	400b      	ands	r3, r1
    749a:	1c37      	adds	r7, r6, #0
    749c:	1c14      	adds	r4, r2, #0
    749e:	2b00      	cmp	r3, #0
    74a0:	d100      	bne.n	74a4 <__aeabi_dadd+0x7c>
    74a2:	e07c      	b.n	759e <__aeabi_dadd+0x176>
    74a4:	4bce      	ldr	r3, [pc, #824]	; (77e0 <__aeabi_dadd+0x3b8>)
    74a6:	3501      	adds	r5, #1
    74a8:	429d      	cmp	r5, r3
    74aa:	d100      	bne.n	74ae <__aeabi_dadd+0x86>
    74ac:	e105      	b.n	76ba <__aeabi_dadd+0x292>
    74ae:	4bcd      	ldr	r3, [pc, #820]	; (77e4 <__aeabi_dadd+0x3bc>)
    74b0:	08e4      	lsrs	r4, r4, #3
    74b2:	4019      	ands	r1, r3
    74b4:	0748      	lsls	r0, r1, #29
    74b6:	0249      	lsls	r1, r1, #9
    74b8:	4304      	orrs	r4, r0
    74ba:	0b0b      	lsrs	r3, r1, #12
    74bc:	2000      	movs	r0, #0
    74be:	2100      	movs	r1, #0
    74c0:	031b      	lsls	r3, r3, #12
    74c2:	0b1a      	lsrs	r2, r3, #12
    74c4:	0d0b      	lsrs	r3, r1, #20
    74c6:	056d      	lsls	r5, r5, #21
    74c8:	051b      	lsls	r3, r3, #20
    74ca:	4313      	orrs	r3, r2
    74cc:	086a      	lsrs	r2, r5, #1
    74ce:	4dc6      	ldr	r5, [pc, #792]	; (77e8 <__aeabi_dadd+0x3c0>)
    74d0:	07ff      	lsls	r7, r7, #31
    74d2:	401d      	ands	r5, r3
    74d4:	4315      	orrs	r5, r2
    74d6:	006d      	lsls	r5, r5, #1
    74d8:	086d      	lsrs	r5, r5, #1
    74da:	1c29      	adds	r1, r5, #0
    74dc:	4339      	orrs	r1, r7
    74de:	1c20      	adds	r0, r4, #0
    74e0:	bc3c      	pop	{r2, r3, r4, r5}
    74e2:	4690      	mov	r8, r2
    74e4:	4699      	mov	r9, r3
    74e6:	46a2      	mov	sl, r4
    74e8:	46ab      	mov	fp, r5
    74ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    74ec:	48bc      	ldr	r0, [pc, #752]	; (77e0 <__aeabi_dadd+0x3b8>)
    74ee:	4285      	cmp	r5, r0
    74f0:	d0c3      	beq.n	747a <__aeabi_dadd+0x52>
    74f2:	2080      	movs	r0, #128	; 0x80
    74f4:	0400      	lsls	r0, r0, #16
    74f6:	4303      	orrs	r3, r0
    74f8:	2f38      	cmp	r7, #56	; 0x38
    74fa:	dd00      	ble.n	74fe <__aeabi_dadd+0xd6>
    74fc:	e0f0      	b.n	76e0 <__aeabi_dadd+0x2b8>
    74fe:	2f1f      	cmp	r7, #31
    7500:	dd00      	ble.n	7504 <__aeabi_dadd+0xdc>
    7502:	e124      	b.n	774e <__aeabi_dadd+0x326>
    7504:	2020      	movs	r0, #32
    7506:	1bc0      	subs	r0, r0, r7
    7508:	1c1a      	adds	r2, r3, #0
    750a:	4681      	mov	r9, r0
    750c:	4082      	lsls	r2, r0
    750e:	4658      	mov	r0, fp
    7510:	40f8      	lsrs	r0, r7
    7512:	4302      	orrs	r2, r0
    7514:	4694      	mov	ip, r2
    7516:	4658      	mov	r0, fp
    7518:	464a      	mov	r2, r9
    751a:	4090      	lsls	r0, r2
    751c:	1e42      	subs	r2, r0, #1
    751e:	4190      	sbcs	r0, r2
    7520:	40fb      	lsrs	r3, r7
    7522:	4662      	mov	r2, ip
    7524:	4302      	orrs	r2, r0
    7526:	1c1f      	adds	r7, r3, #0
    7528:	1aa2      	subs	r2, r4, r2
    752a:	4294      	cmp	r4, r2
    752c:	41a4      	sbcs	r4, r4
    752e:	4264      	negs	r4, r4
    7530:	1bc9      	subs	r1, r1, r7
    7532:	1b09      	subs	r1, r1, r4
    7534:	1c14      	adds	r4, r2, #0
    7536:	020b      	lsls	r3, r1, #8
    7538:	d59f      	bpl.n	747a <__aeabi_dadd+0x52>
    753a:	0249      	lsls	r1, r1, #9
    753c:	0a4f      	lsrs	r7, r1, #9
    753e:	2f00      	cmp	r7, #0
    7540:	d100      	bne.n	7544 <__aeabi_dadd+0x11c>
    7542:	e0c8      	b.n	76d6 <__aeabi_dadd+0x2ae>
    7544:	1c38      	adds	r0, r7, #0
    7546:	f001 fdf1 	bl	912c <__clzsi2>
    754a:	1c02      	adds	r2, r0, #0
    754c:	3a08      	subs	r2, #8
    754e:	2a1f      	cmp	r2, #31
    7550:	dd00      	ble.n	7554 <__aeabi_dadd+0x12c>
    7552:	e0b5      	b.n	76c0 <__aeabi_dadd+0x298>
    7554:	2128      	movs	r1, #40	; 0x28
    7556:	1a09      	subs	r1, r1, r0
    7558:	1c20      	adds	r0, r4, #0
    755a:	4097      	lsls	r7, r2
    755c:	40c8      	lsrs	r0, r1
    755e:	4307      	orrs	r7, r0
    7560:	4094      	lsls	r4, r2
    7562:	4295      	cmp	r5, r2
    7564:	dd00      	ble.n	7568 <__aeabi_dadd+0x140>
    7566:	e0b2      	b.n	76ce <__aeabi_dadd+0x2a6>
    7568:	1b55      	subs	r5, r2, r5
    756a:	1c69      	adds	r1, r5, #1
    756c:	291f      	cmp	r1, #31
    756e:	dd00      	ble.n	7572 <__aeabi_dadd+0x14a>
    7570:	e0dc      	b.n	772c <__aeabi_dadd+0x304>
    7572:	221f      	movs	r2, #31
    7574:	1b55      	subs	r5, r2, r5
    7576:	1c3b      	adds	r3, r7, #0
    7578:	1c22      	adds	r2, r4, #0
    757a:	40ab      	lsls	r3, r5
    757c:	40ca      	lsrs	r2, r1
    757e:	40ac      	lsls	r4, r5
    7580:	1e65      	subs	r5, r4, #1
    7582:	41ac      	sbcs	r4, r5
    7584:	4313      	orrs	r3, r2
    7586:	40cf      	lsrs	r7, r1
    7588:	431c      	orrs	r4, r3
    758a:	1c39      	adds	r1, r7, #0
    758c:	2500      	movs	r5, #0
    758e:	e774      	b.n	747a <__aeabi_dadd+0x52>
    7590:	2380      	movs	r3, #128	; 0x80
    7592:	041b      	lsls	r3, r3, #16
    7594:	400b      	ands	r3, r1
    7596:	1c37      	adds	r7, r6, #0
    7598:	2b00      	cmp	r3, #0
    759a:	d000      	beq.n	759e <__aeabi_dadd+0x176>
    759c:	e782      	b.n	74a4 <__aeabi_dadd+0x7c>
    759e:	4b90      	ldr	r3, [pc, #576]	; (77e0 <__aeabi_dadd+0x3b8>)
    75a0:	0748      	lsls	r0, r1, #29
    75a2:	08e4      	lsrs	r4, r4, #3
    75a4:	4304      	orrs	r4, r0
    75a6:	08c9      	lsrs	r1, r1, #3
    75a8:	429d      	cmp	r5, r3
    75aa:	d048      	beq.n	763e <__aeabi_dadd+0x216>
    75ac:	0309      	lsls	r1, r1, #12
    75ae:	0b0b      	lsrs	r3, r1, #12
    75b0:	e784      	b.n	74bc <__aeabi_dadd+0x94>
    75b2:	1aaa      	subs	r2, r5, r2
    75b4:	4694      	mov	ip, r2
    75b6:	2a00      	cmp	r2, #0
    75b8:	dc00      	bgt.n	75bc <__aeabi_dadd+0x194>
    75ba:	e098      	b.n	76ee <__aeabi_dadd+0x2c6>
    75bc:	4650      	mov	r0, sl
    75be:	2800      	cmp	r0, #0
    75c0:	d052      	beq.n	7668 <__aeabi_dadd+0x240>
    75c2:	4887      	ldr	r0, [pc, #540]	; (77e0 <__aeabi_dadd+0x3b8>)
    75c4:	4285      	cmp	r5, r0
    75c6:	d100      	bne.n	75ca <__aeabi_dadd+0x1a2>
    75c8:	e757      	b.n	747a <__aeabi_dadd+0x52>
    75ca:	2080      	movs	r0, #128	; 0x80
    75cc:	0400      	lsls	r0, r0, #16
    75ce:	4303      	orrs	r3, r0
    75d0:	4662      	mov	r2, ip
    75d2:	2a38      	cmp	r2, #56	; 0x38
    75d4:	dd00      	ble.n	75d8 <__aeabi_dadd+0x1b0>
    75d6:	e0fc      	b.n	77d2 <__aeabi_dadd+0x3aa>
    75d8:	2a1f      	cmp	r2, #31
    75da:	dd00      	ble.n	75de <__aeabi_dadd+0x1b6>
    75dc:	e14a      	b.n	7874 <__aeabi_dadd+0x44c>
    75de:	2220      	movs	r2, #32
    75e0:	4660      	mov	r0, ip
    75e2:	1a10      	subs	r0, r2, r0
    75e4:	1c1a      	adds	r2, r3, #0
    75e6:	4082      	lsls	r2, r0
    75e8:	4682      	mov	sl, r0
    75ea:	4691      	mov	r9, r2
    75ec:	4658      	mov	r0, fp
    75ee:	4662      	mov	r2, ip
    75f0:	40d0      	lsrs	r0, r2
    75f2:	464a      	mov	r2, r9
    75f4:	4302      	orrs	r2, r0
    75f6:	4690      	mov	r8, r2
    75f8:	4658      	mov	r0, fp
    75fa:	4652      	mov	r2, sl
    75fc:	4090      	lsls	r0, r2
    75fe:	1e42      	subs	r2, r0, #1
    7600:	4190      	sbcs	r0, r2
    7602:	4642      	mov	r2, r8
    7604:	4302      	orrs	r2, r0
    7606:	4660      	mov	r0, ip
    7608:	40c3      	lsrs	r3, r0
    760a:	1912      	adds	r2, r2, r4
    760c:	42a2      	cmp	r2, r4
    760e:	41a4      	sbcs	r4, r4
    7610:	4264      	negs	r4, r4
    7612:	1859      	adds	r1, r3, r1
    7614:	1909      	adds	r1, r1, r4
    7616:	1c14      	adds	r4, r2, #0
    7618:	0208      	lsls	r0, r1, #8
    761a:	d400      	bmi.n	761e <__aeabi_dadd+0x1f6>
    761c:	e72d      	b.n	747a <__aeabi_dadd+0x52>
    761e:	4b70      	ldr	r3, [pc, #448]	; (77e0 <__aeabi_dadd+0x3b8>)
    7620:	3501      	adds	r5, #1
    7622:	429d      	cmp	r5, r3
    7624:	d100      	bne.n	7628 <__aeabi_dadd+0x200>
    7626:	e122      	b.n	786e <__aeabi_dadd+0x446>
    7628:	4b6e      	ldr	r3, [pc, #440]	; (77e4 <__aeabi_dadd+0x3bc>)
    762a:	0860      	lsrs	r0, r4, #1
    762c:	4019      	ands	r1, r3
    762e:	2301      	movs	r3, #1
    7630:	4023      	ands	r3, r4
    7632:	1c1c      	adds	r4, r3, #0
    7634:	4304      	orrs	r4, r0
    7636:	07cb      	lsls	r3, r1, #31
    7638:	431c      	orrs	r4, r3
    763a:	0849      	lsrs	r1, r1, #1
    763c:	e71d      	b.n	747a <__aeabi_dadd+0x52>
    763e:	1c23      	adds	r3, r4, #0
    7640:	430b      	orrs	r3, r1
    7642:	d03a      	beq.n	76ba <__aeabi_dadd+0x292>
    7644:	2380      	movs	r3, #128	; 0x80
    7646:	031b      	lsls	r3, r3, #12
    7648:	430b      	orrs	r3, r1
    764a:	031b      	lsls	r3, r3, #12
    764c:	0b1b      	lsrs	r3, r3, #12
    764e:	e735      	b.n	74bc <__aeabi_dadd+0x94>
    7650:	3f01      	subs	r7, #1
    7652:	2f00      	cmp	r7, #0
    7654:	d165      	bne.n	7722 <__aeabi_dadd+0x2fa>
    7656:	4658      	mov	r0, fp
    7658:	1a22      	subs	r2, r4, r0
    765a:	4294      	cmp	r4, r2
    765c:	41a4      	sbcs	r4, r4
    765e:	4264      	negs	r4, r4
    7660:	1ac9      	subs	r1, r1, r3
    7662:	1b09      	subs	r1, r1, r4
    7664:	1c14      	adds	r4, r2, #0
    7666:	e766      	b.n	7536 <__aeabi_dadd+0x10e>
    7668:	4658      	mov	r0, fp
    766a:	4318      	orrs	r0, r3
    766c:	d100      	bne.n	7670 <__aeabi_dadd+0x248>
    766e:	e704      	b.n	747a <__aeabi_dadd+0x52>
    7670:	2201      	movs	r2, #1
    7672:	4252      	negs	r2, r2
    7674:	4494      	add	ip, r2
    7676:	4660      	mov	r0, ip
    7678:	2800      	cmp	r0, #0
    767a:	d000      	beq.n	767e <__aeabi_dadd+0x256>
    767c:	e0c5      	b.n	780a <__aeabi_dadd+0x3e2>
    767e:	4658      	mov	r0, fp
    7680:	1902      	adds	r2, r0, r4
    7682:	e7c3      	b.n	760c <__aeabi_dadd+0x1e4>
    7684:	2f00      	cmp	r7, #0
    7686:	d173      	bne.n	7770 <__aeabi_dadd+0x348>
    7688:	1c68      	adds	r0, r5, #1
    768a:	0540      	lsls	r0, r0, #21
    768c:	0d40      	lsrs	r0, r0, #21
    768e:	2801      	cmp	r0, #1
    7690:	dc00      	bgt.n	7694 <__aeabi_dadd+0x26c>
    7692:	e0de      	b.n	7852 <__aeabi_dadd+0x42a>
    7694:	465a      	mov	r2, fp
    7696:	1aa2      	subs	r2, r4, r2
    7698:	4294      	cmp	r4, r2
    769a:	41bf      	sbcs	r7, r7
    769c:	1ac8      	subs	r0, r1, r3
    769e:	427f      	negs	r7, r7
    76a0:	1bc7      	subs	r7, r0, r7
    76a2:	0238      	lsls	r0, r7, #8
    76a4:	d400      	bmi.n	76a8 <__aeabi_dadd+0x280>
    76a6:	e089      	b.n	77bc <__aeabi_dadd+0x394>
    76a8:	465a      	mov	r2, fp
    76aa:	1b14      	subs	r4, r2, r4
    76ac:	45a3      	cmp	fp, r4
    76ae:	4192      	sbcs	r2, r2
    76b0:	1a59      	subs	r1, r3, r1
    76b2:	4252      	negs	r2, r2
    76b4:	1a8f      	subs	r7, r1, r2
    76b6:	4666      	mov	r6, ip
    76b8:	e741      	b.n	753e <__aeabi_dadd+0x116>
    76ba:	2300      	movs	r3, #0
    76bc:	2400      	movs	r4, #0
    76be:	e6fd      	b.n	74bc <__aeabi_dadd+0x94>
    76c0:	1c27      	adds	r7, r4, #0
    76c2:	3828      	subs	r0, #40	; 0x28
    76c4:	4087      	lsls	r7, r0
    76c6:	2400      	movs	r4, #0
    76c8:	4295      	cmp	r5, r2
    76ca:	dc00      	bgt.n	76ce <__aeabi_dadd+0x2a6>
    76cc:	e74c      	b.n	7568 <__aeabi_dadd+0x140>
    76ce:	4945      	ldr	r1, [pc, #276]	; (77e4 <__aeabi_dadd+0x3bc>)
    76d0:	1aad      	subs	r5, r5, r2
    76d2:	4039      	ands	r1, r7
    76d4:	e6d1      	b.n	747a <__aeabi_dadd+0x52>
    76d6:	1c20      	adds	r0, r4, #0
    76d8:	f001 fd28 	bl	912c <__clzsi2>
    76dc:	3020      	adds	r0, #32
    76de:	e734      	b.n	754a <__aeabi_dadd+0x122>
    76e0:	465a      	mov	r2, fp
    76e2:	431a      	orrs	r2, r3
    76e4:	1e53      	subs	r3, r2, #1
    76e6:	419a      	sbcs	r2, r3
    76e8:	b2d2      	uxtb	r2, r2
    76ea:	2700      	movs	r7, #0
    76ec:	e71c      	b.n	7528 <__aeabi_dadd+0x100>
    76ee:	2a00      	cmp	r2, #0
    76f0:	d000      	beq.n	76f4 <__aeabi_dadd+0x2cc>
    76f2:	e0dc      	b.n	78ae <__aeabi_dadd+0x486>
    76f4:	1c68      	adds	r0, r5, #1
    76f6:	0542      	lsls	r2, r0, #21
    76f8:	0d52      	lsrs	r2, r2, #21
    76fa:	2a01      	cmp	r2, #1
    76fc:	dc00      	bgt.n	7700 <__aeabi_dadd+0x2d8>
    76fe:	e08d      	b.n	781c <__aeabi_dadd+0x3f4>
    7700:	4d37      	ldr	r5, [pc, #220]	; (77e0 <__aeabi_dadd+0x3b8>)
    7702:	42a8      	cmp	r0, r5
    7704:	d100      	bne.n	7708 <__aeabi_dadd+0x2e0>
    7706:	e0f3      	b.n	78f0 <__aeabi_dadd+0x4c8>
    7708:	465d      	mov	r5, fp
    770a:	192a      	adds	r2, r5, r4
    770c:	42a2      	cmp	r2, r4
    770e:	41a4      	sbcs	r4, r4
    7710:	4264      	negs	r4, r4
    7712:	1859      	adds	r1, r3, r1
    7714:	1909      	adds	r1, r1, r4
    7716:	07cc      	lsls	r4, r1, #31
    7718:	0852      	lsrs	r2, r2, #1
    771a:	4314      	orrs	r4, r2
    771c:	0849      	lsrs	r1, r1, #1
    771e:	1c05      	adds	r5, r0, #0
    7720:	e6ab      	b.n	747a <__aeabi_dadd+0x52>
    7722:	482f      	ldr	r0, [pc, #188]	; (77e0 <__aeabi_dadd+0x3b8>)
    7724:	4285      	cmp	r5, r0
    7726:	d000      	beq.n	772a <__aeabi_dadd+0x302>
    7728:	e6e6      	b.n	74f8 <__aeabi_dadd+0xd0>
    772a:	e6a6      	b.n	747a <__aeabi_dadd+0x52>
    772c:	1c2b      	adds	r3, r5, #0
    772e:	3b1f      	subs	r3, #31
    7730:	1c3a      	adds	r2, r7, #0
    7732:	40da      	lsrs	r2, r3
    7734:	1c13      	adds	r3, r2, #0
    7736:	2920      	cmp	r1, #32
    7738:	d06c      	beq.n	7814 <__aeabi_dadd+0x3ec>
    773a:	223f      	movs	r2, #63	; 0x3f
    773c:	1b55      	subs	r5, r2, r5
    773e:	40af      	lsls	r7, r5
    7740:	433c      	orrs	r4, r7
    7742:	1e60      	subs	r0, r4, #1
    7744:	4184      	sbcs	r4, r0
    7746:	431c      	orrs	r4, r3
    7748:	2100      	movs	r1, #0
    774a:	2500      	movs	r5, #0
    774c:	e695      	b.n	747a <__aeabi_dadd+0x52>
    774e:	1c38      	adds	r0, r7, #0
    7750:	3820      	subs	r0, #32
    7752:	1c1a      	adds	r2, r3, #0
    7754:	40c2      	lsrs	r2, r0
    7756:	1c10      	adds	r0, r2, #0
    7758:	2f20      	cmp	r7, #32
    775a:	d05d      	beq.n	7818 <__aeabi_dadd+0x3f0>
    775c:	2240      	movs	r2, #64	; 0x40
    775e:	1bd7      	subs	r7, r2, r7
    7760:	40bb      	lsls	r3, r7
    7762:	465a      	mov	r2, fp
    7764:	431a      	orrs	r2, r3
    7766:	1e53      	subs	r3, r2, #1
    7768:	419a      	sbcs	r2, r3
    776a:	4302      	orrs	r2, r0
    776c:	2700      	movs	r7, #0
    776e:	e6db      	b.n	7528 <__aeabi_dadd+0x100>
    7770:	2d00      	cmp	r5, #0
    7772:	d03b      	beq.n	77ec <__aeabi_dadd+0x3c4>
    7774:	4d1a      	ldr	r5, [pc, #104]	; (77e0 <__aeabi_dadd+0x3b8>)
    7776:	45aa      	cmp	sl, r5
    7778:	d100      	bne.n	777c <__aeabi_dadd+0x354>
    777a:	e093      	b.n	78a4 <__aeabi_dadd+0x47c>
    777c:	2580      	movs	r5, #128	; 0x80
    777e:	042d      	lsls	r5, r5, #16
    7780:	427f      	negs	r7, r7
    7782:	4329      	orrs	r1, r5
    7784:	2f38      	cmp	r7, #56	; 0x38
    7786:	dd00      	ble.n	778a <__aeabi_dadd+0x362>
    7788:	e0ac      	b.n	78e4 <__aeabi_dadd+0x4bc>
    778a:	2f1f      	cmp	r7, #31
    778c:	dd00      	ble.n	7790 <__aeabi_dadd+0x368>
    778e:	e129      	b.n	79e4 <__aeabi_dadd+0x5bc>
    7790:	2520      	movs	r5, #32
    7792:	1bed      	subs	r5, r5, r7
    7794:	1c08      	adds	r0, r1, #0
    7796:	1c26      	adds	r6, r4, #0
    7798:	40a8      	lsls	r0, r5
    779a:	40fe      	lsrs	r6, r7
    779c:	40ac      	lsls	r4, r5
    779e:	4306      	orrs	r6, r0
    77a0:	1e65      	subs	r5, r4, #1
    77a2:	41ac      	sbcs	r4, r5
    77a4:	4334      	orrs	r4, r6
    77a6:	40f9      	lsrs	r1, r7
    77a8:	465d      	mov	r5, fp
    77aa:	1b2c      	subs	r4, r5, r4
    77ac:	45a3      	cmp	fp, r4
    77ae:	4192      	sbcs	r2, r2
    77b0:	1a5b      	subs	r3, r3, r1
    77b2:	4252      	negs	r2, r2
    77b4:	1a99      	subs	r1, r3, r2
    77b6:	4655      	mov	r5, sl
    77b8:	4666      	mov	r6, ip
    77ba:	e6bc      	b.n	7536 <__aeabi_dadd+0x10e>
    77bc:	1c13      	adds	r3, r2, #0
    77be:	433b      	orrs	r3, r7
    77c0:	1c14      	adds	r4, r2, #0
    77c2:	2b00      	cmp	r3, #0
    77c4:	d000      	beq.n	77c8 <__aeabi_dadd+0x3a0>
    77c6:	e6ba      	b.n	753e <__aeabi_dadd+0x116>
    77c8:	2700      	movs	r7, #0
    77ca:	2100      	movs	r1, #0
    77cc:	2500      	movs	r5, #0
    77ce:	2400      	movs	r4, #0
    77d0:	e6e5      	b.n	759e <__aeabi_dadd+0x176>
    77d2:	465a      	mov	r2, fp
    77d4:	431a      	orrs	r2, r3
    77d6:	1e53      	subs	r3, r2, #1
    77d8:	419a      	sbcs	r2, r3
    77da:	b2d2      	uxtb	r2, r2
    77dc:	2300      	movs	r3, #0
    77de:	e714      	b.n	760a <__aeabi_dadd+0x1e2>
    77e0:	000007ff 	.word	0x000007ff
    77e4:	ff7fffff 	.word	0xff7fffff
    77e8:	800fffff 	.word	0x800fffff
    77ec:	1c0d      	adds	r5, r1, #0
    77ee:	4325      	orrs	r5, r4
    77f0:	d058      	beq.n	78a4 <__aeabi_dadd+0x47c>
    77f2:	43ff      	mvns	r7, r7
    77f4:	2f00      	cmp	r7, #0
    77f6:	d151      	bne.n	789c <__aeabi_dadd+0x474>
    77f8:	1b04      	subs	r4, r0, r4
    77fa:	45a3      	cmp	fp, r4
    77fc:	4192      	sbcs	r2, r2
    77fe:	1a59      	subs	r1, r3, r1
    7800:	4252      	negs	r2, r2
    7802:	1a89      	subs	r1, r1, r2
    7804:	4655      	mov	r5, sl
    7806:	4666      	mov	r6, ip
    7808:	e695      	b.n	7536 <__aeabi_dadd+0x10e>
    780a:	4896      	ldr	r0, [pc, #600]	; (7a64 <__aeabi_dadd+0x63c>)
    780c:	4285      	cmp	r5, r0
    780e:	d000      	beq.n	7812 <__aeabi_dadd+0x3ea>
    7810:	e6de      	b.n	75d0 <__aeabi_dadd+0x1a8>
    7812:	e632      	b.n	747a <__aeabi_dadd+0x52>
    7814:	2700      	movs	r7, #0
    7816:	e793      	b.n	7740 <__aeabi_dadd+0x318>
    7818:	2300      	movs	r3, #0
    781a:	e7a2      	b.n	7762 <__aeabi_dadd+0x33a>
    781c:	1c08      	adds	r0, r1, #0
    781e:	4320      	orrs	r0, r4
    7820:	2d00      	cmp	r5, #0
    7822:	d000      	beq.n	7826 <__aeabi_dadd+0x3fe>
    7824:	e0c4      	b.n	79b0 <__aeabi_dadd+0x588>
    7826:	2800      	cmp	r0, #0
    7828:	d100      	bne.n	782c <__aeabi_dadd+0x404>
    782a:	e0f7      	b.n	7a1c <__aeabi_dadd+0x5f4>
    782c:	4658      	mov	r0, fp
    782e:	4318      	orrs	r0, r3
    7830:	d100      	bne.n	7834 <__aeabi_dadd+0x40c>
    7832:	e622      	b.n	747a <__aeabi_dadd+0x52>
    7834:	4658      	mov	r0, fp
    7836:	1902      	adds	r2, r0, r4
    7838:	42a2      	cmp	r2, r4
    783a:	41a4      	sbcs	r4, r4
    783c:	4264      	negs	r4, r4
    783e:	1859      	adds	r1, r3, r1
    7840:	1909      	adds	r1, r1, r4
    7842:	1c14      	adds	r4, r2, #0
    7844:	020a      	lsls	r2, r1, #8
    7846:	d400      	bmi.n	784a <__aeabi_dadd+0x422>
    7848:	e617      	b.n	747a <__aeabi_dadd+0x52>
    784a:	4b87      	ldr	r3, [pc, #540]	; (7a68 <__aeabi_dadd+0x640>)
    784c:	2501      	movs	r5, #1
    784e:	4019      	ands	r1, r3
    7850:	e613      	b.n	747a <__aeabi_dadd+0x52>
    7852:	1c08      	adds	r0, r1, #0
    7854:	4320      	orrs	r0, r4
    7856:	2d00      	cmp	r5, #0
    7858:	d139      	bne.n	78ce <__aeabi_dadd+0x4a6>
    785a:	2800      	cmp	r0, #0
    785c:	d171      	bne.n	7942 <__aeabi_dadd+0x51a>
    785e:	4659      	mov	r1, fp
    7860:	4319      	orrs	r1, r3
    7862:	d003      	beq.n	786c <__aeabi_dadd+0x444>
    7864:	1c19      	adds	r1, r3, #0
    7866:	465c      	mov	r4, fp
    7868:	4666      	mov	r6, ip
    786a:	e606      	b.n	747a <__aeabi_dadd+0x52>
    786c:	2700      	movs	r7, #0
    786e:	2100      	movs	r1, #0
    7870:	2400      	movs	r4, #0
    7872:	e694      	b.n	759e <__aeabi_dadd+0x176>
    7874:	4660      	mov	r0, ip
    7876:	3820      	subs	r0, #32
    7878:	1c1a      	adds	r2, r3, #0
    787a:	40c2      	lsrs	r2, r0
    787c:	4660      	mov	r0, ip
    787e:	4691      	mov	r9, r2
    7880:	2820      	cmp	r0, #32
    7882:	d100      	bne.n	7886 <__aeabi_dadd+0x45e>
    7884:	e0ac      	b.n	79e0 <__aeabi_dadd+0x5b8>
    7886:	2240      	movs	r2, #64	; 0x40
    7888:	1a12      	subs	r2, r2, r0
    788a:	4093      	lsls	r3, r2
    788c:	465a      	mov	r2, fp
    788e:	431a      	orrs	r2, r3
    7890:	1e53      	subs	r3, r2, #1
    7892:	419a      	sbcs	r2, r3
    7894:	464b      	mov	r3, r9
    7896:	431a      	orrs	r2, r3
    7898:	2300      	movs	r3, #0
    789a:	e6b6      	b.n	760a <__aeabi_dadd+0x1e2>
    789c:	4d71      	ldr	r5, [pc, #452]	; (7a64 <__aeabi_dadd+0x63c>)
    789e:	45aa      	cmp	sl, r5
    78a0:	d000      	beq.n	78a4 <__aeabi_dadd+0x47c>
    78a2:	e76f      	b.n	7784 <__aeabi_dadd+0x35c>
    78a4:	1c19      	adds	r1, r3, #0
    78a6:	465c      	mov	r4, fp
    78a8:	4655      	mov	r5, sl
    78aa:	4666      	mov	r6, ip
    78ac:	e5e5      	b.n	747a <__aeabi_dadd+0x52>
    78ae:	2d00      	cmp	r5, #0
    78b0:	d122      	bne.n	78f8 <__aeabi_dadd+0x4d0>
    78b2:	1c0d      	adds	r5, r1, #0
    78b4:	4325      	orrs	r5, r4
    78b6:	d077      	beq.n	79a8 <__aeabi_dadd+0x580>
    78b8:	43d5      	mvns	r5, r2
    78ba:	2d00      	cmp	r5, #0
    78bc:	d171      	bne.n	79a2 <__aeabi_dadd+0x57a>
    78be:	445c      	add	r4, fp
    78c0:	455c      	cmp	r4, fp
    78c2:	4192      	sbcs	r2, r2
    78c4:	1859      	adds	r1, r3, r1
    78c6:	4252      	negs	r2, r2
    78c8:	1889      	adds	r1, r1, r2
    78ca:	4655      	mov	r5, sl
    78cc:	e6a4      	b.n	7618 <__aeabi_dadd+0x1f0>
    78ce:	2800      	cmp	r0, #0
    78d0:	d14d      	bne.n	796e <__aeabi_dadd+0x546>
    78d2:	4659      	mov	r1, fp
    78d4:	4319      	orrs	r1, r3
    78d6:	d100      	bne.n	78da <__aeabi_dadd+0x4b2>
    78d8:	e094      	b.n	7a04 <__aeabi_dadd+0x5dc>
    78da:	1c19      	adds	r1, r3, #0
    78dc:	465c      	mov	r4, fp
    78de:	4666      	mov	r6, ip
    78e0:	4d60      	ldr	r5, [pc, #384]	; (7a64 <__aeabi_dadd+0x63c>)
    78e2:	e5ca      	b.n	747a <__aeabi_dadd+0x52>
    78e4:	430c      	orrs	r4, r1
    78e6:	1e61      	subs	r1, r4, #1
    78e8:	418c      	sbcs	r4, r1
    78ea:	b2e4      	uxtb	r4, r4
    78ec:	2100      	movs	r1, #0
    78ee:	e75b      	b.n	77a8 <__aeabi_dadd+0x380>
    78f0:	1c05      	adds	r5, r0, #0
    78f2:	2100      	movs	r1, #0
    78f4:	2400      	movs	r4, #0
    78f6:	e652      	b.n	759e <__aeabi_dadd+0x176>
    78f8:	4d5a      	ldr	r5, [pc, #360]	; (7a64 <__aeabi_dadd+0x63c>)
    78fa:	45aa      	cmp	sl, r5
    78fc:	d054      	beq.n	79a8 <__aeabi_dadd+0x580>
    78fe:	4255      	negs	r5, r2
    7900:	2280      	movs	r2, #128	; 0x80
    7902:	0410      	lsls	r0, r2, #16
    7904:	4301      	orrs	r1, r0
    7906:	2d38      	cmp	r5, #56	; 0x38
    7908:	dd00      	ble.n	790c <__aeabi_dadd+0x4e4>
    790a:	e081      	b.n	7a10 <__aeabi_dadd+0x5e8>
    790c:	2d1f      	cmp	r5, #31
    790e:	dd00      	ble.n	7912 <__aeabi_dadd+0x4ea>
    7910:	e092      	b.n	7a38 <__aeabi_dadd+0x610>
    7912:	2220      	movs	r2, #32
    7914:	1b50      	subs	r0, r2, r5
    7916:	1c0a      	adds	r2, r1, #0
    7918:	4684      	mov	ip, r0
    791a:	4082      	lsls	r2, r0
    791c:	1c20      	adds	r0, r4, #0
    791e:	40e8      	lsrs	r0, r5
    7920:	4302      	orrs	r2, r0
    7922:	4690      	mov	r8, r2
    7924:	4662      	mov	r2, ip
    7926:	4094      	lsls	r4, r2
    7928:	1e60      	subs	r0, r4, #1
    792a:	4184      	sbcs	r4, r0
    792c:	4642      	mov	r2, r8
    792e:	4314      	orrs	r4, r2
    7930:	40e9      	lsrs	r1, r5
    7932:	445c      	add	r4, fp
    7934:	455c      	cmp	r4, fp
    7936:	4192      	sbcs	r2, r2
    7938:	18cb      	adds	r3, r1, r3
    793a:	4252      	negs	r2, r2
    793c:	1899      	adds	r1, r3, r2
    793e:	4655      	mov	r5, sl
    7940:	e66a      	b.n	7618 <__aeabi_dadd+0x1f0>
    7942:	4658      	mov	r0, fp
    7944:	4318      	orrs	r0, r3
    7946:	d100      	bne.n	794a <__aeabi_dadd+0x522>
    7948:	e597      	b.n	747a <__aeabi_dadd+0x52>
    794a:	4658      	mov	r0, fp
    794c:	1a27      	subs	r7, r4, r0
    794e:	42bc      	cmp	r4, r7
    7950:	4192      	sbcs	r2, r2
    7952:	1ac8      	subs	r0, r1, r3
    7954:	4252      	negs	r2, r2
    7956:	1a80      	subs	r0, r0, r2
    7958:	0202      	lsls	r2, r0, #8
    795a:	d566      	bpl.n	7a2a <__aeabi_dadd+0x602>
    795c:	4658      	mov	r0, fp
    795e:	1b04      	subs	r4, r0, r4
    7960:	45a3      	cmp	fp, r4
    7962:	4192      	sbcs	r2, r2
    7964:	1a59      	subs	r1, r3, r1
    7966:	4252      	negs	r2, r2
    7968:	1a89      	subs	r1, r1, r2
    796a:	4666      	mov	r6, ip
    796c:	e585      	b.n	747a <__aeabi_dadd+0x52>
    796e:	4658      	mov	r0, fp
    7970:	4318      	orrs	r0, r3
    7972:	d033      	beq.n	79dc <__aeabi_dadd+0x5b4>
    7974:	0748      	lsls	r0, r1, #29
    7976:	08e4      	lsrs	r4, r4, #3
    7978:	4304      	orrs	r4, r0
    797a:	2080      	movs	r0, #128	; 0x80
    797c:	08c9      	lsrs	r1, r1, #3
    797e:	0300      	lsls	r0, r0, #12
    7980:	4201      	tst	r1, r0
    7982:	d008      	beq.n	7996 <__aeabi_dadd+0x56e>
    7984:	08dd      	lsrs	r5, r3, #3
    7986:	4205      	tst	r5, r0
    7988:	d105      	bne.n	7996 <__aeabi_dadd+0x56e>
    798a:	4659      	mov	r1, fp
    798c:	08ca      	lsrs	r2, r1, #3
    798e:	075c      	lsls	r4, r3, #29
    7990:	4314      	orrs	r4, r2
    7992:	1c29      	adds	r1, r5, #0
    7994:	4666      	mov	r6, ip
    7996:	0f63      	lsrs	r3, r4, #29
    7998:	00c9      	lsls	r1, r1, #3
    799a:	4319      	orrs	r1, r3
    799c:	00e4      	lsls	r4, r4, #3
    799e:	4d31      	ldr	r5, [pc, #196]	; (7a64 <__aeabi_dadd+0x63c>)
    79a0:	e56b      	b.n	747a <__aeabi_dadd+0x52>
    79a2:	4a30      	ldr	r2, [pc, #192]	; (7a64 <__aeabi_dadd+0x63c>)
    79a4:	4592      	cmp	sl, r2
    79a6:	d1ae      	bne.n	7906 <__aeabi_dadd+0x4de>
    79a8:	1c19      	adds	r1, r3, #0
    79aa:	465c      	mov	r4, fp
    79ac:	4655      	mov	r5, sl
    79ae:	e564      	b.n	747a <__aeabi_dadd+0x52>
    79b0:	2800      	cmp	r0, #0
    79b2:	d036      	beq.n	7a22 <__aeabi_dadd+0x5fa>
    79b4:	4658      	mov	r0, fp
    79b6:	4318      	orrs	r0, r3
    79b8:	d010      	beq.n	79dc <__aeabi_dadd+0x5b4>
    79ba:	2580      	movs	r5, #128	; 0x80
    79bc:	0748      	lsls	r0, r1, #29
    79be:	08e4      	lsrs	r4, r4, #3
    79c0:	08c9      	lsrs	r1, r1, #3
    79c2:	032d      	lsls	r5, r5, #12
    79c4:	4304      	orrs	r4, r0
    79c6:	4229      	tst	r1, r5
    79c8:	d0e5      	beq.n	7996 <__aeabi_dadd+0x56e>
    79ca:	08d8      	lsrs	r0, r3, #3
    79cc:	4228      	tst	r0, r5
    79ce:	d1e2      	bne.n	7996 <__aeabi_dadd+0x56e>
    79d0:	465d      	mov	r5, fp
    79d2:	08ea      	lsrs	r2, r5, #3
    79d4:	075c      	lsls	r4, r3, #29
    79d6:	4314      	orrs	r4, r2
    79d8:	1c01      	adds	r1, r0, #0
    79da:	e7dc      	b.n	7996 <__aeabi_dadd+0x56e>
    79dc:	4d21      	ldr	r5, [pc, #132]	; (7a64 <__aeabi_dadd+0x63c>)
    79de:	e54c      	b.n	747a <__aeabi_dadd+0x52>
    79e0:	2300      	movs	r3, #0
    79e2:	e753      	b.n	788c <__aeabi_dadd+0x464>
    79e4:	1c3d      	adds	r5, r7, #0
    79e6:	3d20      	subs	r5, #32
    79e8:	1c0a      	adds	r2, r1, #0
    79ea:	40ea      	lsrs	r2, r5
    79ec:	1c15      	adds	r5, r2, #0
    79ee:	2f20      	cmp	r7, #32
    79f0:	d034      	beq.n	7a5c <__aeabi_dadd+0x634>
    79f2:	2640      	movs	r6, #64	; 0x40
    79f4:	1bf7      	subs	r7, r6, r7
    79f6:	40b9      	lsls	r1, r7
    79f8:	430c      	orrs	r4, r1
    79fa:	1e61      	subs	r1, r4, #1
    79fc:	418c      	sbcs	r4, r1
    79fe:	432c      	orrs	r4, r5
    7a00:	2100      	movs	r1, #0
    7a02:	e6d1      	b.n	77a8 <__aeabi_dadd+0x380>
    7a04:	2180      	movs	r1, #128	; 0x80
    7a06:	2700      	movs	r7, #0
    7a08:	03c9      	lsls	r1, r1, #15
    7a0a:	4d16      	ldr	r5, [pc, #88]	; (7a64 <__aeabi_dadd+0x63c>)
    7a0c:	2400      	movs	r4, #0
    7a0e:	e5c6      	b.n	759e <__aeabi_dadd+0x176>
    7a10:	430c      	orrs	r4, r1
    7a12:	1e61      	subs	r1, r4, #1
    7a14:	418c      	sbcs	r4, r1
    7a16:	b2e4      	uxtb	r4, r4
    7a18:	2100      	movs	r1, #0
    7a1a:	e78a      	b.n	7932 <__aeabi_dadd+0x50a>
    7a1c:	1c19      	adds	r1, r3, #0
    7a1e:	465c      	mov	r4, fp
    7a20:	e52b      	b.n	747a <__aeabi_dadd+0x52>
    7a22:	1c19      	adds	r1, r3, #0
    7a24:	465c      	mov	r4, fp
    7a26:	4d0f      	ldr	r5, [pc, #60]	; (7a64 <__aeabi_dadd+0x63c>)
    7a28:	e527      	b.n	747a <__aeabi_dadd+0x52>
    7a2a:	1c03      	adds	r3, r0, #0
    7a2c:	433b      	orrs	r3, r7
    7a2e:	d100      	bne.n	7a32 <__aeabi_dadd+0x60a>
    7a30:	e71c      	b.n	786c <__aeabi_dadd+0x444>
    7a32:	1c01      	adds	r1, r0, #0
    7a34:	1c3c      	adds	r4, r7, #0
    7a36:	e520      	b.n	747a <__aeabi_dadd+0x52>
    7a38:	2020      	movs	r0, #32
    7a3a:	4240      	negs	r0, r0
    7a3c:	1940      	adds	r0, r0, r5
    7a3e:	1c0a      	adds	r2, r1, #0
    7a40:	40c2      	lsrs	r2, r0
    7a42:	4690      	mov	r8, r2
    7a44:	2d20      	cmp	r5, #32
    7a46:	d00b      	beq.n	7a60 <__aeabi_dadd+0x638>
    7a48:	2040      	movs	r0, #64	; 0x40
    7a4a:	1b45      	subs	r5, r0, r5
    7a4c:	40a9      	lsls	r1, r5
    7a4e:	430c      	orrs	r4, r1
    7a50:	1e61      	subs	r1, r4, #1
    7a52:	418c      	sbcs	r4, r1
    7a54:	4645      	mov	r5, r8
    7a56:	432c      	orrs	r4, r5
    7a58:	2100      	movs	r1, #0
    7a5a:	e76a      	b.n	7932 <__aeabi_dadd+0x50a>
    7a5c:	2100      	movs	r1, #0
    7a5e:	e7cb      	b.n	79f8 <__aeabi_dadd+0x5d0>
    7a60:	2100      	movs	r1, #0
    7a62:	e7f4      	b.n	7a4e <__aeabi_dadd+0x626>
    7a64:	000007ff 	.word	0x000007ff
    7a68:	ff7fffff 	.word	0xff7fffff

00007a6c <__aeabi_ddiv>:
    7a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    7a6e:	4656      	mov	r6, sl
    7a70:	4644      	mov	r4, r8
    7a72:	465f      	mov	r7, fp
    7a74:	464d      	mov	r5, r9
    7a76:	b4f0      	push	{r4, r5, r6, r7}
    7a78:	1c1f      	adds	r7, r3, #0
    7a7a:	030b      	lsls	r3, r1, #12
    7a7c:	0b1b      	lsrs	r3, r3, #12
    7a7e:	4698      	mov	r8, r3
    7a80:	004b      	lsls	r3, r1, #1
    7a82:	b087      	sub	sp, #28
    7a84:	1c04      	adds	r4, r0, #0
    7a86:	4681      	mov	r9, r0
    7a88:	0d5b      	lsrs	r3, r3, #21
    7a8a:	0fc8      	lsrs	r0, r1, #31
    7a8c:	1c16      	adds	r6, r2, #0
    7a8e:	469a      	mov	sl, r3
    7a90:	9000      	str	r0, [sp, #0]
    7a92:	2b00      	cmp	r3, #0
    7a94:	d051      	beq.n	7b3a <__aeabi_ddiv+0xce>
    7a96:	4b6a      	ldr	r3, [pc, #424]	; (7c40 <__aeabi_ddiv+0x1d4>)
    7a98:	459a      	cmp	sl, r3
    7a9a:	d031      	beq.n	7b00 <__aeabi_ddiv+0x94>
    7a9c:	2280      	movs	r2, #128	; 0x80
    7a9e:	4641      	mov	r1, r8
    7aa0:	0352      	lsls	r2, r2, #13
    7aa2:	430a      	orrs	r2, r1
    7aa4:	0f63      	lsrs	r3, r4, #29
    7aa6:	00d2      	lsls	r2, r2, #3
    7aa8:	431a      	orrs	r2, r3
    7aaa:	4b66      	ldr	r3, [pc, #408]	; (7c44 <__aeabi_ddiv+0x1d8>)
    7aac:	4690      	mov	r8, r2
    7aae:	2500      	movs	r5, #0
    7ab0:	00e2      	lsls	r2, r4, #3
    7ab2:	4691      	mov	r9, r2
    7ab4:	449a      	add	sl, r3
    7ab6:	2400      	movs	r4, #0
    7ab8:	9502      	str	r5, [sp, #8]
    7aba:	033b      	lsls	r3, r7, #12
    7abc:	0b1b      	lsrs	r3, r3, #12
    7abe:	469b      	mov	fp, r3
    7ac0:	0ffd      	lsrs	r5, r7, #31
    7ac2:	007b      	lsls	r3, r7, #1
    7ac4:	1c31      	adds	r1, r6, #0
    7ac6:	0d5b      	lsrs	r3, r3, #21
    7ac8:	9501      	str	r5, [sp, #4]
    7aca:	d060      	beq.n	7b8e <__aeabi_ddiv+0x122>
    7acc:	4a5c      	ldr	r2, [pc, #368]	; (7c40 <__aeabi_ddiv+0x1d4>)
    7ace:	4293      	cmp	r3, r2
    7ad0:	d054      	beq.n	7b7c <__aeabi_ddiv+0x110>
    7ad2:	2180      	movs	r1, #128	; 0x80
    7ad4:	4658      	mov	r0, fp
    7ad6:	0349      	lsls	r1, r1, #13
    7ad8:	4301      	orrs	r1, r0
    7ada:	0f72      	lsrs	r2, r6, #29
    7adc:	00c9      	lsls	r1, r1, #3
    7ade:	4311      	orrs	r1, r2
    7ae0:	4a58      	ldr	r2, [pc, #352]	; (7c44 <__aeabi_ddiv+0x1d8>)
    7ae2:	468b      	mov	fp, r1
    7ae4:	189b      	adds	r3, r3, r2
    7ae6:	00f1      	lsls	r1, r6, #3
    7ae8:	2000      	movs	r0, #0
    7aea:	9a00      	ldr	r2, [sp, #0]
    7aec:	4304      	orrs	r4, r0
    7aee:	406a      	eors	r2, r5
    7af0:	9203      	str	r2, [sp, #12]
    7af2:	2c0f      	cmp	r4, #15
    7af4:	d900      	bls.n	7af8 <__aeabi_ddiv+0x8c>
    7af6:	e0ad      	b.n	7c54 <__aeabi_ddiv+0x1e8>
    7af8:	4e53      	ldr	r6, [pc, #332]	; (7c48 <__aeabi_ddiv+0x1dc>)
    7afa:	00a4      	lsls	r4, r4, #2
    7afc:	5934      	ldr	r4, [r6, r4]
    7afe:	46a7      	mov	pc, r4
    7b00:	4640      	mov	r0, r8
    7b02:	4304      	orrs	r4, r0
    7b04:	d16e      	bne.n	7be4 <__aeabi_ddiv+0x178>
    7b06:	2100      	movs	r1, #0
    7b08:	2502      	movs	r5, #2
    7b0a:	2408      	movs	r4, #8
    7b0c:	4688      	mov	r8, r1
    7b0e:	4689      	mov	r9, r1
    7b10:	9502      	str	r5, [sp, #8]
    7b12:	e7d2      	b.n	7aba <__aeabi_ddiv+0x4e>
    7b14:	9c00      	ldr	r4, [sp, #0]
    7b16:	9802      	ldr	r0, [sp, #8]
    7b18:	46c3      	mov	fp, r8
    7b1a:	4649      	mov	r1, r9
    7b1c:	9401      	str	r4, [sp, #4]
    7b1e:	2802      	cmp	r0, #2
    7b20:	d064      	beq.n	7bec <__aeabi_ddiv+0x180>
    7b22:	2803      	cmp	r0, #3
    7b24:	d100      	bne.n	7b28 <__aeabi_ddiv+0xbc>
    7b26:	e2ab      	b.n	8080 <__aeabi_ddiv+0x614>
    7b28:	2801      	cmp	r0, #1
    7b2a:	d000      	beq.n	7b2e <__aeabi_ddiv+0xc2>
    7b2c:	e238      	b.n	7fa0 <__aeabi_ddiv+0x534>
    7b2e:	9a01      	ldr	r2, [sp, #4]
    7b30:	2400      	movs	r4, #0
    7b32:	4002      	ands	r2, r0
    7b34:	2500      	movs	r5, #0
    7b36:	46a1      	mov	r9, r4
    7b38:	e060      	b.n	7bfc <__aeabi_ddiv+0x190>
    7b3a:	4643      	mov	r3, r8
    7b3c:	4323      	orrs	r3, r4
    7b3e:	d04a      	beq.n	7bd6 <__aeabi_ddiv+0x16a>
    7b40:	4640      	mov	r0, r8
    7b42:	2800      	cmp	r0, #0
    7b44:	d100      	bne.n	7b48 <__aeabi_ddiv+0xdc>
    7b46:	e1c0      	b.n	7eca <__aeabi_ddiv+0x45e>
    7b48:	f001 faf0 	bl	912c <__clzsi2>
    7b4c:	1e03      	subs	r3, r0, #0
    7b4e:	2b27      	cmp	r3, #39	; 0x27
    7b50:	dd00      	ble.n	7b54 <__aeabi_ddiv+0xe8>
    7b52:	e1b3      	b.n	7ebc <__aeabi_ddiv+0x450>
    7b54:	2128      	movs	r1, #40	; 0x28
    7b56:	1a0d      	subs	r5, r1, r0
    7b58:	1c21      	adds	r1, r4, #0
    7b5a:	3b08      	subs	r3, #8
    7b5c:	4642      	mov	r2, r8
    7b5e:	40e9      	lsrs	r1, r5
    7b60:	409a      	lsls	r2, r3
    7b62:	1c0d      	adds	r5, r1, #0
    7b64:	4315      	orrs	r5, r2
    7b66:	1c22      	adds	r2, r4, #0
    7b68:	409a      	lsls	r2, r3
    7b6a:	46a8      	mov	r8, r5
    7b6c:	4691      	mov	r9, r2
    7b6e:	4b37      	ldr	r3, [pc, #220]	; (7c4c <__aeabi_ddiv+0x1e0>)
    7b70:	2500      	movs	r5, #0
    7b72:	1a1b      	subs	r3, r3, r0
    7b74:	469a      	mov	sl, r3
    7b76:	2400      	movs	r4, #0
    7b78:	9502      	str	r5, [sp, #8]
    7b7a:	e79e      	b.n	7aba <__aeabi_ddiv+0x4e>
    7b7c:	465a      	mov	r2, fp
    7b7e:	4316      	orrs	r6, r2
    7b80:	2003      	movs	r0, #3
    7b82:	2e00      	cmp	r6, #0
    7b84:	d1b1      	bne.n	7aea <__aeabi_ddiv+0x7e>
    7b86:	46b3      	mov	fp, r6
    7b88:	2100      	movs	r1, #0
    7b8a:	2002      	movs	r0, #2
    7b8c:	e7ad      	b.n	7aea <__aeabi_ddiv+0x7e>
    7b8e:	465a      	mov	r2, fp
    7b90:	4332      	orrs	r2, r6
    7b92:	d01b      	beq.n	7bcc <__aeabi_ddiv+0x160>
    7b94:	465b      	mov	r3, fp
    7b96:	2b00      	cmp	r3, #0
    7b98:	d100      	bne.n	7b9c <__aeabi_ddiv+0x130>
    7b9a:	e18a      	b.n	7eb2 <__aeabi_ddiv+0x446>
    7b9c:	4658      	mov	r0, fp
    7b9e:	f001 fac5 	bl	912c <__clzsi2>
    7ba2:	2827      	cmp	r0, #39	; 0x27
    7ba4:	dd00      	ble.n	7ba8 <__aeabi_ddiv+0x13c>
    7ba6:	e17d      	b.n	7ea4 <__aeabi_ddiv+0x438>
    7ba8:	2228      	movs	r2, #40	; 0x28
    7baa:	1a17      	subs	r7, r2, r0
    7bac:	1c01      	adds	r1, r0, #0
    7bae:	1c32      	adds	r2, r6, #0
    7bb0:	3908      	subs	r1, #8
    7bb2:	465b      	mov	r3, fp
    7bb4:	40fa      	lsrs	r2, r7
    7bb6:	408b      	lsls	r3, r1
    7bb8:	1c17      	adds	r7, r2, #0
    7bba:	431f      	orrs	r7, r3
    7bbc:	1c33      	adds	r3, r6, #0
    7bbe:	408b      	lsls	r3, r1
    7bc0:	46bb      	mov	fp, r7
    7bc2:	1c19      	adds	r1, r3, #0
    7bc4:	4b21      	ldr	r3, [pc, #132]	; (7c4c <__aeabi_ddiv+0x1e0>)
    7bc6:	1a1b      	subs	r3, r3, r0
    7bc8:	2000      	movs	r0, #0
    7bca:	e78e      	b.n	7aea <__aeabi_ddiv+0x7e>
    7bcc:	2700      	movs	r7, #0
    7bce:	46bb      	mov	fp, r7
    7bd0:	2100      	movs	r1, #0
    7bd2:	2001      	movs	r0, #1
    7bd4:	e789      	b.n	7aea <__aeabi_ddiv+0x7e>
    7bd6:	2000      	movs	r0, #0
    7bd8:	2501      	movs	r5, #1
    7bda:	2404      	movs	r4, #4
    7bdc:	4680      	mov	r8, r0
    7bde:	4681      	mov	r9, r0
    7be0:	9502      	str	r5, [sp, #8]
    7be2:	e76a      	b.n	7aba <__aeabi_ddiv+0x4e>
    7be4:	2503      	movs	r5, #3
    7be6:	240c      	movs	r4, #12
    7be8:	9502      	str	r5, [sp, #8]
    7bea:	e766      	b.n	7aba <__aeabi_ddiv+0x4e>
    7bec:	9c01      	ldr	r4, [sp, #4]
    7bee:	9403      	str	r4, [sp, #12]
    7bf0:	9d03      	ldr	r5, [sp, #12]
    7bf2:	2201      	movs	r2, #1
    7bf4:	402a      	ands	r2, r5
    7bf6:	2400      	movs	r4, #0
    7bf8:	4d11      	ldr	r5, [pc, #68]	; (7c40 <__aeabi_ddiv+0x1d4>)
    7bfa:	46a1      	mov	r9, r4
    7bfc:	2000      	movs	r0, #0
    7bfe:	2100      	movs	r1, #0
    7c00:	0324      	lsls	r4, r4, #12
    7c02:	0b26      	lsrs	r6, r4, #12
    7c04:	0d0c      	lsrs	r4, r1, #20
    7c06:	0524      	lsls	r4, r4, #20
    7c08:	4b11      	ldr	r3, [pc, #68]	; (7c50 <__aeabi_ddiv+0x1e4>)
    7c0a:	4334      	orrs	r4, r6
    7c0c:	052d      	lsls	r5, r5, #20
    7c0e:	4023      	ands	r3, r4
    7c10:	432b      	orrs	r3, r5
    7c12:	005b      	lsls	r3, r3, #1
    7c14:	085b      	lsrs	r3, r3, #1
    7c16:	07d2      	lsls	r2, r2, #31
    7c18:	1c19      	adds	r1, r3, #0
    7c1a:	4648      	mov	r0, r9
    7c1c:	4311      	orrs	r1, r2
    7c1e:	b007      	add	sp, #28
    7c20:	bc3c      	pop	{r2, r3, r4, r5}
    7c22:	4690      	mov	r8, r2
    7c24:	4699      	mov	r9, r3
    7c26:	46a2      	mov	sl, r4
    7c28:	46ab      	mov	fp, r5
    7c2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7c2c:	2200      	movs	r2, #0
    7c2e:	2480      	movs	r4, #128	; 0x80
    7c30:	0324      	lsls	r4, r4, #12
    7c32:	4691      	mov	r9, r2
    7c34:	4d02      	ldr	r5, [pc, #8]	; (7c40 <__aeabi_ddiv+0x1d4>)
    7c36:	e7e1      	b.n	7bfc <__aeabi_ddiv+0x190>
    7c38:	2400      	movs	r4, #0
    7c3a:	2500      	movs	r5, #0
    7c3c:	46a1      	mov	r9, r4
    7c3e:	e7dd      	b.n	7bfc <__aeabi_ddiv+0x190>
    7c40:	000007ff 	.word	0x000007ff
    7c44:	fffffc01 	.word	0xfffffc01
    7c48:	0000aedc 	.word	0x0000aedc
    7c4c:	fffffc0d 	.word	0xfffffc0d
    7c50:	800fffff 	.word	0x800fffff
    7c54:	4655      	mov	r5, sl
    7c56:	1aed      	subs	r5, r5, r3
    7c58:	9504      	str	r5, [sp, #16]
    7c5a:	45d8      	cmp	r8, fp
    7c5c:	d900      	bls.n	7c60 <__aeabi_ddiv+0x1f4>
    7c5e:	e153      	b.n	7f08 <__aeabi_ddiv+0x49c>
    7c60:	d100      	bne.n	7c64 <__aeabi_ddiv+0x1f8>
    7c62:	e14e      	b.n	7f02 <__aeabi_ddiv+0x496>
    7c64:	9c04      	ldr	r4, [sp, #16]
    7c66:	2500      	movs	r5, #0
    7c68:	3c01      	subs	r4, #1
    7c6a:	464e      	mov	r6, r9
    7c6c:	9404      	str	r4, [sp, #16]
    7c6e:	4647      	mov	r7, r8
    7c70:	46a9      	mov	r9, r5
    7c72:	4658      	mov	r0, fp
    7c74:	0203      	lsls	r3, r0, #8
    7c76:	0e0c      	lsrs	r4, r1, #24
    7c78:	431c      	orrs	r4, r3
    7c7a:	0209      	lsls	r1, r1, #8
    7c7c:	0c25      	lsrs	r5, r4, #16
    7c7e:	0423      	lsls	r3, r4, #16
    7c80:	0c1b      	lsrs	r3, r3, #16
    7c82:	9100      	str	r1, [sp, #0]
    7c84:	1c38      	adds	r0, r7, #0
    7c86:	1c29      	adds	r1, r5, #0
    7c88:	9301      	str	r3, [sp, #4]
    7c8a:	f7ff fa9b 	bl	71c4 <__aeabi_uidiv>
    7c8e:	9901      	ldr	r1, [sp, #4]
    7c90:	4683      	mov	fp, r0
    7c92:	4341      	muls	r1, r0
    7c94:	1c38      	adds	r0, r7, #0
    7c96:	468a      	mov	sl, r1
    7c98:	1c29      	adds	r1, r5, #0
    7c9a:	f7ff fad7 	bl	724c <__aeabi_uidivmod>
    7c9e:	0c33      	lsrs	r3, r6, #16
    7ca0:	0409      	lsls	r1, r1, #16
    7ca2:	4319      	orrs	r1, r3
    7ca4:	458a      	cmp	sl, r1
    7ca6:	d90c      	bls.n	7cc2 <__aeabi_ddiv+0x256>
    7ca8:	465b      	mov	r3, fp
    7caa:	1909      	adds	r1, r1, r4
    7cac:	3b01      	subs	r3, #1
    7cae:	428c      	cmp	r4, r1
    7cb0:	d900      	bls.n	7cb4 <__aeabi_ddiv+0x248>
    7cb2:	e147      	b.n	7f44 <__aeabi_ddiv+0x4d8>
    7cb4:	458a      	cmp	sl, r1
    7cb6:	d800      	bhi.n	7cba <__aeabi_ddiv+0x24e>
    7cb8:	e144      	b.n	7f44 <__aeabi_ddiv+0x4d8>
    7cba:	2202      	movs	r2, #2
    7cbc:	4252      	negs	r2, r2
    7cbe:	4493      	add	fp, r2
    7cc0:	1909      	adds	r1, r1, r4
    7cc2:	4653      	mov	r3, sl
    7cc4:	1acb      	subs	r3, r1, r3
    7cc6:	1c18      	adds	r0, r3, #0
    7cc8:	1c29      	adds	r1, r5, #0
    7cca:	4698      	mov	r8, r3
    7ccc:	f7ff fa7a 	bl	71c4 <__aeabi_uidiv>
    7cd0:	1c07      	adds	r7, r0, #0
    7cd2:	9801      	ldr	r0, [sp, #4]
    7cd4:	1c29      	adds	r1, r5, #0
    7cd6:	4378      	muls	r0, r7
    7cd8:	4682      	mov	sl, r0
    7cda:	4640      	mov	r0, r8
    7cdc:	f7ff fab6 	bl	724c <__aeabi_uidivmod>
    7ce0:	0436      	lsls	r6, r6, #16
    7ce2:	040b      	lsls	r3, r1, #16
    7ce4:	0c36      	lsrs	r6, r6, #16
    7ce6:	4333      	orrs	r3, r6
    7ce8:	459a      	cmp	sl, r3
    7cea:	d909      	bls.n	7d00 <__aeabi_ddiv+0x294>
    7cec:	191b      	adds	r3, r3, r4
    7cee:	1e7a      	subs	r2, r7, #1
    7cf0:	429c      	cmp	r4, r3
    7cf2:	d900      	bls.n	7cf6 <__aeabi_ddiv+0x28a>
    7cf4:	e124      	b.n	7f40 <__aeabi_ddiv+0x4d4>
    7cf6:	459a      	cmp	sl, r3
    7cf8:	d800      	bhi.n	7cfc <__aeabi_ddiv+0x290>
    7cfa:	e121      	b.n	7f40 <__aeabi_ddiv+0x4d4>
    7cfc:	3f02      	subs	r7, #2
    7cfe:	191b      	adds	r3, r3, r4
    7d00:	465e      	mov	r6, fp
    7d02:	0432      	lsls	r2, r6, #16
    7d04:	4317      	orrs	r7, r2
    7d06:	0c38      	lsrs	r0, r7, #16
    7d08:	46bb      	mov	fp, r7
    7d0a:	9e00      	ldr	r6, [sp, #0]
    7d0c:	9f00      	ldr	r7, [sp, #0]
    7d0e:	4651      	mov	r1, sl
    7d10:	0c3f      	lsrs	r7, r7, #16
    7d12:	0432      	lsls	r2, r6, #16
    7d14:	1a5b      	subs	r3, r3, r1
    7d16:	4659      	mov	r1, fp
    7d18:	46ba      	mov	sl, r7
    7d1a:	0c12      	lsrs	r2, r2, #16
    7d1c:	040f      	lsls	r7, r1, #16
    7d1e:	0c3f      	lsrs	r7, r7, #16
    7d20:	4690      	mov	r8, r2
    7d22:	4651      	mov	r1, sl
    7d24:	437a      	muls	r2, r7
    7d26:	434f      	muls	r7, r1
    7d28:	4641      	mov	r1, r8
    7d2a:	4341      	muls	r1, r0
    7d2c:	4656      	mov	r6, sl
    7d2e:	4370      	muls	r0, r6
    7d30:	19cf      	adds	r7, r1, r7
    7d32:	0c16      	lsrs	r6, r2, #16
    7d34:	19be      	adds	r6, r7, r6
    7d36:	42b1      	cmp	r1, r6
    7d38:	d902      	bls.n	7d40 <__aeabi_ddiv+0x2d4>
    7d3a:	2780      	movs	r7, #128	; 0x80
    7d3c:	027f      	lsls	r7, r7, #9
    7d3e:	19c0      	adds	r0, r0, r7
    7d40:	0c31      	lsrs	r1, r6, #16
    7d42:	0412      	lsls	r2, r2, #16
    7d44:	0436      	lsls	r6, r6, #16
    7d46:	0c12      	lsrs	r2, r2, #16
    7d48:	1840      	adds	r0, r0, r1
    7d4a:	18b6      	adds	r6, r6, r2
    7d4c:	4283      	cmp	r3, r0
    7d4e:	d200      	bcs.n	7d52 <__aeabi_ddiv+0x2e6>
    7d50:	e0c4      	b.n	7edc <__aeabi_ddiv+0x470>
    7d52:	d100      	bne.n	7d56 <__aeabi_ddiv+0x2ea>
    7d54:	e0be      	b.n	7ed4 <__aeabi_ddiv+0x468>
    7d56:	1a19      	subs	r1, r3, r0
    7d58:	4648      	mov	r0, r9
    7d5a:	1b86      	subs	r6, r0, r6
    7d5c:	45b1      	cmp	r9, r6
    7d5e:	41bf      	sbcs	r7, r7
    7d60:	427f      	negs	r7, r7
    7d62:	1bcf      	subs	r7, r1, r7
    7d64:	42a7      	cmp	r7, r4
    7d66:	d100      	bne.n	7d6a <__aeabi_ddiv+0x2fe>
    7d68:	e113      	b.n	7f92 <__aeabi_ddiv+0x526>
    7d6a:	1c29      	adds	r1, r5, #0
    7d6c:	1c38      	adds	r0, r7, #0
    7d6e:	f7ff fa29 	bl	71c4 <__aeabi_uidiv>
    7d72:	9901      	ldr	r1, [sp, #4]
    7d74:	9002      	str	r0, [sp, #8]
    7d76:	4341      	muls	r1, r0
    7d78:	1c38      	adds	r0, r7, #0
    7d7a:	4689      	mov	r9, r1
    7d7c:	1c29      	adds	r1, r5, #0
    7d7e:	f7ff fa65 	bl	724c <__aeabi_uidivmod>
    7d82:	0c33      	lsrs	r3, r6, #16
    7d84:	0409      	lsls	r1, r1, #16
    7d86:	4319      	orrs	r1, r3
    7d88:	4589      	cmp	r9, r1
    7d8a:	d90c      	bls.n	7da6 <__aeabi_ddiv+0x33a>
    7d8c:	9b02      	ldr	r3, [sp, #8]
    7d8e:	1909      	adds	r1, r1, r4
    7d90:	3b01      	subs	r3, #1
    7d92:	428c      	cmp	r4, r1
    7d94:	d900      	bls.n	7d98 <__aeabi_ddiv+0x32c>
    7d96:	e0ff      	b.n	7f98 <__aeabi_ddiv+0x52c>
    7d98:	4589      	cmp	r9, r1
    7d9a:	d800      	bhi.n	7d9e <__aeabi_ddiv+0x332>
    7d9c:	e0fc      	b.n	7f98 <__aeabi_ddiv+0x52c>
    7d9e:	9f02      	ldr	r7, [sp, #8]
    7da0:	1909      	adds	r1, r1, r4
    7da2:	3f02      	subs	r7, #2
    7da4:	9702      	str	r7, [sp, #8]
    7da6:	464f      	mov	r7, r9
    7da8:	1bcf      	subs	r7, r1, r7
    7daa:	1c38      	adds	r0, r7, #0
    7dac:	1c29      	adds	r1, r5, #0
    7dae:	9705      	str	r7, [sp, #20]
    7db0:	f7ff fa08 	bl	71c4 <__aeabi_uidiv>
    7db4:	1c07      	adds	r7, r0, #0
    7db6:	9801      	ldr	r0, [sp, #4]
    7db8:	1c29      	adds	r1, r5, #0
    7dba:	4378      	muls	r0, r7
    7dbc:	4681      	mov	r9, r0
    7dbe:	9805      	ldr	r0, [sp, #20]
    7dc0:	f7ff fa44 	bl	724c <__aeabi_uidivmod>
    7dc4:	0436      	lsls	r6, r6, #16
    7dc6:	0409      	lsls	r1, r1, #16
    7dc8:	0c36      	lsrs	r6, r6, #16
    7dca:	430e      	orrs	r6, r1
    7dcc:	45b1      	cmp	r9, r6
    7dce:	d909      	bls.n	7de4 <__aeabi_ddiv+0x378>
    7dd0:	1936      	adds	r6, r6, r4
    7dd2:	1e7b      	subs	r3, r7, #1
    7dd4:	42b4      	cmp	r4, r6
    7dd6:	d900      	bls.n	7dda <__aeabi_ddiv+0x36e>
    7dd8:	e0e0      	b.n	7f9c <__aeabi_ddiv+0x530>
    7dda:	45b1      	cmp	r9, r6
    7ddc:	d800      	bhi.n	7de0 <__aeabi_ddiv+0x374>
    7dde:	e0dd      	b.n	7f9c <__aeabi_ddiv+0x530>
    7de0:	3f02      	subs	r7, #2
    7de2:	1936      	adds	r6, r6, r4
    7de4:	9d02      	ldr	r5, [sp, #8]
    7de6:	4649      	mov	r1, r9
    7de8:	1a76      	subs	r6, r6, r1
    7dea:	0429      	lsls	r1, r5, #16
    7dec:	4339      	orrs	r1, r7
    7dee:	040b      	lsls	r3, r1, #16
    7df0:	4657      	mov	r7, sl
    7df2:	0c0a      	lsrs	r2, r1, #16
    7df4:	0c1b      	lsrs	r3, r3, #16
    7df6:	4640      	mov	r0, r8
    7df8:	4645      	mov	r5, r8
    7dfa:	4358      	muls	r0, r3
    7dfc:	4355      	muls	r5, r2
    7dfe:	437b      	muls	r3, r7
    7e00:	437a      	muls	r2, r7
    7e02:	18eb      	adds	r3, r5, r3
    7e04:	0c07      	lsrs	r7, r0, #16
    7e06:	19db      	adds	r3, r3, r7
    7e08:	429d      	cmp	r5, r3
    7e0a:	d902      	bls.n	7e12 <__aeabi_ddiv+0x3a6>
    7e0c:	2580      	movs	r5, #128	; 0x80
    7e0e:	026d      	lsls	r5, r5, #9
    7e10:	1952      	adds	r2, r2, r5
    7e12:	0c1d      	lsrs	r5, r3, #16
    7e14:	0400      	lsls	r0, r0, #16
    7e16:	041b      	lsls	r3, r3, #16
    7e18:	0c00      	lsrs	r0, r0, #16
    7e1a:	1952      	adds	r2, r2, r5
    7e1c:	181b      	adds	r3, r3, r0
    7e1e:	4296      	cmp	r6, r2
    7e20:	d335      	bcc.n	7e8e <__aeabi_ddiv+0x422>
    7e22:	d100      	bne.n	7e26 <__aeabi_ddiv+0x3ba>
    7e24:	e0fc      	b.n	8020 <__aeabi_ddiv+0x5b4>
    7e26:	2301      	movs	r3, #1
    7e28:	4319      	orrs	r1, r3
    7e2a:	9e04      	ldr	r6, [sp, #16]
    7e2c:	4f99      	ldr	r7, [pc, #612]	; (8094 <__aeabi_ddiv+0x628>)
    7e2e:	19f5      	adds	r5, r6, r7
    7e30:	2d00      	cmp	r5, #0
    7e32:	dc00      	bgt.n	7e36 <__aeabi_ddiv+0x3ca>
    7e34:	e0a1      	b.n	7f7a <__aeabi_ddiv+0x50e>
    7e36:	0748      	lsls	r0, r1, #29
    7e38:	d009      	beq.n	7e4e <__aeabi_ddiv+0x3e2>
    7e3a:	230f      	movs	r3, #15
    7e3c:	400b      	ands	r3, r1
    7e3e:	2b04      	cmp	r3, #4
    7e40:	d005      	beq.n	7e4e <__aeabi_ddiv+0x3e2>
    7e42:	1d0b      	adds	r3, r1, #4
    7e44:	428b      	cmp	r3, r1
    7e46:	4189      	sbcs	r1, r1
    7e48:	4249      	negs	r1, r1
    7e4a:	448b      	add	fp, r1
    7e4c:	1c19      	adds	r1, r3, #0
    7e4e:	465a      	mov	r2, fp
    7e50:	01d2      	lsls	r2, r2, #7
    7e52:	d507      	bpl.n	7e64 <__aeabi_ddiv+0x3f8>
    7e54:	4b90      	ldr	r3, [pc, #576]	; (8098 <__aeabi_ddiv+0x62c>)
    7e56:	465c      	mov	r4, fp
    7e58:	9e04      	ldr	r6, [sp, #16]
    7e5a:	2780      	movs	r7, #128	; 0x80
    7e5c:	401c      	ands	r4, r3
    7e5e:	00ff      	lsls	r7, r7, #3
    7e60:	46a3      	mov	fp, r4
    7e62:	19f5      	adds	r5, r6, r7
    7e64:	4b8d      	ldr	r3, [pc, #564]	; (809c <__aeabi_ddiv+0x630>)
    7e66:	429d      	cmp	r5, r3
    7e68:	dd7a      	ble.n	7f60 <__aeabi_ddiv+0x4f4>
    7e6a:	9c03      	ldr	r4, [sp, #12]
    7e6c:	2201      	movs	r2, #1
    7e6e:	4022      	ands	r2, r4
    7e70:	2400      	movs	r4, #0
    7e72:	4d8b      	ldr	r5, [pc, #556]	; (80a0 <__aeabi_ddiv+0x634>)
    7e74:	46a1      	mov	r9, r4
    7e76:	e6c1      	b.n	7bfc <__aeabi_ddiv+0x190>
    7e78:	2480      	movs	r4, #128	; 0x80
    7e7a:	0324      	lsls	r4, r4, #12
    7e7c:	4647      	mov	r7, r8
    7e7e:	4227      	tst	r7, r4
    7e80:	d14c      	bne.n	7f1c <__aeabi_ddiv+0x4b0>
    7e82:	433c      	orrs	r4, r7
    7e84:	0324      	lsls	r4, r4, #12
    7e86:	0b24      	lsrs	r4, r4, #12
    7e88:	9a00      	ldr	r2, [sp, #0]
    7e8a:	4d85      	ldr	r5, [pc, #532]	; (80a0 <__aeabi_ddiv+0x634>)
    7e8c:	e6b6      	b.n	7bfc <__aeabi_ddiv+0x190>
    7e8e:	1936      	adds	r6, r6, r4
    7e90:	1e48      	subs	r0, r1, #1
    7e92:	42b4      	cmp	r4, r6
    7e94:	d95e      	bls.n	7f54 <__aeabi_ddiv+0x4e8>
    7e96:	1c01      	adds	r1, r0, #0
    7e98:	4296      	cmp	r6, r2
    7e9a:	d1c4      	bne.n	7e26 <__aeabi_ddiv+0x3ba>
    7e9c:	9e00      	ldr	r6, [sp, #0]
    7e9e:	429e      	cmp	r6, r3
    7ea0:	d1c1      	bne.n	7e26 <__aeabi_ddiv+0x3ba>
    7ea2:	e7c2      	b.n	7e2a <__aeabi_ddiv+0x3be>
    7ea4:	1c03      	adds	r3, r0, #0
    7ea6:	3b28      	subs	r3, #40	; 0x28
    7ea8:	1c31      	adds	r1, r6, #0
    7eaa:	4099      	lsls	r1, r3
    7eac:	468b      	mov	fp, r1
    7eae:	2100      	movs	r1, #0
    7eb0:	e688      	b.n	7bc4 <__aeabi_ddiv+0x158>
    7eb2:	1c30      	adds	r0, r6, #0
    7eb4:	f001 f93a 	bl	912c <__clzsi2>
    7eb8:	3020      	adds	r0, #32
    7eba:	e672      	b.n	7ba2 <__aeabi_ddiv+0x136>
    7ebc:	3b28      	subs	r3, #40	; 0x28
    7ebe:	1c21      	adds	r1, r4, #0
    7ec0:	4099      	lsls	r1, r3
    7ec2:	2200      	movs	r2, #0
    7ec4:	4688      	mov	r8, r1
    7ec6:	4691      	mov	r9, r2
    7ec8:	e651      	b.n	7b6e <__aeabi_ddiv+0x102>
    7eca:	1c20      	adds	r0, r4, #0
    7ecc:	f001 f92e 	bl	912c <__clzsi2>
    7ed0:	3020      	adds	r0, #32
    7ed2:	e63b      	b.n	7b4c <__aeabi_ddiv+0xe0>
    7ed4:	2100      	movs	r1, #0
    7ed6:	45b1      	cmp	r9, r6
    7ed8:	d300      	bcc.n	7edc <__aeabi_ddiv+0x470>
    7eda:	e73d      	b.n	7d58 <__aeabi_ddiv+0x2ec>
    7edc:	9f00      	ldr	r7, [sp, #0]
    7ede:	465a      	mov	r2, fp
    7ee0:	44b9      	add	r9, r7
    7ee2:	45b9      	cmp	r9, r7
    7ee4:	41bf      	sbcs	r7, r7
    7ee6:	427f      	negs	r7, r7
    7ee8:	193f      	adds	r7, r7, r4
    7eea:	18fb      	adds	r3, r7, r3
    7eec:	3a01      	subs	r2, #1
    7eee:	429c      	cmp	r4, r3
    7ef0:	d21e      	bcs.n	7f30 <__aeabi_ddiv+0x4c4>
    7ef2:	4298      	cmp	r0, r3
    7ef4:	d900      	bls.n	7ef8 <__aeabi_ddiv+0x48c>
    7ef6:	e07e      	b.n	7ff6 <__aeabi_ddiv+0x58a>
    7ef8:	d100      	bne.n	7efc <__aeabi_ddiv+0x490>
    7efa:	e0b5      	b.n	8068 <__aeabi_ddiv+0x5fc>
    7efc:	1a19      	subs	r1, r3, r0
    7efe:	4693      	mov	fp, r2
    7f00:	e72a      	b.n	7d58 <__aeabi_ddiv+0x2ec>
    7f02:	4589      	cmp	r9, r1
    7f04:	d800      	bhi.n	7f08 <__aeabi_ddiv+0x49c>
    7f06:	e6ad      	b.n	7c64 <__aeabi_ddiv+0x1f8>
    7f08:	4648      	mov	r0, r9
    7f0a:	4646      	mov	r6, r8
    7f0c:	4642      	mov	r2, r8
    7f0e:	0877      	lsrs	r7, r6, #1
    7f10:	07d3      	lsls	r3, r2, #31
    7f12:	0846      	lsrs	r6, r0, #1
    7f14:	07c0      	lsls	r0, r0, #31
    7f16:	431e      	orrs	r6, r3
    7f18:	4681      	mov	r9, r0
    7f1a:	e6aa      	b.n	7c72 <__aeabi_ddiv+0x206>
    7f1c:	4658      	mov	r0, fp
    7f1e:	4220      	tst	r0, r4
    7f20:	d112      	bne.n	7f48 <__aeabi_ddiv+0x4dc>
    7f22:	4304      	orrs	r4, r0
    7f24:	0324      	lsls	r4, r4, #12
    7f26:	1c2a      	adds	r2, r5, #0
    7f28:	0b24      	lsrs	r4, r4, #12
    7f2a:	4689      	mov	r9, r1
    7f2c:	4d5c      	ldr	r5, [pc, #368]	; (80a0 <__aeabi_ddiv+0x634>)
    7f2e:	e665      	b.n	7bfc <__aeabi_ddiv+0x190>
    7f30:	42a3      	cmp	r3, r4
    7f32:	d1e3      	bne.n	7efc <__aeabi_ddiv+0x490>
    7f34:	9f00      	ldr	r7, [sp, #0]
    7f36:	454f      	cmp	r7, r9
    7f38:	d9db      	bls.n	7ef2 <__aeabi_ddiv+0x486>
    7f3a:	1a21      	subs	r1, r4, r0
    7f3c:	4693      	mov	fp, r2
    7f3e:	e70b      	b.n	7d58 <__aeabi_ddiv+0x2ec>
    7f40:	1c17      	adds	r7, r2, #0
    7f42:	e6dd      	b.n	7d00 <__aeabi_ddiv+0x294>
    7f44:	469b      	mov	fp, r3
    7f46:	e6bc      	b.n	7cc2 <__aeabi_ddiv+0x256>
    7f48:	433c      	orrs	r4, r7
    7f4a:	0324      	lsls	r4, r4, #12
    7f4c:	0b24      	lsrs	r4, r4, #12
    7f4e:	9a00      	ldr	r2, [sp, #0]
    7f50:	4d53      	ldr	r5, [pc, #332]	; (80a0 <__aeabi_ddiv+0x634>)
    7f52:	e653      	b.n	7bfc <__aeabi_ddiv+0x190>
    7f54:	42b2      	cmp	r2, r6
    7f56:	d859      	bhi.n	800c <__aeabi_ddiv+0x5a0>
    7f58:	d100      	bne.n	7f5c <__aeabi_ddiv+0x4f0>
    7f5a:	e08a      	b.n	8072 <__aeabi_ddiv+0x606>
    7f5c:	1c01      	adds	r1, r0, #0
    7f5e:	e762      	b.n	7e26 <__aeabi_ddiv+0x3ba>
    7f60:	465f      	mov	r7, fp
    7f62:	08c9      	lsrs	r1, r1, #3
    7f64:	077b      	lsls	r3, r7, #29
    7f66:	9e03      	ldr	r6, [sp, #12]
    7f68:	430b      	orrs	r3, r1
    7f6a:	027c      	lsls	r4, r7, #9
    7f6c:	056d      	lsls	r5, r5, #21
    7f6e:	2201      	movs	r2, #1
    7f70:	4699      	mov	r9, r3
    7f72:	0b24      	lsrs	r4, r4, #12
    7f74:	0d6d      	lsrs	r5, r5, #21
    7f76:	4032      	ands	r2, r6
    7f78:	e640      	b.n	7bfc <__aeabi_ddiv+0x190>
    7f7a:	4b4a      	ldr	r3, [pc, #296]	; (80a4 <__aeabi_ddiv+0x638>)
    7f7c:	9f04      	ldr	r7, [sp, #16]
    7f7e:	1bdb      	subs	r3, r3, r7
    7f80:	2b38      	cmp	r3, #56	; 0x38
    7f82:	dd10      	ble.n	7fa6 <__aeabi_ddiv+0x53a>
    7f84:	9c03      	ldr	r4, [sp, #12]
    7f86:	2201      	movs	r2, #1
    7f88:	4022      	ands	r2, r4
    7f8a:	2400      	movs	r4, #0
    7f8c:	2500      	movs	r5, #0
    7f8e:	46a1      	mov	r9, r4
    7f90:	e634      	b.n	7bfc <__aeabi_ddiv+0x190>
    7f92:	2101      	movs	r1, #1
    7f94:	4249      	negs	r1, r1
    7f96:	e748      	b.n	7e2a <__aeabi_ddiv+0x3be>
    7f98:	9302      	str	r3, [sp, #8]
    7f9a:	e704      	b.n	7da6 <__aeabi_ddiv+0x33a>
    7f9c:	1c1f      	adds	r7, r3, #0
    7f9e:	e721      	b.n	7de4 <__aeabi_ddiv+0x378>
    7fa0:	9c01      	ldr	r4, [sp, #4]
    7fa2:	9403      	str	r4, [sp, #12]
    7fa4:	e741      	b.n	7e2a <__aeabi_ddiv+0x3be>
    7fa6:	2b1f      	cmp	r3, #31
    7fa8:	dc40      	bgt.n	802c <__aeabi_ddiv+0x5c0>
    7faa:	483f      	ldr	r0, [pc, #252]	; (80a8 <__aeabi_ddiv+0x63c>)
    7fac:	9f04      	ldr	r7, [sp, #16]
    7fae:	1c0c      	adds	r4, r1, #0
    7fb0:	183a      	adds	r2, r7, r0
    7fb2:	4658      	mov	r0, fp
    7fb4:	4091      	lsls	r1, r2
    7fb6:	40dc      	lsrs	r4, r3
    7fb8:	4090      	lsls	r0, r2
    7fba:	4320      	orrs	r0, r4
    7fbc:	1c0a      	adds	r2, r1, #0
    7fbe:	1e51      	subs	r1, r2, #1
    7fc0:	418a      	sbcs	r2, r1
    7fc2:	1c01      	adds	r1, r0, #0
    7fc4:	4311      	orrs	r1, r2
    7fc6:	465a      	mov	r2, fp
    7fc8:	40da      	lsrs	r2, r3
    7fca:	1c13      	adds	r3, r2, #0
    7fcc:	0748      	lsls	r0, r1, #29
    7fce:	d009      	beq.n	7fe4 <__aeabi_ddiv+0x578>
    7fd0:	220f      	movs	r2, #15
    7fd2:	400a      	ands	r2, r1
    7fd4:	2a04      	cmp	r2, #4
    7fd6:	d005      	beq.n	7fe4 <__aeabi_ddiv+0x578>
    7fd8:	1d0a      	adds	r2, r1, #4
    7fda:	428a      	cmp	r2, r1
    7fdc:	4189      	sbcs	r1, r1
    7fde:	4249      	negs	r1, r1
    7fe0:	185b      	adds	r3, r3, r1
    7fe2:	1c11      	adds	r1, r2, #0
    7fe4:	021a      	lsls	r2, r3, #8
    7fe6:	d534      	bpl.n	8052 <__aeabi_ddiv+0x5e6>
    7fe8:	9c03      	ldr	r4, [sp, #12]
    7fea:	2201      	movs	r2, #1
    7fec:	4022      	ands	r2, r4
    7fee:	2400      	movs	r4, #0
    7ff0:	2501      	movs	r5, #1
    7ff2:	46a1      	mov	r9, r4
    7ff4:	e602      	b.n	7bfc <__aeabi_ddiv+0x190>
    7ff6:	9f00      	ldr	r7, [sp, #0]
    7ff8:	2102      	movs	r1, #2
    7ffa:	4249      	negs	r1, r1
    7ffc:	44b9      	add	r9, r7
    7ffe:	448b      	add	fp, r1
    8000:	45b9      	cmp	r9, r7
    8002:	4189      	sbcs	r1, r1
    8004:	4249      	negs	r1, r1
    8006:	1909      	adds	r1, r1, r4
    8008:	18cb      	adds	r3, r1, r3
    800a:	e6a4      	b.n	7d56 <__aeabi_ddiv+0x2ea>
    800c:	9d00      	ldr	r5, [sp, #0]
    800e:	1e88      	subs	r0, r1, #2
    8010:	0069      	lsls	r1, r5, #1
    8012:	42a9      	cmp	r1, r5
    8014:	41ad      	sbcs	r5, r5
    8016:	426d      	negs	r5, r5
    8018:	192c      	adds	r4, r5, r4
    801a:	1936      	adds	r6, r6, r4
    801c:	9100      	str	r1, [sp, #0]
    801e:	e73a      	b.n	7e96 <__aeabi_ddiv+0x42a>
    8020:	2b00      	cmp	r3, #0
    8022:	d000      	beq.n	8026 <__aeabi_ddiv+0x5ba>
    8024:	e733      	b.n	7e8e <__aeabi_ddiv+0x422>
    8026:	2400      	movs	r4, #0
    8028:	9400      	str	r4, [sp, #0]
    802a:	e737      	b.n	7e9c <__aeabi_ddiv+0x430>
    802c:	4a1f      	ldr	r2, [pc, #124]	; (80ac <__aeabi_ddiv+0x640>)
    802e:	9c04      	ldr	r4, [sp, #16]
    8030:	465d      	mov	r5, fp
    8032:	1b12      	subs	r2, r2, r4
    8034:	40d5      	lsrs	r5, r2
    8036:	1c2a      	adds	r2, r5, #0
    8038:	2b20      	cmp	r3, #32
    803a:	d01f      	beq.n	807c <__aeabi_ddiv+0x610>
    803c:	4e1c      	ldr	r6, [pc, #112]	; (80b0 <__aeabi_ddiv+0x644>)
    803e:	465f      	mov	r7, fp
    8040:	19a3      	adds	r3, r4, r6
    8042:	409f      	lsls	r7, r3
    8044:	1c3b      	adds	r3, r7, #0
    8046:	4319      	orrs	r1, r3
    8048:	1e4b      	subs	r3, r1, #1
    804a:	4199      	sbcs	r1, r3
    804c:	4311      	orrs	r1, r2
    804e:	2300      	movs	r3, #0
    8050:	e7bc      	b.n	7fcc <__aeabi_ddiv+0x560>
    8052:	075a      	lsls	r2, r3, #29
    8054:	08c9      	lsrs	r1, r1, #3
    8056:	430a      	orrs	r2, r1
    8058:	9f03      	ldr	r7, [sp, #12]
    805a:	4691      	mov	r9, r2
    805c:	025b      	lsls	r3, r3, #9
    805e:	2201      	movs	r2, #1
    8060:	0b1c      	lsrs	r4, r3, #12
    8062:	403a      	ands	r2, r7
    8064:	2500      	movs	r5, #0
    8066:	e5c9      	b.n	7bfc <__aeabi_ddiv+0x190>
    8068:	454e      	cmp	r6, r9
    806a:	d8c4      	bhi.n	7ff6 <__aeabi_ddiv+0x58a>
    806c:	4693      	mov	fp, r2
    806e:	2100      	movs	r1, #0
    8070:	e672      	b.n	7d58 <__aeabi_ddiv+0x2ec>
    8072:	9f00      	ldr	r7, [sp, #0]
    8074:	429f      	cmp	r7, r3
    8076:	d3c9      	bcc.n	800c <__aeabi_ddiv+0x5a0>
    8078:	1c01      	adds	r1, r0, #0
    807a:	e70f      	b.n	7e9c <__aeabi_ddiv+0x430>
    807c:	2300      	movs	r3, #0
    807e:	e7e2      	b.n	8046 <__aeabi_ddiv+0x5da>
    8080:	2480      	movs	r4, #128	; 0x80
    8082:	0324      	lsls	r4, r4, #12
    8084:	465f      	mov	r7, fp
    8086:	433c      	orrs	r4, r7
    8088:	0324      	lsls	r4, r4, #12
    808a:	0b24      	lsrs	r4, r4, #12
    808c:	9a01      	ldr	r2, [sp, #4]
    808e:	4689      	mov	r9, r1
    8090:	4d03      	ldr	r5, [pc, #12]	; (80a0 <__aeabi_ddiv+0x634>)
    8092:	e5b3      	b.n	7bfc <__aeabi_ddiv+0x190>
    8094:	000003ff 	.word	0x000003ff
    8098:	feffffff 	.word	0xfeffffff
    809c:	000007fe 	.word	0x000007fe
    80a0:	000007ff 	.word	0x000007ff
    80a4:	fffffc02 	.word	0xfffffc02
    80a8:	0000041e 	.word	0x0000041e
    80ac:	fffffbe2 	.word	0xfffffbe2
    80b0:	0000043e 	.word	0x0000043e

000080b4 <__eqdf2>:
    80b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    80b6:	465f      	mov	r7, fp
    80b8:	4656      	mov	r6, sl
    80ba:	464d      	mov	r5, r9
    80bc:	4644      	mov	r4, r8
    80be:	b4f0      	push	{r4, r5, r6, r7}
    80c0:	1c0d      	adds	r5, r1, #0
    80c2:	1c04      	adds	r4, r0, #0
    80c4:	4680      	mov	r8, r0
    80c6:	0fe8      	lsrs	r0, r5, #31
    80c8:	4681      	mov	r9, r0
    80ca:	0318      	lsls	r0, r3, #12
    80cc:	030f      	lsls	r7, r1, #12
    80ce:	0b00      	lsrs	r0, r0, #12
    80d0:	0b3f      	lsrs	r7, r7, #12
    80d2:	b083      	sub	sp, #12
    80d4:	4684      	mov	ip, r0
    80d6:	481b      	ldr	r0, [pc, #108]	; (8144 <__eqdf2+0x90>)
    80d8:	9700      	str	r7, [sp, #0]
    80da:	0049      	lsls	r1, r1, #1
    80dc:	005e      	lsls	r6, r3, #1
    80de:	0fdf      	lsrs	r7, r3, #31
    80e0:	0d49      	lsrs	r1, r1, #21
    80e2:	4692      	mov	sl, r2
    80e4:	0d76      	lsrs	r6, r6, #21
    80e6:	46bb      	mov	fp, r7
    80e8:	4281      	cmp	r1, r0
    80ea:	d00c      	beq.n	8106 <__eqdf2+0x52>
    80ec:	4815      	ldr	r0, [pc, #84]	; (8144 <__eqdf2+0x90>)
    80ee:	4286      	cmp	r6, r0
    80f0:	d010      	beq.n	8114 <__eqdf2+0x60>
    80f2:	2001      	movs	r0, #1
    80f4:	42b1      	cmp	r1, r6
    80f6:	d015      	beq.n	8124 <__eqdf2+0x70>
    80f8:	b003      	add	sp, #12
    80fa:	bc3c      	pop	{r2, r3, r4, r5}
    80fc:	4690      	mov	r8, r2
    80fe:	4699      	mov	r9, r3
    8100:	46a2      	mov	sl, r4
    8102:	46ab      	mov	fp, r5
    8104:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8106:	9f00      	ldr	r7, [sp, #0]
    8108:	2001      	movs	r0, #1
    810a:	4327      	orrs	r7, r4
    810c:	d1f4      	bne.n	80f8 <__eqdf2+0x44>
    810e:	480d      	ldr	r0, [pc, #52]	; (8144 <__eqdf2+0x90>)
    8110:	4286      	cmp	r6, r0
    8112:	d1ee      	bne.n	80f2 <__eqdf2+0x3e>
    8114:	4660      	mov	r0, ip
    8116:	4302      	orrs	r2, r0
    8118:	2001      	movs	r0, #1
    811a:	2a00      	cmp	r2, #0
    811c:	d1ec      	bne.n	80f8 <__eqdf2+0x44>
    811e:	2001      	movs	r0, #1
    8120:	42b1      	cmp	r1, r6
    8122:	d1e9      	bne.n	80f8 <__eqdf2+0x44>
    8124:	9b00      	ldr	r3, [sp, #0]
    8126:	4563      	cmp	r3, ip
    8128:	d1e6      	bne.n	80f8 <__eqdf2+0x44>
    812a:	45d0      	cmp	r8, sl
    812c:	d1e4      	bne.n	80f8 <__eqdf2+0x44>
    812e:	45d9      	cmp	r9, fp
    8130:	d006      	beq.n	8140 <__eqdf2+0x8c>
    8132:	2900      	cmp	r1, #0
    8134:	d1e0      	bne.n	80f8 <__eqdf2+0x44>
    8136:	431c      	orrs	r4, r3
    8138:	1c20      	adds	r0, r4, #0
    813a:	1e44      	subs	r4, r0, #1
    813c:	41a0      	sbcs	r0, r4
    813e:	e7db      	b.n	80f8 <__eqdf2+0x44>
    8140:	2000      	movs	r0, #0
    8142:	e7d9      	b.n	80f8 <__eqdf2+0x44>
    8144:	000007ff 	.word	0x000007ff

00008148 <__gedf2>:
    8148:	b5f0      	push	{r4, r5, r6, r7, lr}
    814a:	465f      	mov	r7, fp
    814c:	4656      	mov	r6, sl
    814e:	464d      	mov	r5, r9
    8150:	4644      	mov	r4, r8
    8152:	b4f0      	push	{r4, r5, r6, r7}
    8154:	0fcd      	lsrs	r5, r1, #31
    8156:	0fde      	lsrs	r6, r3, #31
    8158:	46ac      	mov	ip, r5
    815a:	031d      	lsls	r5, r3, #12
    815c:	0b2d      	lsrs	r5, r5, #12
    815e:	46b1      	mov	r9, r6
    8160:	4e37      	ldr	r6, [pc, #220]	; (8240 <__gedf2+0xf8>)
    8162:	030f      	lsls	r7, r1, #12
    8164:	004c      	lsls	r4, r1, #1
    8166:	46ab      	mov	fp, r5
    8168:	005d      	lsls	r5, r3, #1
    816a:	4680      	mov	r8, r0
    816c:	0b3f      	lsrs	r7, r7, #12
    816e:	0d64      	lsrs	r4, r4, #21
    8170:	4692      	mov	sl, r2
    8172:	0d6d      	lsrs	r5, r5, #21
    8174:	42b4      	cmp	r4, r6
    8176:	d032      	beq.n	81de <__gedf2+0x96>
    8178:	4e31      	ldr	r6, [pc, #196]	; (8240 <__gedf2+0xf8>)
    817a:	42b5      	cmp	r5, r6
    817c:	d035      	beq.n	81ea <__gedf2+0xa2>
    817e:	2c00      	cmp	r4, #0
    8180:	d10e      	bne.n	81a0 <__gedf2+0x58>
    8182:	4338      	orrs	r0, r7
    8184:	4241      	negs	r1, r0
    8186:	4141      	adcs	r1, r0
    8188:	1c08      	adds	r0, r1, #0
    818a:	2d00      	cmp	r5, #0
    818c:	d00b      	beq.n	81a6 <__gedf2+0x5e>
    818e:	2900      	cmp	r1, #0
    8190:	d119      	bne.n	81c6 <__gedf2+0x7e>
    8192:	45cc      	cmp	ip, r9
    8194:	d02d      	beq.n	81f2 <__gedf2+0xaa>
    8196:	4665      	mov	r5, ip
    8198:	4268      	negs	r0, r5
    819a:	2301      	movs	r3, #1
    819c:	4318      	orrs	r0, r3
    819e:	e018      	b.n	81d2 <__gedf2+0x8a>
    81a0:	2d00      	cmp	r5, #0
    81a2:	d1f6      	bne.n	8192 <__gedf2+0x4a>
    81a4:	1c28      	adds	r0, r5, #0
    81a6:	4659      	mov	r1, fp
    81a8:	430a      	orrs	r2, r1
    81aa:	4253      	negs	r3, r2
    81ac:	4153      	adcs	r3, r2
    81ae:	2800      	cmp	r0, #0
    81b0:	d106      	bne.n	81c0 <__gedf2+0x78>
    81b2:	2b00      	cmp	r3, #0
    81b4:	d0ed      	beq.n	8192 <__gedf2+0x4a>
    81b6:	4663      	mov	r3, ip
    81b8:	4258      	negs	r0, r3
    81ba:	2301      	movs	r3, #1
    81bc:	4318      	orrs	r0, r3
    81be:	e008      	b.n	81d2 <__gedf2+0x8a>
    81c0:	2000      	movs	r0, #0
    81c2:	2b00      	cmp	r3, #0
    81c4:	d105      	bne.n	81d2 <__gedf2+0x8a>
    81c6:	464a      	mov	r2, r9
    81c8:	4250      	negs	r0, r2
    81ca:	4150      	adcs	r0, r2
    81cc:	4240      	negs	r0, r0
    81ce:	2301      	movs	r3, #1
    81d0:	4318      	orrs	r0, r3
    81d2:	bc3c      	pop	{r2, r3, r4, r5}
    81d4:	4690      	mov	r8, r2
    81d6:	4699      	mov	r9, r3
    81d8:	46a2      	mov	sl, r4
    81da:	46ab      	mov	fp, r5
    81dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    81de:	1c3e      	adds	r6, r7, #0
    81e0:	4306      	orrs	r6, r0
    81e2:	d0c9      	beq.n	8178 <__gedf2+0x30>
    81e4:	2002      	movs	r0, #2
    81e6:	4240      	negs	r0, r0
    81e8:	e7f3      	b.n	81d2 <__gedf2+0x8a>
    81ea:	465e      	mov	r6, fp
    81ec:	4316      	orrs	r6, r2
    81ee:	d0c6      	beq.n	817e <__gedf2+0x36>
    81f0:	e7f8      	b.n	81e4 <__gedf2+0x9c>
    81f2:	42ac      	cmp	r4, r5
    81f4:	dc07      	bgt.n	8206 <__gedf2+0xbe>
    81f6:	da0b      	bge.n	8210 <__gedf2+0xc8>
    81f8:	4661      	mov	r1, ip
    81fa:	4248      	negs	r0, r1
    81fc:	4148      	adcs	r0, r1
    81fe:	4240      	negs	r0, r0
    8200:	2301      	movs	r3, #1
    8202:	4318      	orrs	r0, r3
    8204:	e7e5      	b.n	81d2 <__gedf2+0x8a>
    8206:	4666      	mov	r6, ip
    8208:	4270      	negs	r0, r6
    820a:	2301      	movs	r3, #1
    820c:	4318      	orrs	r0, r3
    820e:	e7e0      	b.n	81d2 <__gedf2+0x8a>
    8210:	455f      	cmp	r7, fp
    8212:	d80a      	bhi.n	822a <__gedf2+0xe2>
    8214:	d00e      	beq.n	8234 <__gedf2+0xec>
    8216:	2000      	movs	r0, #0
    8218:	455f      	cmp	r7, fp
    821a:	d2da      	bcs.n	81d2 <__gedf2+0x8a>
    821c:	4665      	mov	r5, ip
    821e:	4268      	negs	r0, r5
    8220:	4168      	adcs	r0, r5
    8222:	4240      	negs	r0, r0
    8224:	2301      	movs	r3, #1
    8226:	4318      	orrs	r0, r3
    8228:	e7d3      	b.n	81d2 <__gedf2+0x8a>
    822a:	4662      	mov	r2, ip
    822c:	4250      	negs	r0, r2
    822e:	2301      	movs	r3, #1
    8230:	4318      	orrs	r0, r3
    8232:	e7ce      	b.n	81d2 <__gedf2+0x8a>
    8234:	45d0      	cmp	r8, sl
    8236:	d8f8      	bhi.n	822a <__gedf2+0xe2>
    8238:	2000      	movs	r0, #0
    823a:	45d0      	cmp	r8, sl
    823c:	d3ee      	bcc.n	821c <__gedf2+0xd4>
    823e:	e7c8      	b.n	81d2 <__gedf2+0x8a>
    8240:	000007ff 	.word	0x000007ff

00008244 <__ledf2>:
    8244:	b5f0      	push	{r4, r5, r6, r7, lr}
    8246:	4656      	mov	r6, sl
    8248:	464d      	mov	r5, r9
    824a:	4644      	mov	r4, r8
    824c:	465f      	mov	r7, fp
    824e:	b4f0      	push	{r4, r5, r6, r7}
    8250:	1c0d      	adds	r5, r1, #0
    8252:	b083      	sub	sp, #12
    8254:	1c04      	adds	r4, r0, #0
    8256:	9001      	str	r0, [sp, #4]
    8258:	0fe8      	lsrs	r0, r5, #31
    825a:	4681      	mov	r9, r0
    825c:	0318      	lsls	r0, r3, #12
    825e:	030f      	lsls	r7, r1, #12
    8260:	0b00      	lsrs	r0, r0, #12
    8262:	0b3f      	lsrs	r7, r7, #12
    8264:	4684      	mov	ip, r0
    8266:	4835      	ldr	r0, [pc, #212]	; (833c <__ledf2+0xf8>)
    8268:	9700      	str	r7, [sp, #0]
    826a:	0049      	lsls	r1, r1, #1
    826c:	005e      	lsls	r6, r3, #1
    826e:	0fdf      	lsrs	r7, r3, #31
    8270:	0d49      	lsrs	r1, r1, #21
    8272:	4692      	mov	sl, r2
    8274:	0d76      	lsrs	r6, r6, #21
    8276:	46b8      	mov	r8, r7
    8278:	4281      	cmp	r1, r0
    827a:	d034      	beq.n	82e6 <__ledf2+0xa2>
    827c:	482f      	ldr	r0, [pc, #188]	; (833c <__ledf2+0xf8>)
    827e:	4286      	cmp	r6, r0
    8280:	d036      	beq.n	82f0 <__ledf2+0xac>
    8282:	2900      	cmp	r1, #0
    8284:	d018      	beq.n	82b8 <__ledf2+0x74>
    8286:	2e00      	cmp	r6, #0
    8288:	d11f      	bne.n	82ca <__ledf2+0x86>
    828a:	1c34      	adds	r4, r6, #0
    828c:	4667      	mov	r7, ip
    828e:	433a      	orrs	r2, r7
    8290:	4253      	negs	r3, r2
    8292:	4153      	adcs	r3, r2
    8294:	2c00      	cmp	r4, #0
    8296:	d01f      	beq.n	82d8 <__ledf2+0x94>
    8298:	2000      	movs	r0, #0
    829a:	2b00      	cmp	r3, #0
    829c:	d105      	bne.n	82aa <__ledf2+0x66>
    829e:	4642      	mov	r2, r8
    82a0:	4250      	negs	r0, r2
    82a2:	4150      	adcs	r0, r2
    82a4:	4240      	negs	r0, r0
    82a6:	2301      	movs	r3, #1
    82a8:	4318      	orrs	r0, r3
    82aa:	b003      	add	sp, #12
    82ac:	bc3c      	pop	{r2, r3, r4, r5}
    82ae:	4690      	mov	r8, r2
    82b0:	4699      	mov	r9, r3
    82b2:	46a2      	mov	sl, r4
    82b4:	46ab      	mov	fp, r5
    82b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    82b8:	9800      	ldr	r0, [sp, #0]
    82ba:	4304      	orrs	r4, r0
    82bc:	4260      	negs	r0, r4
    82be:	4160      	adcs	r0, r4
    82c0:	1c04      	adds	r4, r0, #0
    82c2:	2e00      	cmp	r6, #0
    82c4:	d0e2      	beq.n	828c <__ledf2+0x48>
    82c6:	2800      	cmp	r0, #0
    82c8:	d1e9      	bne.n	829e <__ledf2+0x5a>
    82ca:	45c1      	cmp	r9, r8
    82cc:	d015      	beq.n	82fa <__ledf2+0xb6>
    82ce:	464f      	mov	r7, r9
    82d0:	4278      	negs	r0, r7
    82d2:	2301      	movs	r3, #1
    82d4:	4318      	orrs	r0, r3
    82d6:	e7e8      	b.n	82aa <__ledf2+0x66>
    82d8:	2b00      	cmp	r3, #0
    82da:	d0f6      	beq.n	82ca <__ledf2+0x86>
    82dc:	464b      	mov	r3, r9
    82de:	4258      	negs	r0, r3
    82e0:	2301      	movs	r3, #1
    82e2:	4318      	orrs	r0, r3
    82e4:	e7e1      	b.n	82aa <__ledf2+0x66>
    82e6:	9f00      	ldr	r7, [sp, #0]
    82e8:	2002      	movs	r0, #2
    82ea:	4327      	orrs	r7, r4
    82ec:	d1dd      	bne.n	82aa <__ledf2+0x66>
    82ee:	e7c5      	b.n	827c <__ledf2+0x38>
    82f0:	4667      	mov	r7, ip
    82f2:	2002      	movs	r0, #2
    82f4:	4317      	orrs	r7, r2
    82f6:	d1d8      	bne.n	82aa <__ledf2+0x66>
    82f8:	e7c3      	b.n	8282 <__ledf2+0x3e>
    82fa:	42b1      	cmp	r1, r6
    82fc:	dd04      	ble.n	8308 <__ledf2+0xc4>
    82fe:	464a      	mov	r2, r9
    8300:	4250      	negs	r0, r2
    8302:	2301      	movs	r3, #1
    8304:	4318      	orrs	r0, r3
    8306:	e7d0      	b.n	82aa <__ledf2+0x66>
    8308:	42b1      	cmp	r1, r6
    830a:	db07      	blt.n	831c <__ledf2+0xd8>
    830c:	9800      	ldr	r0, [sp, #0]
    830e:	4560      	cmp	r0, ip
    8310:	d8e4      	bhi.n	82dc <__ledf2+0x98>
    8312:	d00a      	beq.n	832a <__ledf2+0xe6>
    8314:	9f00      	ldr	r7, [sp, #0]
    8316:	2000      	movs	r0, #0
    8318:	4567      	cmp	r7, ip
    831a:	d2c6      	bcs.n	82aa <__ledf2+0x66>
    831c:	464f      	mov	r7, r9
    831e:	4278      	negs	r0, r7
    8320:	4178      	adcs	r0, r7
    8322:	4240      	negs	r0, r0
    8324:	2301      	movs	r3, #1
    8326:	4318      	orrs	r0, r3
    8328:	e7bf      	b.n	82aa <__ledf2+0x66>
    832a:	9a01      	ldr	r2, [sp, #4]
    832c:	4552      	cmp	r2, sl
    832e:	d8d5      	bhi.n	82dc <__ledf2+0x98>
    8330:	9a01      	ldr	r2, [sp, #4]
    8332:	2000      	movs	r0, #0
    8334:	4552      	cmp	r2, sl
    8336:	d3f1      	bcc.n	831c <__ledf2+0xd8>
    8338:	e7b7      	b.n	82aa <__ledf2+0x66>
    833a:	46c0      	nop			; (mov r8, r8)
    833c:	000007ff 	.word	0x000007ff

00008340 <__aeabi_dmul>:
    8340:	b5f0      	push	{r4, r5, r6, r7, lr}
    8342:	4656      	mov	r6, sl
    8344:	4644      	mov	r4, r8
    8346:	465f      	mov	r7, fp
    8348:	464d      	mov	r5, r9
    834a:	b4f0      	push	{r4, r5, r6, r7}
    834c:	1c1f      	adds	r7, r3, #0
    834e:	030b      	lsls	r3, r1, #12
    8350:	0b1b      	lsrs	r3, r3, #12
    8352:	469a      	mov	sl, r3
    8354:	004b      	lsls	r3, r1, #1
    8356:	b087      	sub	sp, #28
    8358:	1c04      	adds	r4, r0, #0
    835a:	4680      	mov	r8, r0
    835c:	0d5b      	lsrs	r3, r3, #21
    835e:	0fc8      	lsrs	r0, r1, #31
    8360:	1c16      	adds	r6, r2, #0
    8362:	9302      	str	r3, [sp, #8]
    8364:	4681      	mov	r9, r0
    8366:	2b00      	cmp	r3, #0
    8368:	d068      	beq.n	843c <__aeabi_dmul+0xfc>
    836a:	4b69      	ldr	r3, [pc, #420]	; (8510 <__aeabi_dmul+0x1d0>)
    836c:	9902      	ldr	r1, [sp, #8]
    836e:	4299      	cmp	r1, r3
    8370:	d032      	beq.n	83d8 <__aeabi_dmul+0x98>
    8372:	2280      	movs	r2, #128	; 0x80
    8374:	4653      	mov	r3, sl
    8376:	0352      	lsls	r2, r2, #13
    8378:	431a      	orrs	r2, r3
    837a:	00d2      	lsls	r2, r2, #3
    837c:	0f63      	lsrs	r3, r4, #29
    837e:	431a      	orrs	r2, r3
    8380:	4692      	mov	sl, r2
    8382:	4a64      	ldr	r2, [pc, #400]	; (8514 <__aeabi_dmul+0x1d4>)
    8384:	00e0      	lsls	r0, r4, #3
    8386:	1889      	adds	r1, r1, r2
    8388:	4680      	mov	r8, r0
    838a:	9102      	str	r1, [sp, #8]
    838c:	2400      	movs	r4, #0
    838e:	2500      	movs	r5, #0
    8390:	033b      	lsls	r3, r7, #12
    8392:	0b1b      	lsrs	r3, r3, #12
    8394:	469b      	mov	fp, r3
    8396:	0078      	lsls	r0, r7, #1
    8398:	0ffb      	lsrs	r3, r7, #31
    839a:	1c32      	adds	r2, r6, #0
    839c:	0d40      	lsrs	r0, r0, #21
    839e:	9303      	str	r3, [sp, #12]
    83a0:	d100      	bne.n	83a4 <__aeabi_dmul+0x64>
    83a2:	e075      	b.n	8490 <__aeabi_dmul+0x150>
    83a4:	4b5a      	ldr	r3, [pc, #360]	; (8510 <__aeabi_dmul+0x1d0>)
    83a6:	4298      	cmp	r0, r3
    83a8:	d069      	beq.n	847e <__aeabi_dmul+0x13e>
    83aa:	2280      	movs	r2, #128	; 0x80
    83ac:	4659      	mov	r1, fp
    83ae:	0352      	lsls	r2, r2, #13
    83b0:	430a      	orrs	r2, r1
    83b2:	0f73      	lsrs	r3, r6, #29
    83b4:	00d2      	lsls	r2, r2, #3
    83b6:	431a      	orrs	r2, r3
    83b8:	4b56      	ldr	r3, [pc, #344]	; (8514 <__aeabi_dmul+0x1d4>)
    83ba:	4693      	mov	fp, r2
    83bc:	18c0      	adds	r0, r0, r3
    83be:	00f2      	lsls	r2, r6, #3
    83c0:	2300      	movs	r3, #0
    83c2:	9903      	ldr	r1, [sp, #12]
    83c4:	464e      	mov	r6, r9
    83c6:	4071      	eors	r1, r6
    83c8:	431c      	orrs	r4, r3
    83ca:	2c0f      	cmp	r4, #15
    83cc:	d900      	bls.n	83d0 <__aeabi_dmul+0x90>
    83ce:	e0a9      	b.n	8524 <__aeabi_dmul+0x1e4>
    83d0:	4e51      	ldr	r6, [pc, #324]	; (8518 <__aeabi_dmul+0x1d8>)
    83d2:	00a4      	lsls	r4, r4, #2
    83d4:	5934      	ldr	r4, [r6, r4]
    83d6:	46a7      	mov	pc, r4
    83d8:	4653      	mov	r3, sl
    83da:	431c      	orrs	r4, r3
    83dc:	d000      	beq.n	83e0 <__aeabi_dmul+0xa0>
    83de:	e087      	b.n	84f0 <__aeabi_dmul+0x1b0>
    83e0:	2500      	movs	r5, #0
    83e2:	46aa      	mov	sl, r5
    83e4:	46a8      	mov	r8, r5
    83e6:	2408      	movs	r4, #8
    83e8:	2502      	movs	r5, #2
    83ea:	e7d1      	b.n	8390 <__aeabi_dmul+0x50>
    83ec:	4649      	mov	r1, r9
    83ee:	2d02      	cmp	r5, #2
    83f0:	d06c      	beq.n	84cc <__aeabi_dmul+0x18c>
    83f2:	2d03      	cmp	r5, #3
    83f4:	d100      	bne.n	83f8 <__aeabi_dmul+0xb8>
    83f6:	e217      	b.n	8828 <__aeabi_dmul+0x4e8>
    83f8:	2d01      	cmp	r5, #1
    83fa:	d000      	beq.n	83fe <__aeabi_dmul+0xbe>
    83fc:	e158      	b.n	86b0 <__aeabi_dmul+0x370>
    83fe:	400d      	ands	r5, r1
    8400:	b2ed      	uxtb	r5, r5
    8402:	2400      	movs	r4, #0
    8404:	46a9      	mov	r9, r5
    8406:	2300      	movs	r3, #0
    8408:	46a0      	mov	r8, r4
    840a:	2000      	movs	r0, #0
    840c:	2100      	movs	r1, #0
    840e:	0325      	lsls	r5, r4, #12
    8410:	0d0a      	lsrs	r2, r1, #20
    8412:	051c      	lsls	r4, r3, #20
    8414:	0b2d      	lsrs	r5, r5, #12
    8416:	0512      	lsls	r2, r2, #20
    8418:	4b40      	ldr	r3, [pc, #256]	; (851c <__aeabi_dmul+0x1dc>)
    841a:	432a      	orrs	r2, r5
    841c:	4013      	ands	r3, r2
    841e:	4323      	orrs	r3, r4
    8420:	005b      	lsls	r3, r3, #1
    8422:	464c      	mov	r4, r9
    8424:	085b      	lsrs	r3, r3, #1
    8426:	07e2      	lsls	r2, r4, #31
    8428:	1c19      	adds	r1, r3, #0
    842a:	4640      	mov	r0, r8
    842c:	4311      	orrs	r1, r2
    842e:	b007      	add	sp, #28
    8430:	bc3c      	pop	{r2, r3, r4, r5}
    8432:	4690      	mov	r8, r2
    8434:	4699      	mov	r9, r3
    8436:	46a2      	mov	sl, r4
    8438:	46ab      	mov	fp, r5
    843a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    843c:	4653      	mov	r3, sl
    843e:	4323      	orrs	r3, r4
    8440:	d050      	beq.n	84e4 <__aeabi_dmul+0x1a4>
    8442:	4653      	mov	r3, sl
    8444:	2b00      	cmp	r3, #0
    8446:	d100      	bne.n	844a <__aeabi_dmul+0x10a>
    8448:	e184      	b.n	8754 <__aeabi_dmul+0x414>
    844a:	4650      	mov	r0, sl
    844c:	f000 fe6e 	bl	912c <__clzsi2>
    8450:	1e03      	subs	r3, r0, #0
    8452:	2b27      	cmp	r3, #39	; 0x27
    8454:	dd00      	ble.n	8458 <__aeabi_dmul+0x118>
    8456:	e176      	b.n	8746 <__aeabi_dmul+0x406>
    8458:	2128      	movs	r1, #40	; 0x28
    845a:	1a0d      	subs	r5, r1, r0
    845c:	1c21      	adds	r1, r4, #0
    845e:	3b08      	subs	r3, #8
    8460:	4652      	mov	r2, sl
    8462:	40e9      	lsrs	r1, r5
    8464:	409a      	lsls	r2, r3
    8466:	1c0d      	adds	r5, r1, #0
    8468:	4315      	orrs	r5, r2
    846a:	1c22      	adds	r2, r4, #0
    846c:	409a      	lsls	r2, r3
    846e:	46aa      	mov	sl, r5
    8470:	4690      	mov	r8, r2
    8472:	4b2b      	ldr	r3, [pc, #172]	; (8520 <__aeabi_dmul+0x1e0>)
    8474:	2400      	movs	r4, #0
    8476:	1a1b      	subs	r3, r3, r0
    8478:	9302      	str	r3, [sp, #8]
    847a:	2500      	movs	r5, #0
    847c:	e788      	b.n	8390 <__aeabi_dmul+0x50>
    847e:	465b      	mov	r3, fp
    8480:	431e      	orrs	r6, r3
    8482:	2303      	movs	r3, #3
    8484:	2e00      	cmp	r6, #0
    8486:	d19c      	bne.n	83c2 <__aeabi_dmul+0x82>
    8488:	46b3      	mov	fp, r6
    848a:	2200      	movs	r2, #0
    848c:	2302      	movs	r3, #2
    848e:	e798      	b.n	83c2 <__aeabi_dmul+0x82>
    8490:	465b      	mov	r3, fp
    8492:	4333      	orrs	r3, r6
    8494:	d021      	beq.n	84da <__aeabi_dmul+0x19a>
    8496:	4658      	mov	r0, fp
    8498:	2800      	cmp	r0, #0
    849a:	d100      	bne.n	849e <__aeabi_dmul+0x15e>
    849c:	e14e      	b.n	873c <__aeabi_dmul+0x3fc>
    849e:	f000 fe45 	bl	912c <__clzsi2>
    84a2:	2827      	cmp	r0, #39	; 0x27
    84a4:	dd00      	ble.n	84a8 <__aeabi_dmul+0x168>
    84a6:	e142      	b.n	872e <__aeabi_dmul+0x3ee>
    84a8:	2128      	movs	r1, #40	; 0x28
    84aa:	1a0f      	subs	r7, r1, r0
    84ac:	1c02      	adds	r2, r0, #0
    84ae:	1c31      	adds	r1, r6, #0
    84b0:	3a08      	subs	r2, #8
    84b2:	465b      	mov	r3, fp
    84b4:	40f9      	lsrs	r1, r7
    84b6:	4093      	lsls	r3, r2
    84b8:	1c0f      	adds	r7, r1, #0
    84ba:	431f      	orrs	r7, r3
    84bc:	1c33      	adds	r3, r6, #0
    84be:	4093      	lsls	r3, r2
    84c0:	46bb      	mov	fp, r7
    84c2:	1c1a      	adds	r2, r3, #0
    84c4:	4b16      	ldr	r3, [pc, #88]	; (8520 <__aeabi_dmul+0x1e0>)
    84c6:	1a18      	subs	r0, r3, r0
    84c8:	2300      	movs	r3, #0
    84ca:	e77a      	b.n	83c2 <__aeabi_dmul+0x82>
    84cc:	2301      	movs	r3, #1
    84ce:	400b      	ands	r3, r1
    84d0:	2400      	movs	r4, #0
    84d2:	4699      	mov	r9, r3
    84d4:	46a0      	mov	r8, r4
    84d6:	4b0e      	ldr	r3, [pc, #56]	; (8510 <__aeabi_dmul+0x1d0>)
    84d8:	e797      	b.n	840a <__aeabi_dmul+0xca>
    84da:	2700      	movs	r7, #0
    84dc:	46bb      	mov	fp, r7
    84de:	2200      	movs	r2, #0
    84e0:	2301      	movs	r3, #1
    84e2:	e76e      	b.n	83c2 <__aeabi_dmul+0x82>
    84e4:	2100      	movs	r1, #0
    84e6:	2404      	movs	r4, #4
    84e8:	468a      	mov	sl, r1
    84ea:	4688      	mov	r8, r1
    84ec:	2501      	movs	r5, #1
    84ee:	e74f      	b.n	8390 <__aeabi_dmul+0x50>
    84f0:	240c      	movs	r4, #12
    84f2:	2503      	movs	r5, #3
    84f4:	e74c      	b.n	8390 <__aeabi_dmul+0x50>
    84f6:	2500      	movs	r5, #0
    84f8:	2480      	movs	r4, #128	; 0x80
    84fa:	46a9      	mov	r9, r5
    84fc:	0324      	lsls	r4, r4, #12
    84fe:	46a8      	mov	r8, r5
    8500:	4b03      	ldr	r3, [pc, #12]	; (8510 <__aeabi_dmul+0x1d0>)
    8502:	e782      	b.n	840a <__aeabi_dmul+0xca>
    8504:	46da      	mov	sl, fp
    8506:	4690      	mov	r8, r2
    8508:	9903      	ldr	r1, [sp, #12]
    850a:	1c1d      	adds	r5, r3, #0
    850c:	e76f      	b.n	83ee <__aeabi_dmul+0xae>
    850e:	46c0      	nop			; (mov r8, r8)
    8510:	000007ff 	.word	0x000007ff
    8514:	fffffc01 	.word	0xfffffc01
    8518:	0000af1c 	.word	0x0000af1c
    851c:	800fffff 	.word	0x800fffff
    8520:	fffffc0d 	.word	0xfffffc0d
    8524:	9f02      	ldr	r7, [sp, #8]
    8526:	0c16      	lsrs	r6, r2, #16
    8528:	1838      	adds	r0, r7, r0
    852a:	9004      	str	r0, [sp, #16]
    852c:	4640      	mov	r0, r8
    852e:	0c07      	lsrs	r7, r0, #16
    8530:	0400      	lsls	r0, r0, #16
    8532:	0c00      	lsrs	r0, r0, #16
    8534:	0412      	lsls	r2, r2, #16
    8536:	0c12      	lsrs	r2, r2, #16
    8538:	1c03      	adds	r3, r0, #0
    853a:	4353      	muls	r3, r2
    853c:	1c04      	adds	r4, r0, #0
    853e:	1c3d      	adds	r5, r7, #0
    8540:	4374      	muls	r4, r6
    8542:	4355      	muls	r5, r2
    8544:	4698      	mov	r8, r3
    8546:	1c3b      	adds	r3, r7, #0
    8548:	4373      	muls	r3, r6
    854a:	1964      	adds	r4, r4, r5
    854c:	46a4      	mov	ip, r4
    854e:	4644      	mov	r4, r8
    8550:	9302      	str	r3, [sp, #8]
    8552:	0c23      	lsrs	r3, r4, #16
    8554:	4463      	add	r3, ip
    8556:	429d      	cmp	r5, r3
    8558:	d904      	bls.n	8564 <__aeabi_dmul+0x224>
    855a:	9d02      	ldr	r5, [sp, #8]
    855c:	2480      	movs	r4, #128	; 0x80
    855e:	0264      	lsls	r4, r4, #9
    8560:	192d      	adds	r5, r5, r4
    8562:	9502      	str	r5, [sp, #8]
    8564:	0c1d      	lsrs	r5, r3, #16
    8566:	9503      	str	r5, [sp, #12]
    8568:	4645      	mov	r5, r8
    856a:	042c      	lsls	r4, r5, #16
    856c:	041b      	lsls	r3, r3, #16
    856e:	0c24      	lsrs	r4, r4, #16
    8570:	191c      	adds	r4, r3, r4
    8572:	9405      	str	r4, [sp, #20]
    8574:	465c      	mov	r4, fp
    8576:	0c23      	lsrs	r3, r4, #16
    8578:	1c05      	adds	r5, r0, #0
    857a:	4358      	muls	r0, r3
    857c:	0424      	lsls	r4, r4, #16
    857e:	0c24      	lsrs	r4, r4, #16
    8580:	4684      	mov	ip, r0
    8582:	1c38      	adds	r0, r7, #0
    8584:	4360      	muls	r0, r4
    8586:	4365      	muls	r5, r4
    8588:	435f      	muls	r7, r3
    858a:	4681      	mov	r9, r0
    858c:	44cc      	add	ip, r9
    858e:	0c28      	lsrs	r0, r5, #16
    8590:	4460      	add	r0, ip
    8592:	46bb      	mov	fp, r7
    8594:	4581      	cmp	r9, r0
    8596:	d902      	bls.n	859e <__aeabi_dmul+0x25e>
    8598:	2780      	movs	r7, #128	; 0x80
    859a:	027f      	lsls	r7, r7, #9
    859c:	44bb      	add	fp, r7
    859e:	042d      	lsls	r5, r5, #16
    85a0:	0c07      	lsrs	r7, r0, #16
    85a2:	0c2d      	lsrs	r5, r5, #16
    85a4:	0400      	lsls	r0, r0, #16
    85a6:	1940      	adds	r0, r0, r5
    85a8:	4655      	mov	r5, sl
    85aa:	46bc      	mov	ip, r7
    85ac:	042f      	lsls	r7, r5, #16
    85ae:	44e3      	add	fp, ip
    85b0:	4684      	mov	ip, r0
    85b2:	0c28      	lsrs	r0, r5, #16
    85b4:	0c3d      	lsrs	r5, r7, #16
    85b6:	1c2f      	adds	r7, r5, #0
    85b8:	4357      	muls	r7, r2
    85ba:	46b8      	mov	r8, r7
    85bc:	1c2f      	adds	r7, r5, #0
    85be:	4377      	muls	r7, r6
    85c0:	4342      	muls	r2, r0
    85c2:	46b9      	mov	r9, r7
    85c4:	4647      	mov	r7, r8
    85c6:	0c3f      	lsrs	r7, r7, #16
    85c8:	4491      	add	r9, r2
    85ca:	46ba      	mov	sl, r7
    85cc:	44d1      	add	r9, sl
    85ce:	4346      	muls	r6, r0
    85d0:	454a      	cmp	r2, r9
    85d2:	d902      	bls.n	85da <__aeabi_dmul+0x29a>
    85d4:	2280      	movs	r2, #128	; 0x80
    85d6:	0252      	lsls	r2, r2, #9
    85d8:	18b6      	adds	r6, r6, r2
    85da:	464f      	mov	r7, r9
    85dc:	0c3a      	lsrs	r2, r7, #16
    85de:	18b6      	adds	r6, r6, r2
    85e0:	043a      	lsls	r2, r7, #16
    85e2:	4647      	mov	r7, r8
    85e4:	043f      	lsls	r7, r7, #16
    85e6:	0c3f      	lsrs	r7, r7, #16
    85e8:	46b8      	mov	r8, r7
    85ea:	1c2f      	adds	r7, r5, #0
    85ec:	4367      	muls	r7, r4
    85ee:	435d      	muls	r5, r3
    85f0:	4344      	muls	r4, r0
    85f2:	4358      	muls	r0, r3
    85f4:	1965      	adds	r5, r4, r5
    85f6:	9001      	str	r0, [sp, #4]
    85f8:	0c38      	lsrs	r0, r7, #16
    85fa:	182d      	adds	r5, r5, r0
    85fc:	4442      	add	r2, r8
    85fe:	46b8      	mov	r8, r7
    8600:	42ac      	cmp	r4, r5
    8602:	d904      	bls.n	860e <__aeabi_dmul+0x2ce>
    8604:	9801      	ldr	r0, [sp, #4]
    8606:	2380      	movs	r3, #128	; 0x80
    8608:	025b      	lsls	r3, r3, #9
    860a:	18c0      	adds	r0, r0, r3
    860c:	9001      	str	r0, [sp, #4]
    860e:	9c03      	ldr	r4, [sp, #12]
    8610:	9f02      	ldr	r7, [sp, #8]
    8612:	1c20      	adds	r0, r4, #0
    8614:	4460      	add	r0, ip
    8616:	19c0      	adds	r0, r0, r7
    8618:	4560      	cmp	r0, ip
    861a:	41a4      	sbcs	r4, r4
    861c:	4647      	mov	r7, r8
    861e:	4264      	negs	r4, r4
    8620:	46a4      	mov	ip, r4
    8622:	042b      	lsls	r3, r5, #16
    8624:	043c      	lsls	r4, r7, #16
    8626:	4699      	mov	r9, r3
    8628:	0c24      	lsrs	r4, r4, #16
    862a:	444c      	add	r4, r9
    862c:	46a0      	mov	r8, r4
    862e:	44d8      	add	r8, fp
    8630:	1880      	adds	r0, r0, r2
    8632:	46c2      	mov	sl, r8
    8634:	44e2      	add	sl, ip
    8636:	4290      	cmp	r0, r2
    8638:	4192      	sbcs	r2, r2
    863a:	4657      	mov	r7, sl
    863c:	4252      	negs	r2, r2
    863e:	4691      	mov	r9, r2
    8640:	19f2      	adds	r2, r6, r7
    8642:	45e2      	cmp	sl, ip
    8644:	41bf      	sbcs	r7, r7
    8646:	427f      	negs	r7, r7
    8648:	464b      	mov	r3, r9
    864a:	46bc      	mov	ip, r7
    864c:	45d8      	cmp	r8, fp
    864e:	41bf      	sbcs	r7, r7
    8650:	18d4      	adds	r4, r2, r3
    8652:	427f      	negs	r7, r7
    8654:	4663      	mov	r3, ip
    8656:	431f      	orrs	r7, r3
    8658:	0c2d      	lsrs	r5, r5, #16
    865a:	197f      	adds	r7, r7, r5
    865c:	42b2      	cmp	r2, r6
    865e:	4192      	sbcs	r2, r2
    8660:	454c      	cmp	r4, r9
    8662:	41ad      	sbcs	r5, r5
    8664:	4252      	negs	r2, r2
    8666:	426d      	negs	r5, r5
    8668:	4315      	orrs	r5, r2
    866a:	9e01      	ldr	r6, [sp, #4]
    866c:	197d      	adds	r5, r7, r5
    866e:	19ab      	adds	r3, r5, r6
    8670:	0de2      	lsrs	r2, r4, #23
    8672:	025b      	lsls	r3, r3, #9
    8674:	9f05      	ldr	r7, [sp, #20]
    8676:	4313      	orrs	r3, r2
    8678:	0242      	lsls	r2, r0, #9
    867a:	433a      	orrs	r2, r7
    867c:	469a      	mov	sl, r3
    867e:	1e53      	subs	r3, r2, #1
    8680:	419a      	sbcs	r2, r3
    8682:	0dc3      	lsrs	r3, r0, #23
    8684:	1c10      	adds	r0, r2, #0
    8686:	4318      	orrs	r0, r3
    8688:	0264      	lsls	r4, r4, #9
    868a:	4320      	orrs	r0, r4
    868c:	4680      	mov	r8, r0
    868e:	4650      	mov	r0, sl
    8690:	01c0      	lsls	r0, r0, #7
    8692:	d50d      	bpl.n	86b0 <__aeabi_dmul+0x370>
    8694:	4645      	mov	r5, r8
    8696:	2201      	movs	r2, #1
    8698:	4656      	mov	r6, sl
    869a:	9c04      	ldr	r4, [sp, #16]
    869c:	086b      	lsrs	r3, r5, #1
    869e:	402a      	ands	r2, r5
    86a0:	431a      	orrs	r2, r3
    86a2:	07f3      	lsls	r3, r6, #31
    86a4:	3401      	adds	r4, #1
    86a6:	431a      	orrs	r2, r3
    86a8:	0876      	lsrs	r6, r6, #1
    86aa:	9404      	str	r4, [sp, #16]
    86ac:	4690      	mov	r8, r2
    86ae:	46b2      	mov	sl, r6
    86b0:	9e04      	ldr	r6, [sp, #16]
    86b2:	4f63      	ldr	r7, [pc, #396]	; (8840 <__aeabi_dmul+0x500>)
    86b4:	19f3      	adds	r3, r6, r7
    86b6:	2b00      	cmp	r3, #0
    86b8:	dd61      	ble.n	877e <__aeabi_dmul+0x43e>
    86ba:	4640      	mov	r0, r8
    86bc:	0740      	lsls	r0, r0, #29
    86be:	d00b      	beq.n	86d8 <__aeabi_dmul+0x398>
    86c0:	220f      	movs	r2, #15
    86c2:	4644      	mov	r4, r8
    86c4:	4022      	ands	r2, r4
    86c6:	2a04      	cmp	r2, #4
    86c8:	d006      	beq.n	86d8 <__aeabi_dmul+0x398>
    86ca:	4642      	mov	r2, r8
    86cc:	3204      	adds	r2, #4
    86ce:	4542      	cmp	r2, r8
    86d0:	4180      	sbcs	r0, r0
    86d2:	4240      	negs	r0, r0
    86d4:	4482      	add	sl, r0
    86d6:	4690      	mov	r8, r2
    86d8:	4655      	mov	r5, sl
    86da:	01ed      	lsls	r5, r5, #7
    86dc:	d507      	bpl.n	86ee <__aeabi_dmul+0x3ae>
    86de:	4b59      	ldr	r3, [pc, #356]	; (8844 <__aeabi_dmul+0x504>)
    86e0:	4656      	mov	r6, sl
    86e2:	9f04      	ldr	r7, [sp, #16]
    86e4:	2080      	movs	r0, #128	; 0x80
    86e6:	401e      	ands	r6, r3
    86e8:	00c0      	lsls	r0, r0, #3
    86ea:	46b2      	mov	sl, r6
    86ec:	183b      	adds	r3, r7, r0
    86ee:	4a56      	ldr	r2, [pc, #344]	; (8848 <__aeabi_dmul+0x508>)
    86f0:	4293      	cmp	r3, r2
    86f2:	dd00      	ble.n	86f6 <__aeabi_dmul+0x3b6>
    86f4:	e6ea      	b.n	84cc <__aeabi_dmul+0x18c>
    86f6:	4644      	mov	r4, r8
    86f8:	4655      	mov	r5, sl
    86fa:	08e2      	lsrs	r2, r4, #3
    86fc:	0768      	lsls	r0, r5, #29
    86fe:	4310      	orrs	r0, r2
    8700:	2201      	movs	r2, #1
    8702:	026c      	lsls	r4, r5, #9
    8704:	055b      	lsls	r3, r3, #21
    8706:	400a      	ands	r2, r1
    8708:	4680      	mov	r8, r0
    870a:	0b24      	lsrs	r4, r4, #12
    870c:	0d5b      	lsrs	r3, r3, #21
    870e:	4691      	mov	r9, r2
    8710:	e67b      	b.n	840a <__aeabi_dmul+0xca>
    8712:	46da      	mov	sl, fp
    8714:	4690      	mov	r8, r2
    8716:	1c1d      	adds	r5, r3, #0
    8718:	e669      	b.n	83ee <__aeabi_dmul+0xae>
    871a:	2480      	movs	r4, #128	; 0x80
    871c:	0324      	lsls	r4, r4, #12
    871e:	4657      	mov	r7, sl
    8720:	4227      	tst	r7, r4
    8722:	d11c      	bne.n	875e <__aeabi_dmul+0x41e>
    8724:	433c      	orrs	r4, r7
    8726:	0324      	lsls	r4, r4, #12
    8728:	0b24      	lsrs	r4, r4, #12
    872a:	4b48      	ldr	r3, [pc, #288]	; (884c <__aeabi_dmul+0x50c>)
    872c:	e66d      	b.n	840a <__aeabi_dmul+0xca>
    872e:	1c03      	adds	r3, r0, #0
    8730:	3b28      	subs	r3, #40	; 0x28
    8732:	1c31      	adds	r1, r6, #0
    8734:	4099      	lsls	r1, r3
    8736:	468b      	mov	fp, r1
    8738:	2200      	movs	r2, #0
    873a:	e6c3      	b.n	84c4 <__aeabi_dmul+0x184>
    873c:	1c30      	adds	r0, r6, #0
    873e:	f000 fcf5 	bl	912c <__clzsi2>
    8742:	3020      	adds	r0, #32
    8744:	e6ad      	b.n	84a2 <__aeabi_dmul+0x162>
    8746:	3b28      	subs	r3, #40	; 0x28
    8748:	1c21      	adds	r1, r4, #0
    874a:	4099      	lsls	r1, r3
    874c:	2200      	movs	r2, #0
    874e:	468a      	mov	sl, r1
    8750:	4690      	mov	r8, r2
    8752:	e68e      	b.n	8472 <__aeabi_dmul+0x132>
    8754:	1c20      	adds	r0, r4, #0
    8756:	f000 fce9 	bl	912c <__clzsi2>
    875a:	3020      	adds	r0, #32
    875c:	e678      	b.n	8450 <__aeabi_dmul+0x110>
    875e:	4658      	mov	r0, fp
    8760:	4220      	tst	r0, r4
    8762:	d107      	bne.n	8774 <__aeabi_dmul+0x434>
    8764:	4304      	orrs	r4, r0
    8766:	9903      	ldr	r1, [sp, #12]
    8768:	0324      	lsls	r4, r4, #12
    876a:	0b24      	lsrs	r4, r4, #12
    876c:	4689      	mov	r9, r1
    876e:	4690      	mov	r8, r2
    8770:	4b36      	ldr	r3, [pc, #216]	; (884c <__aeabi_dmul+0x50c>)
    8772:	e64a      	b.n	840a <__aeabi_dmul+0xca>
    8774:	433c      	orrs	r4, r7
    8776:	0324      	lsls	r4, r4, #12
    8778:	0b24      	lsrs	r4, r4, #12
    877a:	4b34      	ldr	r3, [pc, #208]	; (884c <__aeabi_dmul+0x50c>)
    877c:	e645      	b.n	840a <__aeabi_dmul+0xca>
    877e:	4b34      	ldr	r3, [pc, #208]	; (8850 <__aeabi_dmul+0x510>)
    8780:	9e04      	ldr	r6, [sp, #16]
    8782:	1b9b      	subs	r3, r3, r6
    8784:	2b38      	cmp	r3, #56	; 0x38
    8786:	dd06      	ble.n	8796 <__aeabi_dmul+0x456>
    8788:	2301      	movs	r3, #1
    878a:	400b      	ands	r3, r1
    878c:	2400      	movs	r4, #0
    878e:	4699      	mov	r9, r3
    8790:	46a0      	mov	r8, r4
    8792:	2300      	movs	r3, #0
    8794:	e639      	b.n	840a <__aeabi_dmul+0xca>
    8796:	2b1f      	cmp	r3, #31
    8798:	dc25      	bgt.n	87e6 <__aeabi_dmul+0x4a6>
    879a:	9c04      	ldr	r4, [sp, #16]
    879c:	4d2d      	ldr	r5, [pc, #180]	; (8854 <__aeabi_dmul+0x514>)
    879e:	4646      	mov	r6, r8
    87a0:	1960      	adds	r0, r4, r5
    87a2:	4652      	mov	r2, sl
    87a4:	4644      	mov	r4, r8
    87a6:	4086      	lsls	r6, r0
    87a8:	40dc      	lsrs	r4, r3
    87aa:	4082      	lsls	r2, r0
    87ac:	4657      	mov	r7, sl
    87ae:	1c30      	adds	r0, r6, #0
    87b0:	4322      	orrs	r2, r4
    87b2:	40df      	lsrs	r7, r3
    87b4:	1e44      	subs	r4, r0, #1
    87b6:	41a0      	sbcs	r0, r4
    87b8:	4302      	orrs	r2, r0
    87ba:	1c3b      	adds	r3, r7, #0
    87bc:	0754      	lsls	r4, r2, #29
    87be:	d009      	beq.n	87d4 <__aeabi_dmul+0x494>
    87c0:	200f      	movs	r0, #15
    87c2:	4010      	ands	r0, r2
    87c4:	2804      	cmp	r0, #4
    87c6:	d005      	beq.n	87d4 <__aeabi_dmul+0x494>
    87c8:	1d10      	adds	r0, r2, #4
    87ca:	4290      	cmp	r0, r2
    87cc:	4192      	sbcs	r2, r2
    87ce:	4252      	negs	r2, r2
    87d0:	189b      	adds	r3, r3, r2
    87d2:	1c02      	adds	r2, r0, #0
    87d4:	021d      	lsls	r5, r3, #8
    87d6:	d51a      	bpl.n	880e <__aeabi_dmul+0x4ce>
    87d8:	2301      	movs	r3, #1
    87da:	400b      	ands	r3, r1
    87dc:	2400      	movs	r4, #0
    87de:	4699      	mov	r9, r3
    87e0:	46a0      	mov	r8, r4
    87e2:	2301      	movs	r3, #1
    87e4:	e611      	b.n	840a <__aeabi_dmul+0xca>
    87e6:	481c      	ldr	r0, [pc, #112]	; (8858 <__aeabi_dmul+0x518>)
    87e8:	9c04      	ldr	r4, [sp, #16]
    87ea:	4655      	mov	r5, sl
    87ec:	1b00      	subs	r0, r0, r4
    87ee:	40c5      	lsrs	r5, r0
    87f0:	1c28      	adds	r0, r5, #0
    87f2:	2b20      	cmp	r3, #32
    87f4:	d016      	beq.n	8824 <__aeabi_dmul+0x4e4>
    87f6:	4e19      	ldr	r6, [pc, #100]	; (885c <__aeabi_dmul+0x51c>)
    87f8:	4657      	mov	r7, sl
    87fa:	19a2      	adds	r2, r4, r6
    87fc:	4097      	lsls	r7, r2
    87fe:	1c3a      	adds	r2, r7, #0
    8800:	4643      	mov	r3, r8
    8802:	431a      	orrs	r2, r3
    8804:	1e53      	subs	r3, r2, #1
    8806:	419a      	sbcs	r2, r3
    8808:	4302      	orrs	r2, r0
    880a:	2300      	movs	r3, #0
    880c:	e7d6      	b.n	87bc <__aeabi_dmul+0x47c>
    880e:	0758      	lsls	r0, r3, #29
    8810:	025b      	lsls	r3, r3, #9
    8812:	08d2      	lsrs	r2, r2, #3
    8814:	0b1c      	lsrs	r4, r3, #12
    8816:	2301      	movs	r3, #1
    8818:	400b      	ands	r3, r1
    881a:	4310      	orrs	r0, r2
    881c:	4699      	mov	r9, r3
    881e:	4680      	mov	r8, r0
    8820:	2300      	movs	r3, #0
    8822:	e5f2      	b.n	840a <__aeabi_dmul+0xca>
    8824:	2200      	movs	r2, #0
    8826:	e7eb      	b.n	8800 <__aeabi_dmul+0x4c0>
    8828:	2480      	movs	r4, #128	; 0x80
    882a:	0324      	lsls	r4, r4, #12
    882c:	4650      	mov	r0, sl
    882e:	2301      	movs	r3, #1
    8830:	4304      	orrs	r4, r0
    8832:	4019      	ands	r1, r3
    8834:	0324      	lsls	r4, r4, #12
    8836:	0b24      	lsrs	r4, r4, #12
    8838:	4689      	mov	r9, r1
    883a:	4b04      	ldr	r3, [pc, #16]	; (884c <__aeabi_dmul+0x50c>)
    883c:	e5e5      	b.n	840a <__aeabi_dmul+0xca>
    883e:	46c0      	nop			; (mov r8, r8)
    8840:	000003ff 	.word	0x000003ff
    8844:	feffffff 	.word	0xfeffffff
    8848:	000007fe 	.word	0x000007fe
    884c:	000007ff 	.word	0x000007ff
    8850:	fffffc02 	.word	0xfffffc02
    8854:	0000041e 	.word	0x0000041e
    8858:	fffffbe2 	.word	0xfffffbe2
    885c:	0000043e 	.word	0x0000043e

00008860 <__aeabi_dsub>:
    8860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8862:	465f      	mov	r7, fp
    8864:	4656      	mov	r6, sl
    8866:	4644      	mov	r4, r8
    8868:	464d      	mov	r5, r9
    886a:	b4f0      	push	{r4, r5, r6, r7}
    886c:	030c      	lsls	r4, r1, #12
    886e:	004d      	lsls	r5, r1, #1
    8870:	0fcf      	lsrs	r7, r1, #31
    8872:	0a61      	lsrs	r1, r4, #9
    8874:	0f44      	lsrs	r4, r0, #29
    8876:	4321      	orrs	r1, r4
    8878:	00c4      	lsls	r4, r0, #3
    887a:	0318      	lsls	r0, r3, #12
    887c:	0fde      	lsrs	r6, r3, #31
    887e:	4680      	mov	r8, r0
    8880:	46b4      	mov	ip, r6
    8882:	4646      	mov	r6, r8
    8884:	0058      	lsls	r0, r3, #1
    8886:	0a76      	lsrs	r6, r6, #9
    8888:	0f53      	lsrs	r3, r2, #29
    888a:	4333      	orrs	r3, r6
    888c:	00d6      	lsls	r6, r2, #3
    888e:	4ad1      	ldr	r2, [pc, #836]	; (8bd4 <__aeabi_dsub+0x374>)
    8890:	0d6d      	lsrs	r5, r5, #21
    8892:	46ba      	mov	sl, r7
    8894:	0d40      	lsrs	r0, r0, #21
    8896:	46b3      	mov	fp, r6
    8898:	4290      	cmp	r0, r2
    889a:	d100      	bne.n	889e <__aeabi_dsub+0x3e>
    889c:	e0f5      	b.n	8a8a <__aeabi_dsub+0x22a>
    889e:	4662      	mov	r2, ip
    88a0:	2601      	movs	r6, #1
    88a2:	4072      	eors	r2, r6
    88a4:	4694      	mov	ip, r2
    88a6:	4567      	cmp	r7, ip
    88a8:	d100      	bne.n	88ac <__aeabi_dsub+0x4c>
    88aa:	e0ab      	b.n	8a04 <__aeabi_dsub+0x1a4>
    88ac:	1a2f      	subs	r7, r5, r0
    88ae:	2f00      	cmp	r7, #0
    88b0:	dc00      	bgt.n	88b4 <__aeabi_dsub+0x54>
    88b2:	e111      	b.n	8ad8 <__aeabi_dsub+0x278>
    88b4:	2800      	cmp	r0, #0
    88b6:	d13e      	bne.n	8936 <__aeabi_dsub+0xd6>
    88b8:	4658      	mov	r0, fp
    88ba:	4318      	orrs	r0, r3
    88bc:	d000      	beq.n	88c0 <__aeabi_dsub+0x60>
    88be:	e0f1      	b.n	8aa4 <__aeabi_dsub+0x244>
    88c0:	0760      	lsls	r0, r4, #29
    88c2:	d100      	bne.n	88c6 <__aeabi_dsub+0x66>
    88c4:	e097      	b.n	89f6 <__aeabi_dsub+0x196>
    88c6:	230f      	movs	r3, #15
    88c8:	4023      	ands	r3, r4
    88ca:	2b04      	cmp	r3, #4
    88cc:	d100      	bne.n	88d0 <__aeabi_dsub+0x70>
    88ce:	e122      	b.n	8b16 <__aeabi_dsub+0x2b6>
    88d0:	1d22      	adds	r2, r4, #4
    88d2:	42a2      	cmp	r2, r4
    88d4:	41a4      	sbcs	r4, r4
    88d6:	4264      	negs	r4, r4
    88d8:	2380      	movs	r3, #128	; 0x80
    88da:	1909      	adds	r1, r1, r4
    88dc:	041b      	lsls	r3, r3, #16
    88de:	2701      	movs	r7, #1
    88e0:	4650      	mov	r0, sl
    88e2:	400b      	ands	r3, r1
    88e4:	4007      	ands	r7, r0
    88e6:	1c14      	adds	r4, r2, #0
    88e8:	2b00      	cmp	r3, #0
    88ea:	d100      	bne.n	88ee <__aeabi_dsub+0x8e>
    88ec:	e079      	b.n	89e2 <__aeabi_dsub+0x182>
    88ee:	4bb9      	ldr	r3, [pc, #740]	; (8bd4 <__aeabi_dsub+0x374>)
    88f0:	3501      	adds	r5, #1
    88f2:	429d      	cmp	r5, r3
    88f4:	d100      	bne.n	88f8 <__aeabi_dsub+0x98>
    88f6:	e10b      	b.n	8b10 <__aeabi_dsub+0x2b0>
    88f8:	4bb7      	ldr	r3, [pc, #732]	; (8bd8 <__aeabi_dsub+0x378>)
    88fa:	08e4      	lsrs	r4, r4, #3
    88fc:	4019      	ands	r1, r3
    88fe:	0748      	lsls	r0, r1, #29
    8900:	0249      	lsls	r1, r1, #9
    8902:	4304      	orrs	r4, r0
    8904:	0b0b      	lsrs	r3, r1, #12
    8906:	2000      	movs	r0, #0
    8908:	2100      	movs	r1, #0
    890a:	031b      	lsls	r3, r3, #12
    890c:	0b1a      	lsrs	r2, r3, #12
    890e:	0d0b      	lsrs	r3, r1, #20
    8910:	056d      	lsls	r5, r5, #21
    8912:	051b      	lsls	r3, r3, #20
    8914:	4313      	orrs	r3, r2
    8916:	086a      	lsrs	r2, r5, #1
    8918:	4db0      	ldr	r5, [pc, #704]	; (8bdc <__aeabi_dsub+0x37c>)
    891a:	07ff      	lsls	r7, r7, #31
    891c:	401d      	ands	r5, r3
    891e:	4315      	orrs	r5, r2
    8920:	006d      	lsls	r5, r5, #1
    8922:	086d      	lsrs	r5, r5, #1
    8924:	1c29      	adds	r1, r5, #0
    8926:	4339      	orrs	r1, r7
    8928:	1c20      	adds	r0, r4, #0
    892a:	bc3c      	pop	{r2, r3, r4, r5}
    892c:	4690      	mov	r8, r2
    892e:	4699      	mov	r9, r3
    8930:	46a2      	mov	sl, r4
    8932:	46ab      	mov	fp, r5
    8934:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8936:	48a7      	ldr	r0, [pc, #668]	; (8bd4 <__aeabi_dsub+0x374>)
    8938:	4285      	cmp	r5, r0
    893a:	d0c1      	beq.n	88c0 <__aeabi_dsub+0x60>
    893c:	2080      	movs	r0, #128	; 0x80
    893e:	0400      	lsls	r0, r0, #16
    8940:	4303      	orrs	r3, r0
    8942:	2f38      	cmp	r7, #56	; 0x38
    8944:	dd00      	ble.n	8948 <__aeabi_dsub+0xe8>
    8946:	e0fd      	b.n	8b44 <__aeabi_dsub+0x2e4>
    8948:	2f1f      	cmp	r7, #31
    894a:	dd00      	ble.n	894e <__aeabi_dsub+0xee>
    894c:	e131      	b.n	8bb2 <__aeabi_dsub+0x352>
    894e:	2020      	movs	r0, #32
    8950:	1bc0      	subs	r0, r0, r7
    8952:	1c1a      	adds	r2, r3, #0
    8954:	465e      	mov	r6, fp
    8956:	4082      	lsls	r2, r0
    8958:	40fe      	lsrs	r6, r7
    895a:	4332      	orrs	r2, r6
    895c:	4694      	mov	ip, r2
    895e:	465a      	mov	r2, fp
    8960:	4082      	lsls	r2, r0
    8962:	1c10      	adds	r0, r2, #0
    8964:	1e42      	subs	r2, r0, #1
    8966:	4190      	sbcs	r0, r2
    8968:	40fb      	lsrs	r3, r7
    896a:	4662      	mov	r2, ip
    896c:	4302      	orrs	r2, r0
    896e:	1c1f      	adds	r7, r3, #0
    8970:	1aa2      	subs	r2, r4, r2
    8972:	4294      	cmp	r4, r2
    8974:	41a4      	sbcs	r4, r4
    8976:	4264      	negs	r4, r4
    8978:	1bc9      	subs	r1, r1, r7
    897a:	1b09      	subs	r1, r1, r4
    897c:	1c14      	adds	r4, r2, #0
    897e:	020a      	lsls	r2, r1, #8
    8980:	d59e      	bpl.n	88c0 <__aeabi_dsub+0x60>
    8982:	0249      	lsls	r1, r1, #9
    8984:	0a4f      	lsrs	r7, r1, #9
    8986:	2f00      	cmp	r7, #0
    8988:	d100      	bne.n	898c <__aeabi_dsub+0x12c>
    898a:	e0d6      	b.n	8b3a <__aeabi_dsub+0x2da>
    898c:	1c38      	adds	r0, r7, #0
    898e:	f000 fbcd 	bl	912c <__clzsi2>
    8992:	1c02      	adds	r2, r0, #0
    8994:	3a08      	subs	r2, #8
    8996:	2a1f      	cmp	r2, #31
    8998:	dd00      	ble.n	899c <__aeabi_dsub+0x13c>
    899a:	e0c3      	b.n	8b24 <__aeabi_dsub+0x2c4>
    899c:	2128      	movs	r1, #40	; 0x28
    899e:	1c23      	adds	r3, r4, #0
    89a0:	1a09      	subs	r1, r1, r0
    89a2:	4097      	lsls	r7, r2
    89a4:	40cb      	lsrs	r3, r1
    89a6:	431f      	orrs	r7, r3
    89a8:	4094      	lsls	r4, r2
    89aa:	4295      	cmp	r5, r2
    89ac:	dd00      	ble.n	89b0 <__aeabi_dsub+0x150>
    89ae:	e0c0      	b.n	8b32 <__aeabi_dsub+0x2d2>
    89b0:	1b55      	subs	r5, r2, r5
    89b2:	1c69      	adds	r1, r5, #1
    89b4:	291f      	cmp	r1, #31
    89b6:	dd00      	ble.n	89ba <__aeabi_dsub+0x15a>
    89b8:	e0ea      	b.n	8b90 <__aeabi_dsub+0x330>
    89ba:	221f      	movs	r2, #31
    89bc:	1b55      	subs	r5, r2, r5
    89be:	1c3b      	adds	r3, r7, #0
    89c0:	1c22      	adds	r2, r4, #0
    89c2:	40ab      	lsls	r3, r5
    89c4:	40ca      	lsrs	r2, r1
    89c6:	40ac      	lsls	r4, r5
    89c8:	1e65      	subs	r5, r4, #1
    89ca:	41ac      	sbcs	r4, r5
    89cc:	4313      	orrs	r3, r2
    89ce:	40cf      	lsrs	r7, r1
    89d0:	431c      	orrs	r4, r3
    89d2:	1c39      	adds	r1, r7, #0
    89d4:	2500      	movs	r5, #0
    89d6:	e773      	b.n	88c0 <__aeabi_dsub+0x60>
    89d8:	2180      	movs	r1, #128	; 0x80
    89da:	4d7e      	ldr	r5, [pc, #504]	; (8bd4 <__aeabi_dsub+0x374>)
    89dc:	2700      	movs	r7, #0
    89de:	03c9      	lsls	r1, r1, #15
    89e0:	2400      	movs	r4, #0
    89e2:	4b7c      	ldr	r3, [pc, #496]	; (8bd4 <__aeabi_dsub+0x374>)
    89e4:	0748      	lsls	r0, r1, #29
    89e6:	08e4      	lsrs	r4, r4, #3
    89e8:	4304      	orrs	r4, r0
    89ea:	08c9      	lsrs	r1, r1, #3
    89ec:	429d      	cmp	r5, r3
    89ee:	d050      	beq.n	8a92 <__aeabi_dsub+0x232>
    89f0:	0309      	lsls	r1, r1, #12
    89f2:	0b0b      	lsrs	r3, r1, #12
    89f4:	e787      	b.n	8906 <__aeabi_dsub+0xa6>
    89f6:	2380      	movs	r3, #128	; 0x80
    89f8:	041b      	lsls	r3, r3, #16
    89fa:	2701      	movs	r7, #1
    89fc:	4652      	mov	r2, sl
    89fe:	400b      	ands	r3, r1
    8a00:	4017      	ands	r7, r2
    8a02:	e771      	b.n	88e8 <__aeabi_dsub+0x88>
    8a04:	1a2a      	subs	r2, r5, r0
    8a06:	4694      	mov	ip, r2
    8a08:	2a00      	cmp	r2, #0
    8a0a:	dc00      	bgt.n	8a0e <__aeabi_dsub+0x1ae>
    8a0c:	e0a1      	b.n	8b52 <__aeabi_dsub+0x2f2>
    8a0e:	2800      	cmp	r0, #0
    8a10:	d054      	beq.n	8abc <__aeabi_dsub+0x25c>
    8a12:	4870      	ldr	r0, [pc, #448]	; (8bd4 <__aeabi_dsub+0x374>)
    8a14:	4285      	cmp	r5, r0
    8a16:	d100      	bne.n	8a1a <__aeabi_dsub+0x1ba>
    8a18:	e752      	b.n	88c0 <__aeabi_dsub+0x60>
    8a1a:	2080      	movs	r0, #128	; 0x80
    8a1c:	0400      	lsls	r0, r0, #16
    8a1e:	4303      	orrs	r3, r0
    8a20:	4660      	mov	r0, ip
    8a22:	2838      	cmp	r0, #56	; 0x38
    8a24:	dd00      	ble.n	8a28 <__aeabi_dsub+0x1c8>
    8a26:	e10e      	b.n	8c46 <__aeabi_dsub+0x3e6>
    8a28:	281f      	cmp	r0, #31
    8a2a:	dd00      	ble.n	8a2e <__aeabi_dsub+0x1ce>
    8a2c:	e157      	b.n	8cde <__aeabi_dsub+0x47e>
    8a2e:	4662      	mov	r2, ip
    8a30:	2020      	movs	r0, #32
    8a32:	1a80      	subs	r0, r0, r2
    8a34:	1c1e      	adds	r6, r3, #0
    8a36:	4086      	lsls	r6, r0
    8a38:	46b1      	mov	r9, r6
    8a3a:	465e      	mov	r6, fp
    8a3c:	40d6      	lsrs	r6, r2
    8a3e:	464a      	mov	r2, r9
    8a40:	4332      	orrs	r2, r6
    8a42:	465e      	mov	r6, fp
    8a44:	4086      	lsls	r6, r0
    8a46:	4690      	mov	r8, r2
    8a48:	1c30      	adds	r0, r6, #0
    8a4a:	1e42      	subs	r2, r0, #1
    8a4c:	4190      	sbcs	r0, r2
    8a4e:	4642      	mov	r2, r8
    8a50:	4302      	orrs	r2, r0
    8a52:	4660      	mov	r0, ip
    8a54:	40c3      	lsrs	r3, r0
    8a56:	1912      	adds	r2, r2, r4
    8a58:	42a2      	cmp	r2, r4
    8a5a:	41a4      	sbcs	r4, r4
    8a5c:	4264      	negs	r4, r4
    8a5e:	1859      	adds	r1, r3, r1
    8a60:	1909      	adds	r1, r1, r4
    8a62:	1c14      	adds	r4, r2, #0
    8a64:	0208      	lsls	r0, r1, #8
    8a66:	d400      	bmi.n	8a6a <__aeabi_dsub+0x20a>
    8a68:	e72a      	b.n	88c0 <__aeabi_dsub+0x60>
    8a6a:	4b5a      	ldr	r3, [pc, #360]	; (8bd4 <__aeabi_dsub+0x374>)
    8a6c:	3501      	adds	r5, #1
    8a6e:	429d      	cmp	r5, r3
    8a70:	d100      	bne.n	8a74 <__aeabi_dsub+0x214>
    8a72:	e131      	b.n	8cd8 <__aeabi_dsub+0x478>
    8a74:	4b58      	ldr	r3, [pc, #352]	; (8bd8 <__aeabi_dsub+0x378>)
    8a76:	0860      	lsrs	r0, r4, #1
    8a78:	4019      	ands	r1, r3
    8a7a:	2301      	movs	r3, #1
    8a7c:	4023      	ands	r3, r4
    8a7e:	1c1c      	adds	r4, r3, #0
    8a80:	4304      	orrs	r4, r0
    8a82:	07cb      	lsls	r3, r1, #31
    8a84:	431c      	orrs	r4, r3
    8a86:	0849      	lsrs	r1, r1, #1
    8a88:	e71a      	b.n	88c0 <__aeabi_dsub+0x60>
    8a8a:	431e      	orrs	r6, r3
    8a8c:	d000      	beq.n	8a90 <__aeabi_dsub+0x230>
    8a8e:	e70a      	b.n	88a6 <__aeabi_dsub+0x46>
    8a90:	e705      	b.n	889e <__aeabi_dsub+0x3e>
    8a92:	1c23      	adds	r3, r4, #0
    8a94:	430b      	orrs	r3, r1
    8a96:	d03b      	beq.n	8b10 <__aeabi_dsub+0x2b0>
    8a98:	2380      	movs	r3, #128	; 0x80
    8a9a:	031b      	lsls	r3, r3, #12
    8a9c:	430b      	orrs	r3, r1
    8a9e:	031b      	lsls	r3, r3, #12
    8aa0:	0b1b      	lsrs	r3, r3, #12
    8aa2:	e730      	b.n	8906 <__aeabi_dsub+0xa6>
    8aa4:	3f01      	subs	r7, #1
    8aa6:	2f00      	cmp	r7, #0
    8aa8:	d16d      	bne.n	8b86 <__aeabi_dsub+0x326>
    8aaa:	465e      	mov	r6, fp
    8aac:	1ba2      	subs	r2, r4, r6
    8aae:	4294      	cmp	r4, r2
    8ab0:	41a4      	sbcs	r4, r4
    8ab2:	4264      	negs	r4, r4
    8ab4:	1ac9      	subs	r1, r1, r3
    8ab6:	1b09      	subs	r1, r1, r4
    8ab8:	1c14      	adds	r4, r2, #0
    8aba:	e760      	b.n	897e <__aeabi_dsub+0x11e>
    8abc:	4658      	mov	r0, fp
    8abe:	4318      	orrs	r0, r3
    8ac0:	d100      	bne.n	8ac4 <__aeabi_dsub+0x264>
    8ac2:	e6fd      	b.n	88c0 <__aeabi_dsub+0x60>
    8ac4:	2601      	movs	r6, #1
    8ac6:	4276      	negs	r6, r6
    8ac8:	44b4      	add	ip, r6
    8aca:	4660      	mov	r0, ip
    8acc:	2800      	cmp	r0, #0
    8ace:	d000      	beq.n	8ad2 <__aeabi_dsub+0x272>
    8ad0:	e0d0      	b.n	8c74 <__aeabi_dsub+0x414>
    8ad2:	465e      	mov	r6, fp
    8ad4:	1932      	adds	r2, r6, r4
    8ad6:	e7bf      	b.n	8a58 <__aeabi_dsub+0x1f8>
    8ad8:	2f00      	cmp	r7, #0
    8ada:	d000      	beq.n	8ade <__aeabi_dsub+0x27e>
    8adc:	e080      	b.n	8be0 <__aeabi_dsub+0x380>
    8ade:	1c68      	adds	r0, r5, #1
    8ae0:	0540      	lsls	r0, r0, #21
    8ae2:	0d40      	lsrs	r0, r0, #21
    8ae4:	2801      	cmp	r0, #1
    8ae6:	dc00      	bgt.n	8aea <__aeabi_dsub+0x28a>
    8ae8:	e0e8      	b.n	8cbc <__aeabi_dsub+0x45c>
    8aea:	465a      	mov	r2, fp
    8aec:	1aa2      	subs	r2, r4, r2
    8aee:	4294      	cmp	r4, r2
    8af0:	41bf      	sbcs	r7, r7
    8af2:	1ac8      	subs	r0, r1, r3
    8af4:	427f      	negs	r7, r7
    8af6:	1bc7      	subs	r7, r0, r7
    8af8:	023e      	lsls	r6, r7, #8
    8afa:	d400      	bmi.n	8afe <__aeabi_dsub+0x29e>
    8afc:	e098      	b.n	8c30 <__aeabi_dsub+0x3d0>
    8afe:	4658      	mov	r0, fp
    8b00:	1b04      	subs	r4, r0, r4
    8b02:	45a3      	cmp	fp, r4
    8b04:	4192      	sbcs	r2, r2
    8b06:	1a59      	subs	r1, r3, r1
    8b08:	4252      	negs	r2, r2
    8b0a:	1a8f      	subs	r7, r1, r2
    8b0c:	46e2      	mov	sl, ip
    8b0e:	e73a      	b.n	8986 <__aeabi_dsub+0x126>
    8b10:	2300      	movs	r3, #0
    8b12:	2400      	movs	r4, #0
    8b14:	e6f7      	b.n	8906 <__aeabi_dsub+0xa6>
    8b16:	2380      	movs	r3, #128	; 0x80
    8b18:	041b      	lsls	r3, r3, #16
    8b1a:	2701      	movs	r7, #1
    8b1c:	4656      	mov	r6, sl
    8b1e:	400b      	ands	r3, r1
    8b20:	4037      	ands	r7, r6
    8b22:	e6e1      	b.n	88e8 <__aeabi_dsub+0x88>
    8b24:	1c27      	adds	r7, r4, #0
    8b26:	3828      	subs	r0, #40	; 0x28
    8b28:	4087      	lsls	r7, r0
    8b2a:	2400      	movs	r4, #0
    8b2c:	4295      	cmp	r5, r2
    8b2e:	dc00      	bgt.n	8b32 <__aeabi_dsub+0x2d2>
    8b30:	e73e      	b.n	89b0 <__aeabi_dsub+0x150>
    8b32:	4929      	ldr	r1, [pc, #164]	; (8bd8 <__aeabi_dsub+0x378>)
    8b34:	1aad      	subs	r5, r5, r2
    8b36:	4039      	ands	r1, r7
    8b38:	e6c2      	b.n	88c0 <__aeabi_dsub+0x60>
    8b3a:	1c20      	adds	r0, r4, #0
    8b3c:	f000 faf6 	bl	912c <__clzsi2>
    8b40:	3020      	adds	r0, #32
    8b42:	e726      	b.n	8992 <__aeabi_dsub+0x132>
    8b44:	465a      	mov	r2, fp
    8b46:	431a      	orrs	r2, r3
    8b48:	1e53      	subs	r3, r2, #1
    8b4a:	419a      	sbcs	r2, r3
    8b4c:	b2d2      	uxtb	r2, r2
    8b4e:	2700      	movs	r7, #0
    8b50:	e70e      	b.n	8970 <__aeabi_dsub+0x110>
    8b52:	2a00      	cmp	r2, #0
    8b54:	d000      	beq.n	8b58 <__aeabi_dsub+0x2f8>
    8b56:	e0de      	b.n	8d16 <__aeabi_dsub+0x4b6>
    8b58:	1c68      	adds	r0, r5, #1
    8b5a:	0546      	lsls	r6, r0, #21
    8b5c:	0d76      	lsrs	r6, r6, #21
    8b5e:	2e01      	cmp	r6, #1
    8b60:	dc00      	bgt.n	8b64 <__aeabi_dsub+0x304>
    8b62:	e090      	b.n	8c86 <__aeabi_dsub+0x426>
    8b64:	4d1b      	ldr	r5, [pc, #108]	; (8bd4 <__aeabi_dsub+0x374>)
    8b66:	42a8      	cmp	r0, r5
    8b68:	d100      	bne.n	8b6c <__aeabi_dsub+0x30c>
    8b6a:	e0f5      	b.n	8d58 <__aeabi_dsub+0x4f8>
    8b6c:	465e      	mov	r6, fp
    8b6e:	1932      	adds	r2, r6, r4
    8b70:	42a2      	cmp	r2, r4
    8b72:	41a4      	sbcs	r4, r4
    8b74:	4264      	negs	r4, r4
    8b76:	1859      	adds	r1, r3, r1
    8b78:	1909      	adds	r1, r1, r4
    8b7a:	07cc      	lsls	r4, r1, #31
    8b7c:	0852      	lsrs	r2, r2, #1
    8b7e:	4314      	orrs	r4, r2
    8b80:	0849      	lsrs	r1, r1, #1
    8b82:	1c05      	adds	r5, r0, #0
    8b84:	e69c      	b.n	88c0 <__aeabi_dsub+0x60>
    8b86:	4813      	ldr	r0, [pc, #76]	; (8bd4 <__aeabi_dsub+0x374>)
    8b88:	4285      	cmp	r5, r0
    8b8a:	d000      	beq.n	8b8e <__aeabi_dsub+0x32e>
    8b8c:	e6d9      	b.n	8942 <__aeabi_dsub+0xe2>
    8b8e:	e697      	b.n	88c0 <__aeabi_dsub+0x60>
    8b90:	1c2b      	adds	r3, r5, #0
    8b92:	3b1f      	subs	r3, #31
    8b94:	1c3e      	adds	r6, r7, #0
    8b96:	40de      	lsrs	r6, r3
    8b98:	1c33      	adds	r3, r6, #0
    8b9a:	2920      	cmp	r1, #32
    8b9c:	d06f      	beq.n	8c7e <__aeabi_dsub+0x41e>
    8b9e:	223f      	movs	r2, #63	; 0x3f
    8ba0:	1b55      	subs	r5, r2, r5
    8ba2:	40af      	lsls	r7, r5
    8ba4:	433c      	orrs	r4, r7
    8ba6:	1e60      	subs	r0, r4, #1
    8ba8:	4184      	sbcs	r4, r0
    8baa:	431c      	orrs	r4, r3
    8bac:	2100      	movs	r1, #0
    8bae:	2500      	movs	r5, #0
    8bb0:	e686      	b.n	88c0 <__aeabi_dsub+0x60>
    8bb2:	1c38      	adds	r0, r7, #0
    8bb4:	3820      	subs	r0, #32
    8bb6:	1c1e      	adds	r6, r3, #0
    8bb8:	40c6      	lsrs	r6, r0
    8bba:	1c30      	adds	r0, r6, #0
    8bbc:	2f20      	cmp	r7, #32
    8bbe:	d060      	beq.n	8c82 <__aeabi_dsub+0x422>
    8bc0:	2240      	movs	r2, #64	; 0x40
    8bc2:	1bd7      	subs	r7, r2, r7
    8bc4:	40bb      	lsls	r3, r7
    8bc6:	465a      	mov	r2, fp
    8bc8:	431a      	orrs	r2, r3
    8bca:	1e53      	subs	r3, r2, #1
    8bcc:	419a      	sbcs	r2, r3
    8bce:	4302      	orrs	r2, r0
    8bd0:	2700      	movs	r7, #0
    8bd2:	e6cd      	b.n	8970 <__aeabi_dsub+0x110>
    8bd4:	000007ff 	.word	0x000007ff
    8bd8:	ff7fffff 	.word	0xff7fffff
    8bdc:	800fffff 	.word	0x800fffff
    8be0:	2d00      	cmp	r5, #0
    8be2:	d037      	beq.n	8c54 <__aeabi_dsub+0x3f4>
    8be4:	4db6      	ldr	r5, [pc, #728]	; (8ec0 <__aeabi_dsub+0x660>)
    8be6:	42a8      	cmp	r0, r5
    8be8:	d100      	bne.n	8bec <__aeabi_dsub+0x38c>
    8bea:	e08f      	b.n	8d0c <__aeabi_dsub+0x4ac>
    8bec:	2580      	movs	r5, #128	; 0x80
    8bee:	042d      	lsls	r5, r5, #16
    8bf0:	427f      	negs	r7, r7
    8bf2:	4329      	orrs	r1, r5
    8bf4:	2f38      	cmp	r7, #56	; 0x38
    8bf6:	dd00      	ble.n	8bfa <__aeabi_dsub+0x39a>
    8bf8:	e0a8      	b.n	8d4c <__aeabi_dsub+0x4ec>
    8bfa:	2f1f      	cmp	r7, #31
    8bfc:	dd00      	ble.n	8c00 <__aeabi_dsub+0x3a0>
    8bfe:	e124      	b.n	8e4a <__aeabi_dsub+0x5ea>
    8c00:	2520      	movs	r5, #32
    8c02:	1bed      	subs	r5, r5, r7
    8c04:	1c0e      	adds	r6, r1, #0
    8c06:	40ae      	lsls	r6, r5
    8c08:	46b0      	mov	r8, r6
    8c0a:	1c26      	adds	r6, r4, #0
    8c0c:	40fe      	lsrs	r6, r7
    8c0e:	4642      	mov	r2, r8
    8c10:	40ac      	lsls	r4, r5
    8c12:	4316      	orrs	r6, r2
    8c14:	1e65      	subs	r5, r4, #1
    8c16:	41ac      	sbcs	r4, r5
    8c18:	4334      	orrs	r4, r6
    8c1a:	40f9      	lsrs	r1, r7
    8c1c:	465a      	mov	r2, fp
    8c1e:	1b14      	subs	r4, r2, r4
    8c20:	45a3      	cmp	fp, r4
    8c22:	4192      	sbcs	r2, r2
    8c24:	1a5b      	subs	r3, r3, r1
    8c26:	4252      	negs	r2, r2
    8c28:	1a99      	subs	r1, r3, r2
    8c2a:	1c05      	adds	r5, r0, #0
    8c2c:	46e2      	mov	sl, ip
    8c2e:	e6a6      	b.n	897e <__aeabi_dsub+0x11e>
    8c30:	1c13      	adds	r3, r2, #0
    8c32:	433b      	orrs	r3, r7
    8c34:	1c14      	adds	r4, r2, #0
    8c36:	2b00      	cmp	r3, #0
    8c38:	d000      	beq.n	8c3c <__aeabi_dsub+0x3dc>
    8c3a:	e6a4      	b.n	8986 <__aeabi_dsub+0x126>
    8c3c:	2700      	movs	r7, #0
    8c3e:	2100      	movs	r1, #0
    8c40:	2500      	movs	r5, #0
    8c42:	2400      	movs	r4, #0
    8c44:	e6cd      	b.n	89e2 <__aeabi_dsub+0x182>
    8c46:	465a      	mov	r2, fp
    8c48:	431a      	orrs	r2, r3
    8c4a:	1e53      	subs	r3, r2, #1
    8c4c:	419a      	sbcs	r2, r3
    8c4e:	b2d2      	uxtb	r2, r2
    8c50:	2300      	movs	r3, #0
    8c52:	e700      	b.n	8a56 <__aeabi_dsub+0x1f6>
    8c54:	1c0d      	adds	r5, r1, #0
    8c56:	4325      	orrs	r5, r4
    8c58:	d058      	beq.n	8d0c <__aeabi_dsub+0x4ac>
    8c5a:	43ff      	mvns	r7, r7
    8c5c:	2f00      	cmp	r7, #0
    8c5e:	d151      	bne.n	8d04 <__aeabi_dsub+0x4a4>
    8c60:	465a      	mov	r2, fp
    8c62:	1b14      	subs	r4, r2, r4
    8c64:	45a3      	cmp	fp, r4
    8c66:	4192      	sbcs	r2, r2
    8c68:	1a59      	subs	r1, r3, r1
    8c6a:	4252      	negs	r2, r2
    8c6c:	1a89      	subs	r1, r1, r2
    8c6e:	1c05      	adds	r5, r0, #0
    8c70:	46e2      	mov	sl, ip
    8c72:	e684      	b.n	897e <__aeabi_dsub+0x11e>
    8c74:	4892      	ldr	r0, [pc, #584]	; (8ec0 <__aeabi_dsub+0x660>)
    8c76:	4285      	cmp	r5, r0
    8c78:	d000      	beq.n	8c7c <__aeabi_dsub+0x41c>
    8c7a:	e6d1      	b.n	8a20 <__aeabi_dsub+0x1c0>
    8c7c:	e620      	b.n	88c0 <__aeabi_dsub+0x60>
    8c7e:	2700      	movs	r7, #0
    8c80:	e790      	b.n	8ba4 <__aeabi_dsub+0x344>
    8c82:	2300      	movs	r3, #0
    8c84:	e79f      	b.n	8bc6 <__aeabi_dsub+0x366>
    8c86:	1c08      	adds	r0, r1, #0
    8c88:	4320      	orrs	r0, r4
    8c8a:	2d00      	cmp	r5, #0
    8c8c:	d000      	beq.n	8c90 <__aeabi_dsub+0x430>
    8c8e:	e0c2      	b.n	8e16 <__aeabi_dsub+0x5b6>
    8c90:	2800      	cmp	r0, #0
    8c92:	d100      	bne.n	8c96 <__aeabi_dsub+0x436>
    8c94:	e0ef      	b.n	8e76 <__aeabi_dsub+0x616>
    8c96:	4658      	mov	r0, fp
    8c98:	4318      	orrs	r0, r3
    8c9a:	d100      	bne.n	8c9e <__aeabi_dsub+0x43e>
    8c9c:	e610      	b.n	88c0 <__aeabi_dsub+0x60>
    8c9e:	4658      	mov	r0, fp
    8ca0:	1902      	adds	r2, r0, r4
    8ca2:	42a2      	cmp	r2, r4
    8ca4:	41a4      	sbcs	r4, r4
    8ca6:	4264      	negs	r4, r4
    8ca8:	1859      	adds	r1, r3, r1
    8caa:	1909      	adds	r1, r1, r4
    8cac:	1c14      	adds	r4, r2, #0
    8cae:	020a      	lsls	r2, r1, #8
    8cb0:	d400      	bmi.n	8cb4 <__aeabi_dsub+0x454>
    8cb2:	e605      	b.n	88c0 <__aeabi_dsub+0x60>
    8cb4:	4b83      	ldr	r3, [pc, #524]	; (8ec4 <__aeabi_dsub+0x664>)
    8cb6:	2501      	movs	r5, #1
    8cb8:	4019      	ands	r1, r3
    8cba:	e601      	b.n	88c0 <__aeabi_dsub+0x60>
    8cbc:	1c08      	adds	r0, r1, #0
    8cbe:	4320      	orrs	r0, r4
    8cc0:	2d00      	cmp	r5, #0
    8cc2:	d138      	bne.n	8d36 <__aeabi_dsub+0x4d6>
    8cc4:	2800      	cmp	r0, #0
    8cc6:	d16f      	bne.n	8da8 <__aeabi_dsub+0x548>
    8cc8:	4659      	mov	r1, fp
    8cca:	4319      	orrs	r1, r3
    8ccc:	d003      	beq.n	8cd6 <__aeabi_dsub+0x476>
    8cce:	1c19      	adds	r1, r3, #0
    8cd0:	465c      	mov	r4, fp
    8cd2:	46e2      	mov	sl, ip
    8cd4:	e5f4      	b.n	88c0 <__aeabi_dsub+0x60>
    8cd6:	2700      	movs	r7, #0
    8cd8:	2100      	movs	r1, #0
    8cda:	2400      	movs	r4, #0
    8cdc:	e681      	b.n	89e2 <__aeabi_dsub+0x182>
    8cde:	4660      	mov	r0, ip
    8ce0:	3820      	subs	r0, #32
    8ce2:	1c1a      	adds	r2, r3, #0
    8ce4:	40c2      	lsrs	r2, r0
    8ce6:	4666      	mov	r6, ip
    8ce8:	1c10      	adds	r0, r2, #0
    8cea:	2e20      	cmp	r6, #32
    8cec:	d100      	bne.n	8cf0 <__aeabi_dsub+0x490>
    8cee:	e0aa      	b.n	8e46 <__aeabi_dsub+0x5e6>
    8cf0:	2240      	movs	r2, #64	; 0x40
    8cf2:	1b92      	subs	r2, r2, r6
    8cf4:	4093      	lsls	r3, r2
    8cf6:	465a      	mov	r2, fp
    8cf8:	431a      	orrs	r2, r3
    8cfa:	1e53      	subs	r3, r2, #1
    8cfc:	419a      	sbcs	r2, r3
    8cfe:	4302      	orrs	r2, r0
    8d00:	2300      	movs	r3, #0
    8d02:	e6a8      	b.n	8a56 <__aeabi_dsub+0x1f6>
    8d04:	4d6e      	ldr	r5, [pc, #440]	; (8ec0 <__aeabi_dsub+0x660>)
    8d06:	42a8      	cmp	r0, r5
    8d08:	d000      	beq.n	8d0c <__aeabi_dsub+0x4ac>
    8d0a:	e773      	b.n	8bf4 <__aeabi_dsub+0x394>
    8d0c:	1c19      	adds	r1, r3, #0
    8d0e:	465c      	mov	r4, fp
    8d10:	1c05      	adds	r5, r0, #0
    8d12:	46e2      	mov	sl, ip
    8d14:	e5d4      	b.n	88c0 <__aeabi_dsub+0x60>
    8d16:	2d00      	cmp	r5, #0
    8d18:	d122      	bne.n	8d60 <__aeabi_dsub+0x500>
    8d1a:	1c0d      	adds	r5, r1, #0
    8d1c:	4325      	orrs	r5, r4
    8d1e:	d076      	beq.n	8e0e <__aeabi_dsub+0x5ae>
    8d20:	43d5      	mvns	r5, r2
    8d22:	2d00      	cmp	r5, #0
    8d24:	d170      	bne.n	8e08 <__aeabi_dsub+0x5a8>
    8d26:	445c      	add	r4, fp
    8d28:	455c      	cmp	r4, fp
    8d2a:	4192      	sbcs	r2, r2
    8d2c:	1859      	adds	r1, r3, r1
    8d2e:	4252      	negs	r2, r2
    8d30:	1889      	adds	r1, r1, r2
    8d32:	1c05      	adds	r5, r0, #0
    8d34:	e696      	b.n	8a64 <__aeabi_dsub+0x204>
    8d36:	2800      	cmp	r0, #0
    8d38:	d14c      	bne.n	8dd4 <__aeabi_dsub+0x574>
    8d3a:	4659      	mov	r1, fp
    8d3c:	4319      	orrs	r1, r3
    8d3e:	d100      	bne.n	8d42 <__aeabi_dsub+0x4e2>
    8d40:	e64a      	b.n	89d8 <__aeabi_dsub+0x178>
    8d42:	1c19      	adds	r1, r3, #0
    8d44:	465c      	mov	r4, fp
    8d46:	46e2      	mov	sl, ip
    8d48:	4d5d      	ldr	r5, [pc, #372]	; (8ec0 <__aeabi_dsub+0x660>)
    8d4a:	e5b9      	b.n	88c0 <__aeabi_dsub+0x60>
    8d4c:	430c      	orrs	r4, r1
    8d4e:	1e61      	subs	r1, r4, #1
    8d50:	418c      	sbcs	r4, r1
    8d52:	b2e4      	uxtb	r4, r4
    8d54:	2100      	movs	r1, #0
    8d56:	e761      	b.n	8c1c <__aeabi_dsub+0x3bc>
    8d58:	1c05      	adds	r5, r0, #0
    8d5a:	2100      	movs	r1, #0
    8d5c:	2400      	movs	r4, #0
    8d5e:	e640      	b.n	89e2 <__aeabi_dsub+0x182>
    8d60:	4d57      	ldr	r5, [pc, #348]	; (8ec0 <__aeabi_dsub+0x660>)
    8d62:	42a8      	cmp	r0, r5
    8d64:	d053      	beq.n	8e0e <__aeabi_dsub+0x5ae>
    8d66:	4255      	negs	r5, r2
    8d68:	2280      	movs	r2, #128	; 0x80
    8d6a:	0416      	lsls	r6, r2, #16
    8d6c:	4331      	orrs	r1, r6
    8d6e:	2d38      	cmp	r5, #56	; 0x38
    8d70:	dc7b      	bgt.n	8e6a <__aeabi_dsub+0x60a>
    8d72:	2d1f      	cmp	r5, #31
    8d74:	dd00      	ble.n	8d78 <__aeabi_dsub+0x518>
    8d76:	e08c      	b.n	8e92 <__aeabi_dsub+0x632>
    8d78:	2220      	movs	r2, #32
    8d7a:	1b56      	subs	r6, r2, r5
    8d7c:	1c0a      	adds	r2, r1, #0
    8d7e:	46b4      	mov	ip, r6
    8d80:	40b2      	lsls	r2, r6
    8d82:	1c26      	adds	r6, r4, #0
    8d84:	40ee      	lsrs	r6, r5
    8d86:	4332      	orrs	r2, r6
    8d88:	4690      	mov	r8, r2
    8d8a:	4662      	mov	r2, ip
    8d8c:	4094      	lsls	r4, r2
    8d8e:	1e66      	subs	r6, r4, #1
    8d90:	41b4      	sbcs	r4, r6
    8d92:	4642      	mov	r2, r8
    8d94:	4314      	orrs	r4, r2
    8d96:	40e9      	lsrs	r1, r5
    8d98:	445c      	add	r4, fp
    8d9a:	455c      	cmp	r4, fp
    8d9c:	4192      	sbcs	r2, r2
    8d9e:	18cb      	adds	r3, r1, r3
    8da0:	4252      	negs	r2, r2
    8da2:	1899      	adds	r1, r3, r2
    8da4:	1c05      	adds	r5, r0, #0
    8da6:	e65d      	b.n	8a64 <__aeabi_dsub+0x204>
    8da8:	4658      	mov	r0, fp
    8daa:	4318      	orrs	r0, r3
    8dac:	d100      	bne.n	8db0 <__aeabi_dsub+0x550>
    8dae:	e587      	b.n	88c0 <__aeabi_dsub+0x60>
    8db0:	465e      	mov	r6, fp
    8db2:	1ba7      	subs	r7, r4, r6
    8db4:	42bc      	cmp	r4, r7
    8db6:	4192      	sbcs	r2, r2
    8db8:	1ac8      	subs	r0, r1, r3
    8dba:	4252      	negs	r2, r2
    8dbc:	1a80      	subs	r0, r0, r2
    8dbe:	0206      	lsls	r6, r0, #8
    8dc0:	d560      	bpl.n	8e84 <__aeabi_dsub+0x624>
    8dc2:	4658      	mov	r0, fp
    8dc4:	1b04      	subs	r4, r0, r4
    8dc6:	45a3      	cmp	fp, r4
    8dc8:	4192      	sbcs	r2, r2
    8dca:	1a59      	subs	r1, r3, r1
    8dcc:	4252      	negs	r2, r2
    8dce:	1a89      	subs	r1, r1, r2
    8dd0:	46e2      	mov	sl, ip
    8dd2:	e575      	b.n	88c0 <__aeabi_dsub+0x60>
    8dd4:	4658      	mov	r0, fp
    8dd6:	4318      	orrs	r0, r3
    8dd8:	d033      	beq.n	8e42 <__aeabi_dsub+0x5e2>
    8dda:	0748      	lsls	r0, r1, #29
    8ddc:	08e4      	lsrs	r4, r4, #3
    8dde:	4304      	orrs	r4, r0
    8de0:	2080      	movs	r0, #128	; 0x80
    8de2:	08c9      	lsrs	r1, r1, #3
    8de4:	0300      	lsls	r0, r0, #12
    8de6:	4201      	tst	r1, r0
    8de8:	d008      	beq.n	8dfc <__aeabi_dsub+0x59c>
    8dea:	08dd      	lsrs	r5, r3, #3
    8dec:	4205      	tst	r5, r0
    8dee:	d105      	bne.n	8dfc <__aeabi_dsub+0x59c>
    8df0:	4659      	mov	r1, fp
    8df2:	08ca      	lsrs	r2, r1, #3
    8df4:	075c      	lsls	r4, r3, #29
    8df6:	4314      	orrs	r4, r2
    8df8:	1c29      	adds	r1, r5, #0
    8dfa:	46e2      	mov	sl, ip
    8dfc:	0f63      	lsrs	r3, r4, #29
    8dfe:	00c9      	lsls	r1, r1, #3
    8e00:	4319      	orrs	r1, r3
    8e02:	00e4      	lsls	r4, r4, #3
    8e04:	4d2e      	ldr	r5, [pc, #184]	; (8ec0 <__aeabi_dsub+0x660>)
    8e06:	e55b      	b.n	88c0 <__aeabi_dsub+0x60>
    8e08:	4a2d      	ldr	r2, [pc, #180]	; (8ec0 <__aeabi_dsub+0x660>)
    8e0a:	4290      	cmp	r0, r2
    8e0c:	d1af      	bne.n	8d6e <__aeabi_dsub+0x50e>
    8e0e:	1c19      	adds	r1, r3, #0
    8e10:	465c      	mov	r4, fp
    8e12:	1c05      	adds	r5, r0, #0
    8e14:	e554      	b.n	88c0 <__aeabi_dsub+0x60>
    8e16:	2800      	cmp	r0, #0
    8e18:	d030      	beq.n	8e7c <__aeabi_dsub+0x61c>
    8e1a:	4658      	mov	r0, fp
    8e1c:	4318      	orrs	r0, r3
    8e1e:	d010      	beq.n	8e42 <__aeabi_dsub+0x5e2>
    8e20:	2580      	movs	r5, #128	; 0x80
    8e22:	0748      	lsls	r0, r1, #29
    8e24:	08e4      	lsrs	r4, r4, #3
    8e26:	08c9      	lsrs	r1, r1, #3
    8e28:	032d      	lsls	r5, r5, #12
    8e2a:	4304      	orrs	r4, r0
    8e2c:	4229      	tst	r1, r5
    8e2e:	d0e5      	beq.n	8dfc <__aeabi_dsub+0x59c>
    8e30:	08d8      	lsrs	r0, r3, #3
    8e32:	4228      	tst	r0, r5
    8e34:	d1e2      	bne.n	8dfc <__aeabi_dsub+0x59c>
    8e36:	465d      	mov	r5, fp
    8e38:	08ea      	lsrs	r2, r5, #3
    8e3a:	075c      	lsls	r4, r3, #29
    8e3c:	4314      	orrs	r4, r2
    8e3e:	1c01      	adds	r1, r0, #0
    8e40:	e7dc      	b.n	8dfc <__aeabi_dsub+0x59c>
    8e42:	4d1f      	ldr	r5, [pc, #124]	; (8ec0 <__aeabi_dsub+0x660>)
    8e44:	e53c      	b.n	88c0 <__aeabi_dsub+0x60>
    8e46:	2300      	movs	r3, #0
    8e48:	e755      	b.n	8cf6 <__aeabi_dsub+0x496>
    8e4a:	1c3d      	adds	r5, r7, #0
    8e4c:	3d20      	subs	r5, #32
    8e4e:	1c0e      	adds	r6, r1, #0
    8e50:	40ee      	lsrs	r6, r5
    8e52:	1c35      	adds	r5, r6, #0
    8e54:	2f20      	cmp	r7, #32
    8e56:	d02e      	beq.n	8eb6 <__aeabi_dsub+0x656>
    8e58:	2640      	movs	r6, #64	; 0x40
    8e5a:	1bf7      	subs	r7, r6, r7
    8e5c:	40b9      	lsls	r1, r7
    8e5e:	430c      	orrs	r4, r1
    8e60:	1e61      	subs	r1, r4, #1
    8e62:	418c      	sbcs	r4, r1
    8e64:	432c      	orrs	r4, r5
    8e66:	2100      	movs	r1, #0
    8e68:	e6d8      	b.n	8c1c <__aeabi_dsub+0x3bc>
    8e6a:	430c      	orrs	r4, r1
    8e6c:	1e61      	subs	r1, r4, #1
    8e6e:	418c      	sbcs	r4, r1
    8e70:	b2e4      	uxtb	r4, r4
    8e72:	2100      	movs	r1, #0
    8e74:	e790      	b.n	8d98 <__aeabi_dsub+0x538>
    8e76:	1c19      	adds	r1, r3, #0
    8e78:	465c      	mov	r4, fp
    8e7a:	e521      	b.n	88c0 <__aeabi_dsub+0x60>
    8e7c:	1c19      	adds	r1, r3, #0
    8e7e:	465c      	mov	r4, fp
    8e80:	4d0f      	ldr	r5, [pc, #60]	; (8ec0 <__aeabi_dsub+0x660>)
    8e82:	e51d      	b.n	88c0 <__aeabi_dsub+0x60>
    8e84:	1c03      	adds	r3, r0, #0
    8e86:	433b      	orrs	r3, r7
    8e88:	d100      	bne.n	8e8c <__aeabi_dsub+0x62c>
    8e8a:	e724      	b.n	8cd6 <__aeabi_dsub+0x476>
    8e8c:	1c01      	adds	r1, r0, #0
    8e8e:	1c3c      	adds	r4, r7, #0
    8e90:	e516      	b.n	88c0 <__aeabi_dsub+0x60>
    8e92:	2620      	movs	r6, #32
    8e94:	4276      	negs	r6, r6
    8e96:	1976      	adds	r6, r6, r5
    8e98:	1c0a      	adds	r2, r1, #0
    8e9a:	40f2      	lsrs	r2, r6
    8e9c:	4690      	mov	r8, r2
    8e9e:	2d20      	cmp	r5, #32
    8ea0:	d00b      	beq.n	8eba <__aeabi_dsub+0x65a>
    8ea2:	2640      	movs	r6, #64	; 0x40
    8ea4:	1b75      	subs	r5, r6, r5
    8ea6:	40a9      	lsls	r1, r5
    8ea8:	430c      	orrs	r4, r1
    8eaa:	1e61      	subs	r1, r4, #1
    8eac:	418c      	sbcs	r4, r1
    8eae:	4645      	mov	r5, r8
    8eb0:	432c      	orrs	r4, r5
    8eb2:	2100      	movs	r1, #0
    8eb4:	e770      	b.n	8d98 <__aeabi_dsub+0x538>
    8eb6:	2100      	movs	r1, #0
    8eb8:	e7d1      	b.n	8e5e <__aeabi_dsub+0x5fe>
    8eba:	2100      	movs	r1, #0
    8ebc:	e7f4      	b.n	8ea8 <__aeabi_dsub+0x648>
    8ebe:	46c0      	nop			; (mov r8, r8)
    8ec0:	000007ff 	.word	0x000007ff
    8ec4:	ff7fffff 	.word	0xff7fffff

00008ec8 <__aeabi_d2iz>:
    8ec8:	b570      	push	{r4, r5, r6, lr}
    8eca:	1c0b      	adds	r3, r1, #0
    8ecc:	4c12      	ldr	r4, [pc, #72]	; (8f18 <__aeabi_d2iz+0x50>)
    8ece:	0309      	lsls	r1, r1, #12
    8ed0:	0b0e      	lsrs	r6, r1, #12
    8ed2:	0059      	lsls	r1, r3, #1
    8ed4:	1c02      	adds	r2, r0, #0
    8ed6:	0d49      	lsrs	r1, r1, #21
    8ed8:	0fdd      	lsrs	r5, r3, #31
    8eda:	2000      	movs	r0, #0
    8edc:	42a1      	cmp	r1, r4
    8ede:	dd11      	ble.n	8f04 <__aeabi_d2iz+0x3c>
    8ee0:	480e      	ldr	r0, [pc, #56]	; (8f1c <__aeabi_d2iz+0x54>)
    8ee2:	4281      	cmp	r1, r0
    8ee4:	dc0f      	bgt.n	8f06 <__aeabi_d2iz+0x3e>
    8ee6:	2080      	movs	r0, #128	; 0x80
    8ee8:	0340      	lsls	r0, r0, #13
    8eea:	4306      	orrs	r6, r0
    8eec:	480c      	ldr	r0, [pc, #48]	; (8f20 <__aeabi_d2iz+0x58>)
    8eee:	1a40      	subs	r0, r0, r1
    8ef0:	281f      	cmp	r0, #31
    8ef2:	dd0b      	ble.n	8f0c <__aeabi_d2iz+0x44>
    8ef4:	4a0b      	ldr	r2, [pc, #44]	; (8f24 <__aeabi_d2iz+0x5c>)
    8ef6:	1a52      	subs	r2, r2, r1
    8ef8:	40d6      	lsrs	r6, r2
    8efa:	1c32      	adds	r2, r6, #0
    8efc:	4250      	negs	r0, r2
    8efe:	2d00      	cmp	r5, #0
    8f00:	d100      	bne.n	8f04 <__aeabi_d2iz+0x3c>
    8f02:	1c10      	adds	r0, r2, #0
    8f04:	bd70      	pop	{r4, r5, r6, pc}
    8f06:	4b08      	ldr	r3, [pc, #32]	; (8f28 <__aeabi_d2iz+0x60>)
    8f08:	18e8      	adds	r0, r5, r3
    8f0a:	e7fb      	b.n	8f04 <__aeabi_d2iz+0x3c>
    8f0c:	4b07      	ldr	r3, [pc, #28]	; (8f2c <__aeabi_d2iz+0x64>)
    8f0e:	40c2      	lsrs	r2, r0
    8f10:	18c9      	adds	r1, r1, r3
    8f12:	408e      	lsls	r6, r1
    8f14:	4332      	orrs	r2, r6
    8f16:	e7f1      	b.n	8efc <__aeabi_d2iz+0x34>
    8f18:	000003fe 	.word	0x000003fe
    8f1c:	0000041d 	.word	0x0000041d
    8f20:	00000433 	.word	0x00000433
    8f24:	00000413 	.word	0x00000413
    8f28:	7fffffff 	.word	0x7fffffff
    8f2c:	fffffbed 	.word	0xfffffbed

00008f30 <__aeabi_i2d>:
    8f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8f32:	1e04      	subs	r4, r0, #0
    8f34:	d031      	beq.n	8f9a <__aeabi_i2d+0x6a>
    8f36:	0fc7      	lsrs	r7, r0, #31
    8f38:	d000      	beq.n	8f3c <__aeabi_i2d+0xc>
    8f3a:	4244      	negs	r4, r0
    8f3c:	1c20      	adds	r0, r4, #0
    8f3e:	f000 f8f5 	bl	912c <__clzsi2>
    8f42:	4d18      	ldr	r5, [pc, #96]	; (8fa4 <__aeabi_i2d+0x74>)
    8f44:	1a2d      	subs	r5, r5, r0
    8f46:	280a      	cmp	r0, #10
    8f48:	dd19      	ble.n	8f7e <__aeabi_i2d+0x4e>
    8f4a:	380b      	subs	r0, #11
    8f4c:	4084      	lsls	r4, r0
    8f4e:	0324      	lsls	r4, r4, #12
    8f50:	056d      	lsls	r5, r5, #21
    8f52:	0b24      	lsrs	r4, r4, #12
    8f54:	0d6d      	lsrs	r5, r5, #21
    8f56:	1c3a      	adds	r2, r7, #0
    8f58:	2600      	movs	r6, #0
    8f5a:	2000      	movs	r0, #0
    8f5c:	2100      	movs	r1, #0
    8f5e:	0d0b      	lsrs	r3, r1, #20
    8f60:	0324      	lsls	r4, r4, #12
    8f62:	0b24      	lsrs	r4, r4, #12
    8f64:	051b      	lsls	r3, r3, #20
    8f66:	4323      	orrs	r3, r4
    8f68:	4c0f      	ldr	r4, [pc, #60]	; (8fa8 <__aeabi_i2d+0x78>)
    8f6a:	052d      	lsls	r5, r5, #20
    8f6c:	401c      	ands	r4, r3
    8f6e:	432c      	orrs	r4, r5
    8f70:	0064      	lsls	r4, r4, #1
    8f72:	0864      	lsrs	r4, r4, #1
    8f74:	07d3      	lsls	r3, r2, #31
    8f76:	1c21      	adds	r1, r4, #0
    8f78:	1c30      	adds	r0, r6, #0
    8f7a:	4319      	orrs	r1, r3
    8f7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8f7e:	1c06      	adds	r6, r0, #0
    8f80:	3615      	adds	r6, #21
    8f82:	1c23      	adds	r3, r4, #0
    8f84:	40b3      	lsls	r3, r6
    8f86:	1c1e      	adds	r6, r3, #0
    8f88:	230b      	movs	r3, #11
    8f8a:	1a18      	subs	r0, r3, r0
    8f8c:	40c4      	lsrs	r4, r0
    8f8e:	0324      	lsls	r4, r4, #12
    8f90:	056d      	lsls	r5, r5, #21
    8f92:	0b24      	lsrs	r4, r4, #12
    8f94:	0d6d      	lsrs	r5, r5, #21
    8f96:	1c3a      	adds	r2, r7, #0
    8f98:	e7df      	b.n	8f5a <__aeabi_i2d+0x2a>
    8f9a:	2200      	movs	r2, #0
    8f9c:	2500      	movs	r5, #0
    8f9e:	2400      	movs	r4, #0
    8fa0:	2600      	movs	r6, #0
    8fa2:	e7da      	b.n	8f5a <__aeabi_i2d+0x2a>
    8fa4:	0000041e 	.word	0x0000041e
    8fa8:	800fffff 	.word	0x800fffff

00008fac <__aeabi_ui2d>:
    8fac:	b510      	push	{r4, lr}
    8fae:	1e04      	subs	r4, r0, #0
    8fb0:	d028      	beq.n	9004 <__aeabi_ui2d+0x58>
    8fb2:	f000 f8bb 	bl	912c <__clzsi2>
    8fb6:	4a15      	ldr	r2, [pc, #84]	; (900c <__aeabi_ui2d+0x60>)
    8fb8:	1a12      	subs	r2, r2, r0
    8fba:	280a      	cmp	r0, #10
    8fbc:	dd15      	ble.n	8fea <__aeabi_ui2d+0x3e>
    8fbe:	380b      	subs	r0, #11
    8fc0:	4084      	lsls	r4, r0
    8fc2:	0324      	lsls	r4, r4, #12
    8fc4:	0552      	lsls	r2, r2, #21
    8fc6:	0b24      	lsrs	r4, r4, #12
    8fc8:	0d52      	lsrs	r2, r2, #21
    8fca:	2300      	movs	r3, #0
    8fcc:	2000      	movs	r0, #0
    8fce:	2100      	movs	r1, #0
    8fd0:	0324      	lsls	r4, r4, #12
    8fd2:	1c18      	adds	r0, r3, #0
    8fd4:	0d0b      	lsrs	r3, r1, #20
    8fd6:	0b24      	lsrs	r4, r4, #12
    8fd8:	051b      	lsls	r3, r3, #20
    8fda:	4323      	orrs	r3, r4
    8fdc:	4c0c      	ldr	r4, [pc, #48]	; (9010 <__aeabi_ui2d+0x64>)
    8fde:	0512      	lsls	r2, r2, #20
    8fe0:	401c      	ands	r4, r3
    8fe2:	4314      	orrs	r4, r2
    8fe4:	0064      	lsls	r4, r4, #1
    8fe6:	0861      	lsrs	r1, r4, #1
    8fe8:	bd10      	pop	{r4, pc}
    8fea:	1c03      	adds	r3, r0, #0
    8fec:	3315      	adds	r3, #21
    8fee:	1c21      	adds	r1, r4, #0
    8ff0:	4099      	lsls	r1, r3
    8ff2:	1c0b      	adds	r3, r1, #0
    8ff4:	210b      	movs	r1, #11
    8ff6:	1a08      	subs	r0, r1, r0
    8ff8:	40c4      	lsrs	r4, r0
    8ffa:	0324      	lsls	r4, r4, #12
    8ffc:	0552      	lsls	r2, r2, #21
    8ffe:	0b24      	lsrs	r4, r4, #12
    9000:	0d52      	lsrs	r2, r2, #21
    9002:	e7e3      	b.n	8fcc <__aeabi_ui2d+0x20>
    9004:	2200      	movs	r2, #0
    9006:	2400      	movs	r4, #0
    9008:	2300      	movs	r3, #0
    900a:	e7df      	b.n	8fcc <__aeabi_ui2d+0x20>
    900c:	0000041e 	.word	0x0000041e
    9010:	800fffff 	.word	0x800fffff

00009014 <__aeabi_d2f>:
    9014:	b5f0      	push	{r4, r5, r6, r7, lr}
    9016:	004b      	lsls	r3, r1, #1
    9018:	030d      	lsls	r5, r1, #12
    901a:	0f42      	lsrs	r2, r0, #29
    901c:	0d5b      	lsrs	r3, r3, #21
    901e:	0a6d      	lsrs	r5, r5, #9
    9020:	4315      	orrs	r5, r2
    9022:	1c5a      	adds	r2, r3, #1
    9024:	0552      	lsls	r2, r2, #21
    9026:	0fcc      	lsrs	r4, r1, #31
    9028:	00c6      	lsls	r6, r0, #3
    902a:	0d52      	lsrs	r2, r2, #21
    902c:	2a01      	cmp	r2, #1
    902e:	dd27      	ble.n	9080 <__aeabi_d2f+0x6c>
    9030:	4f39      	ldr	r7, [pc, #228]	; (9118 <__aeabi_d2f+0x104>)
    9032:	19da      	adds	r2, r3, r7
    9034:	2afe      	cmp	r2, #254	; 0xfe
    9036:	dc1a      	bgt.n	906e <__aeabi_d2f+0x5a>
    9038:	2a00      	cmp	r2, #0
    903a:	dd35      	ble.n	90a8 <__aeabi_d2f+0x94>
    903c:	0180      	lsls	r0, r0, #6
    903e:	00ed      	lsls	r5, r5, #3
    9040:	1e43      	subs	r3, r0, #1
    9042:	4198      	sbcs	r0, r3
    9044:	4328      	orrs	r0, r5
    9046:	0f76      	lsrs	r6, r6, #29
    9048:	4330      	orrs	r0, r6
    904a:	0743      	lsls	r3, r0, #29
    904c:	d004      	beq.n	9058 <__aeabi_d2f+0x44>
    904e:	230f      	movs	r3, #15
    9050:	4003      	ands	r3, r0
    9052:	2b04      	cmp	r3, #4
    9054:	d000      	beq.n	9058 <__aeabi_d2f+0x44>
    9056:	3004      	adds	r0, #4
    9058:	2180      	movs	r1, #128	; 0x80
    905a:	04c9      	lsls	r1, r1, #19
    905c:	4001      	ands	r1, r0
    905e:	d027      	beq.n	90b0 <__aeabi_d2f+0x9c>
    9060:	3201      	adds	r2, #1
    9062:	2aff      	cmp	r2, #255	; 0xff
    9064:	d01d      	beq.n	90a2 <__aeabi_d2f+0x8e>
    9066:	0183      	lsls	r3, r0, #6
    9068:	0a5b      	lsrs	r3, r3, #9
    906a:	b2d1      	uxtb	r1, r2
    906c:	e001      	b.n	9072 <__aeabi_d2f+0x5e>
    906e:	21ff      	movs	r1, #255	; 0xff
    9070:	2300      	movs	r3, #0
    9072:	0258      	lsls	r0, r3, #9
    9074:	05c9      	lsls	r1, r1, #23
    9076:	0a40      	lsrs	r0, r0, #9
    9078:	07e4      	lsls	r4, r4, #31
    907a:	4308      	orrs	r0, r1
    907c:	4320      	orrs	r0, r4
    907e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9080:	2b00      	cmp	r3, #0
    9082:	d106      	bne.n	9092 <__aeabi_d2f+0x7e>
    9084:	4335      	orrs	r5, r6
    9086:	d111      	bne.n	90ac <__aeabi_d2f+0x98>
    9088:	2100      	movs	r1, #0
    908a:	2000      	movs	r0, #0
    908c:	0243      	lsls	r3, r0, #9
    908e:	0a5b      	lsrs	r3, r3, #9
    9090:	e7ef      	b.n	9072 <__aeabi_d2f+0x5e>
    9092:	432e      	orrs	r6, r5
    9094:	d0eb      	beq.n	906e <__aeabi_d2f+0x5a>
    9096:	2080      	movs	r0, #128	; 0x80
    9098:	00ed      	lsls	r5, r5, #3
    909a:	0480      	lsls	r0, r0, #18
    909c:	4328      	orrs	r0, r5
    909e:	22ff      	movs	r2, #255	; 0xff
    90a0:	e7d3      	b.n	904a <__aeabi_d2f+0x36>
    90a2:	21ff      	movs	r1, #255	; 0xff
    90a4:	2300      	movs	r3, #0
    90a6:	e7e4      	b.n	9072 <__aeabi_d2f+0x5e>
    90a8:	3217      	adds	r2, #23
    90aa:	da0d      	bge.n	90c8 <__aeabi_d2f+0xb4>
    90ac:	2005      	movs	r0, #5
    90ae:	2200      	movs	r2, #0
    90b0:	08c0      	lsrs	r0, r0, #3
    90b2:	b2d1      	uxtb	r1, r2
    90b4:	2aff      	cmp	r2, #255	; 0xff
    90b6:	d1e9      	bne.n	908c <__aeabi_d2f+0x78>
    90b8:	2800      	cmp	r0, #0
    90ba:	d0d9      	beq.n	9070 <__aeabi_d2f+0x5c>
    90bc:	2380      	movs	r3, #128	; 0x80
    90be:	03db      	lsls	r3, r3, #15
    90c0:	4303      	orrs	r3, r0
    90c2:	025b      	lsls	r3, r3, #9
    90c4:	0a5b      	lsrs	r3, r3, #9
    90c6:	e7d4      	b.n	9072 <__aeabi_d2f+0x5e>
    90c8:	2280      	movs	r2, #128	; 0x80
    90ca:	4914      	ldr	r1, [pc, #80]	; (911c <__aeabi_d2f+0x108>)
    90cc:	0412      	lsls	r2, r2, #16
    90ce:	4315      	orrs	r5, r2
    90d0:	1ac9      	subs	r1, r1, r3
    90d2:	291f      	cmp	r1, #31
    90d4:	dc0d      	bgt.n	90f2 <__aeabi_d2f+0xde>
    90d6:	4a12      	ldr	r2, [pc, #72]	; (9120 <__aeabi_d2f+0x10c>)
    90d8:	1c37      	adds	r7, r6, #0
    90da:	189b      	adds	r3, r3, r2
    90dc:	1c28      	adds	r0, r5, #0
    90de:	409f      	lsls	r7, r3
    90e0:	4098      	lsls	r0, r3
    90e2:	1c3b      	adds	r3, r7, #0
    90e4:	1e5a      	subs	r2, r3, #1
    90e6:	4193      	sbcs	r3, r2
    90e8:	4318      	orrs	r0, r3
    90ea:	40ce      	lsrs	r6, r1
    90ec:	4330      	orrs	r0, r6
    90ee:	2200      	movs	r2, #0
    90f0:	e7ab      	b.n	904a <__aeabi_d2f+0x36>
    90f2:	4f0c      	ldr	r7, [pc, #48]	; (9124 <__aeabi_d2f+0x110>)
    90f4:	1c2a      	adds	r2, r5, #0
    90f6:	1aff      	subs	r7, r7, r3
    90f8:	40fa      	lsrs	r2, r7
    90fa:	1c17      	adds	r7, r2, #0
    90fc:	2920      	cmp	r1, #32
    90fe:	d009      	beq.n	9114 <__aeabi_d2f+0x100>
    9100:	4a09      	ldr	r2, [pc, #36]	; (9128 <__aeabi_d2f+0x114>)
    9102:	1898      	adds	r0, r3, r2
    9104:	4085      	lsls	r5, r0
    9106:	1c28      	adds	r0, r5, #0
    9108:	4330      	orrs	r0, r6
    910a:	1e46      	subs	r6, r0, #1
    910c:	41b0      	sbcs	r0, r6
    910e:	4338      	orrs	r0, r7
    9110:	2200      	movs	r2, #0
    9112:	e79a      	b.n	904a <__aeabi_d2f+0x36>
    9114:	2000      	movs	r0, #0
    9116:	e7f7      	b.n	9108 <__aeabi_d2f+0xf4>
    9118:	fffffc80 	.word	0xfffffc80
    911c:	0000039e 	.word	0x0000039e
    9120:	fffffc82 	.word	0xfffffc82
    9124:	0000037e 	.word	0x0000037e
    9128:	fffffca2 	.word	0xfffffca2

0000912c <__clzsi2>:
    912c:	211c      	movs	r1, #28
    912e:	2301      	movs	r3, #1
    9130:	041b      	lsls	r3, r3, #16
    9132:	4298      	cmp	r0, r3
    9134:	d301      	bcc.n	913a <__clzsi2+0xe>
    9136:	0c00      	lsrs	r0, r0, #16
    9138:	3910      	subs	r1, #16
    913a:	0a1b      	lsrs	r3, r3, #8
    913c:	4298      	cmp	r0, r3
    913e:	d301      	bcc.n	9144 <__clzsi2+0x18>
    9140:	0a00      	lsrs	r0, r0, #8
    9142:	3908      	subs	r1, #8
    9144:	091b      	lsrs	r3, r3, #4
    9146:	4298      	cmp	r0, r3
    9148:	d301      	bcc.n	914e <__clzsi2+0x22>
    914a:	0900      	lsrs	r0, r0, #4
    914c:	3904      	subs	r1, #4
    914e:	a202      	add	r2, pc, #8	; (adr r2, 9158 <__clzsi2+0x2c>)
    9150:	5c10      	ldrb	r0, [r2, r0]
    9152:	1840      	adds	r0, r0, r1
    9154:	4770      	bx	lr
    9156:	46c0      	nop			; (mov r8, r8)
    9158:	02020304 	.word	0x02020304
    915c:	01010101 	.word	0x01010101
	...

00009168 <lucidaSansUnicode_56ptBitmaps>:
    9168:	00000000 c0800000 fcf8f0e0 3e7efefc     ..............~>
    9178:	1f1f1f3f 3f1f1f1f fcfe7e3e e0f0f8fc     ?......?>~......
    9188:	000080c0 00000000 f8e00000 fffffffe     ................
    9198:	01073fff 00000000 00000000 00000000     .?..............
    91a8:	07010000 ffffff3f e0f8feff e0000000     ....?...........
    91b8:	ffffffff 07ffffff 00000000 00000000     ................
	...
    91d4:	ffffff07 ffffffff ffff00e0 ffffffff     ................
    91e4:	0000ffff 00000000 00000000 00000000     ................
	...
    91fc:	ffffffff ffffffff ffff0700 ffffffff     ................
    920c:	0000e0ff 00000000 00000000 00000000     ................
    921c:	00000000 ffe00000 ffffffff 0007ffff     ................
    922c:	1f070000 ffffff7f 80e0fcff 00000000     ................
	...
    9244:	e0800000 fffffffc 071f7fff 00000000     ................
    9254:	00000000 0f070301 7f3f3f1f f8fc7c7e     .........??.~|..
    9264:	f8f8f8f8 7e7cfcf8 1f3f3f7f 0103070f     ......|~.??.....
	...
    9280:	3c3c3c3c 3c3c3c3c fefefe3e fefefefe     <<<<<<<<>.......
	...
    92b0:	ffffffff 00ffffff 00000000 00000000     ................
	...
    92d4:	ff000000 ffffffff 0000ffff 00000000     ................
	...
    92fc:	ffff0000 ffffffff 000000ff 00000000     ................
	...
    9324:	ffffff00 ffffffff 00000000 00000000     ................
	...
    934c:	ffffffff 00ffffff 00000000 00000000     ................
	...
    9370:	7f000000 7f7f7f7f 00007f7f 00000000     ................
	...
    938c:	fcfcf800 3e7e7e7c 1f1f3e3e 1f1f1f1f     ....|~~>>>......
    939c:	3f3f1f1f fefe7e3f f8f8fcfc 00c0e0f0     ..???~..........
	...
    93b4:	00000001 00000000 00000000 00000000     ................
    93c4:	00000000 07010000 ffffffff f8ffffff     ................
	...
    93f0:	fff8e080 ffffffff 00073fff 00000000     .........?......
	...
    940c:	80000000 f0e0c080 fffffcf8 0f1f3f7f     .............?..
    941c:	00010307 00000000 00000000 00000000     ................
    942c:	c0800000 fcf8f0e0 3f7ffffe 07070f1f     ...........?....
    943c:	00000103 00000000 00000000 00000000     ................
    944c:	00000000 fcf8f0c0 ffffffff 03071f7f     ................
	...
    9474:	7f7f0000 7f7f7f7f 7e7f7f7f 7e7e7e7e     ...........~~~~~
    9484:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    9494:	007e7e7e 00000000 00000000 7e7e7cfc     ~~~..........|~~
    94a4:	1f3f3e3e 1f1f1f1f 1f1f1f1f 7e3e3f3f     >>?.........??>~
    94b4:	fcfcfefe c0e0f0f8 00000000 00000000     ................
	...
    94dc:	ffffff03 feffffff 00000000 00000000     ................
	...
    94f8:	80000000 c0c08080 fef8f0e0 1f3f7fff     ..............?.
    9508:	0000070f 00000000 00000000 00000000     ................
    9518:	1f1f1f00 1f1f1f1f 3f3f1f1f ff7f7f3f     ..........???...
    9528:	f8f8f9fd c0e0f0f0 00000080 00000000     ................
	...
    9550:	ff1f0301 ffffffff 00f0feff 00000000     ................
    9560:	00800000 00000000 00000000 00000000     ................
    9570:	00000000 80000000 fffff0c0 ffffffff     ................
    9580:	00000f7f 00000000 7f3f3f00 7c7e7e7e     .........??.~~~|
    9590:	f8f8fcfc f8f8f8f8 fcfcfcf8 3f7f7f7e     ............~..?
    95a0:	0f1f1f3f 00010307 00000000 00000000     ?...............
	...
    95bc:	80000000 fcf8f0c0 fefefefe 00fefefe     ................
	...
    95e0:	f8e0c080 3ffffefc ff030f1f ffffffff     .......?........
    95f0:	0000ffff 00000000 00000000 00000000     ................
    9600:	e0c00000 fffefcf0 030f1f7f 00000001     ................
    9610:	ffff0000 ffffffff 000000ff 00000000     ................
    9620:	80000000 fefcf0e0 0f1f7fff 00000107     ................
	...
    9638:	ffffff00 ffffffff 00000000 00000000     ................
    9648:	fffffffe fcffffff fcfcfcfc fcfcfcfc     ................
    9658:	fcfcfcfc fcfcfcfc ffffffff fcffffff     ................
    9668:	fcfcfcfc 0000fcfc 00000000 00000000     ................
	...
    9684:	ff000000 ffffffff 0000ffff 00000000     ................
	...
    96ac:	7f7f0000 7f7f7f7f 0000007f 00000000     ................
    96bc:	00000000 fe000000 fefefefe 7e7e7efe     .............~~~
    96cc:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    96dc:	00007e7e 00000000 00000000 ffff0000     ~~..............
    96ec:	ffffffff 00000000 00000000 00000000     ................
	...
    9710:	ffffff00 e0ffffff e0e0e0e0 c0c0c0e0     ................
    9720:	808080c0 00000000 00000000 00000000     ................
	...
    9738:	03030303 03030303 07070703 1f0f0f07     ................
    9748:	ffff7f3f f8fcfefe 0080c0f0 00000000     ?...............
	...
    9770:	ff070000 ffffffff 00fcffff 00000000     ................
	...
    9794:	80000000 fffff8c0 ffffffff 00000f7f     ................
	...
    97ac:	fc7c7c7e f8f8f8fc f8f8f8f8 7cfcf8f8     ~||............|
    97bc:	3f7f7f7e 0f0f1f3f 00000307 00000000     ~..??...........
	...
    97d4:	e0c08000 fcfcf8f0 3e3e7efe 1f1f1f3f     .........~>>?...
    97e4:	1f1f1f1f 3e3e3f1f 7c7e7e3e 000000fc     .....?>>>~~|....
    97f4:	00000000 fffcf8c0 7fffffff 0001030f     ................
	...
    981c:	fffec000 ffffffff 000007ff e0c0c080     ................
    982c:	f0f0e0e0 f0f0f0f0 e0e0f0f0 80c0c0e0     ................
	...
    9844:	ffffffff ffffffff 0f1f3efc 03030707     .........>......
    9854:	01010101 03010101 1f0f0703 ffffff7f     ................
    9864:	e0f8fcfe 1f000000 ffffffff 00ffffff     ................
	...
    9888:	ffffff03 ffffffff 01000000 ffff3f0f     .............?..
    9898:	f0feffff 000080c0 00000000 00000000     ................
    98a8:	00000000 f8c08000 ffffffff 00031f7f     ................
    98b8:	00000000 07030000 3f1f1f0f 7c7e7f3f     ...........??.~|
    98c8:	f8f8f8fc f8f8f8f8 3f7e7cfc 0f1f1f3f     .........|~??...
    98d8:	00010307 00000000 fe000000 fefefefe     ................
    98e8:	fefefefe fefefefe fefefefe fefefefe     ................
    98f8:	fefefefe fefefefe fefefefe 0000fefe     ................
	...
    9920:	f0c08000 fffffefc 030f1f7f 00000001     ................
	...
    9940:	80000000 fefcf0e0 1f3fffff 00000307     ..........?.....
	...
    9964:	f0e08000 fffffefc 03071f7f 00000000     ................
	...
    9984:	80000000 fffcf0e0 7fffffff 0001071f     ................
	...
    99a8:	c0000000 fffffef8 3fffffff 00000107     ...........?....
	...
    99d0:	7f7f7f70 7f7f7f7f 0000010f 00000000     p...............
	...
    99f4:	c0800000 fcf8f0e0 3e7efefc 1f1f1f3f     ..........~>?...
    9a04:	1f1f1f1f fe7e3f3f f8fcfcfe 00c0e0f0     ....??~.........
	...
    9a1c:	fffffffc 81ffffff 00000000 00000000     ................
    9a2c:	00000000 03000000 ffffffff 007fffff     ................
    9a3c:	00000000 01000000 7f3f1f0f feffffff     ..........?.....
    9a4c:	f0f0f8fc 80c0c0e0 e0c0c080 7ffffcf8     ................
    9a5c:	070f1f3f 00000001 00000000 80000000     ?...............
    9a6c:	f8f0e0c0 3f7ffdf9 1f1f1f3f ff7f7f3f     .......??...?...
    9a7c:	fdffffff f0f0f8fd 0080c0e0 00000000     ................
    9a8c:	f8c00000 fffffffe 01071fff 00000000     ................
	...
    9aa4:	07030301 ff7f1f0f feffffff 0000e0f8     ................
    9ab4:	ffff1f00 ffffffff 0000c0f0 00000000     ................
	...
    9ad0:	ffffe080 7fffffff 0000001f 07030000     ................
    9ae0:	3f1f0f0f 7e7e7f3f f8f8fc7c f8f8f8f8     ...??.~~|.......
    9af0:	7cfcf8f8 3f3f7e7c 070f1f1f 00000103     ...||~??........
    9b00:	00000000 c0800000 f8f8f0e0 3e7efefc     ..............~>
    9b10:	1f1f1f3f 1f1f1f1f fe7e3e3f f8f8fcfc     ?.......?>~.....
    9b20:	00c0e0f0 00000000 f8c00000 fffffffe     ................
    9b30:	01031fff 00000000 00000000 00000000     ................
    9b40:	01000000 ff7f0f03 fcffffff 0000c0f0     ................
    9b50:	ffff7f00 ffffffff 000000c0 00000000     ................
	...
    9b6c:	ffff0000 ffffffff 0000f8ff 3f0f0300     ...............?
    9b7c:	ffffff7f e0f0f8fe 8080c0c0 80808080     ................
    9b8c:	c0c0c080 7cf8f0e0 ffffff3f ffffffff     .......|?.......
    9b9c:	000000ff 00000000 03010100 0f070703     ................
    9bac:	0f0f0f0f 070f0f0f 01030707 f0000001     ................
    9bbc:	ffffffff 013fffff 00000000 00000000     ......?.........
	...
    9bdc:	e0c08000 fffffff8 071f7fff 00000001     ................
    9bec:	00000000 7e7e3e3f f8fc7c7c f8f8f8f8     ....?>~~||......
    9bfc:	fcf8f8f8 7f7e7c7c 0f1f3f3f 0003070f     ....||~.??......
	...
    9c18:	fefefefe fefefefe 7e7e7e7e 7e7e7e7e     ........~~~~~~~~
    9c28:	7e7e7e7e 7e7e7e7e 7e7e7e7e 00007e7e     ~~~~~~~~~~~~~~..
    9c38:	00000000 ff000000 ffffffff 00ffffff     ................
	...
    9c64:	ffff0000 ffffffff 0000ffff 00000000     ................
	...
    9c8c:	ffffff00 ffffffff 3f3f3fff 3f3f3f3f     .........???????
    9c9c:	3f3f3f3f 3f3f3f3f 3f3f3f3f 00000000     ????????????....
	...
    9cb4:	ffffffff ffffffff 00000000 00000000     ................
	...
    9cd8:	ff000000 ffffffff 00ffffff 00000000     ................
	...
    9d00:	7f7f0000 7f7f7f7f 7e7e7f7f 7e7e7e7e     ..........~~~~~~
    9d10:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    9d20:	00007e7e 00000d06 00000c76 00000c80     ~~......v.......
    9d30:	00000c88 00000ca4 00000cae 00000cca     ................
    9d40:	00000cd2 00000ce2 00000cf2 00000d06     ................
    9d50:	00000cfe 0a0d7325 00000000 00004b4f     ....%s......OK..
    9d60:	532b5441 52425041 312c333d 4f43222c     AT+SAPBR=3,1,"CO
    9d70:	5059544e 222c2245 53525047 00000022     NTYPE","GPRS"...
    9d80:	532b5441 52425041 312c333d 5041222c     AT+SAPBR=3,1,"AP
    9d90:	222c224e 696c6e6f 742e656e 61696c65     N","online.telia
    9da0:	2265732e 00000000 532b5441 52425041     .se"....AT+SAPBR
    9db0:	312c313d 00000000 482b5441 49505454     =1,1....AT+HTTPI
    9dc0:	0054494e 482b5441 50505454 3d415241     NIT.AT+HTTPPARA=
    9dd0:	44494322 00312c22 482b5441 50505454     "CID",1.AT+HTTPP
    9de0:	3d415241 22415522 4f46222c 0022414e     ARA="UA","FONA".
    9df0:	482b5441 50505454 3d415241 4c525522     AT+HTTPPARA="URL
    9e00:	68222c22 3a707474 72742f2f 6f637069     ","http://tripco
    9e10:	7475706d 612e7265 6572757a 73626577     mputer.azurewebs
    9e20:	73657469 74656e2e 6970612f 7365742f     ites.net/api/tes
    9e30:	22312f74 00000000 482b5441 50505454     t/1"....AT+HTTPP
    9e40:	3d415241 4d495422 54554f45 30332c22     ARA="TIMEOUT",30
    9e50:	00000000 42002c00 42003000 42003400     .....,.B.0.B.4.B
    9e60:	001c1c1b 10000800 00002000              ......... ..

00009e6c <tc_interrupt_vectors.13120>:
    9e6c:	00141312                                ....

00009e70 <arrow_right_data>:
    9e70:	80c0e0f0 070f0000 00000103              ............

00009e7c <sysfont_glyphs>:
	...
    9ea0:	00300000 00300030 00300030 00300030     ..0.0.0.0.0.0.0.
    9eb0:	00300000 00000030 00000000 00000000     ..0.0...........
    9ec0:	006c0000 006c006c 0000006c 00000000     ..l.l.l.l.......
	...
    9ee4:	00480048 004800fc 00480048 004800fc     H.H...H.H.H...H.
    9ef4:	00000048 00000000 00000000 00100000     H...............
    9f04:	003c0010 00300040 00040008 00100078     ..<.@.0.....x...
    9f14:	00000010 00000000 00000000 00000000     ................
    9f24:	00a4007c 004800a8 00140010 004a002a     |.....H.....*.J.
    9f34:	00000044 00000000 00000000 00700000     D.............p.
    9f44:	00880088 00700088 008a0088 008c008a     ......p.........
    9f54:	00000070 00000000 00000000 00100000     p...............
    9f64:	00100010 00000000 00000000 00000000     ................
	...
    9f80:	00100008 00200010 00200020 00200020     ...... . . . . .
    9f90:	00100020 00080010 00000000 00000000      ...............
    9fa0:	00100020 00080010 00080008 00080008      ...............
    9fb0:	00100008 00200010 00000000 00000000     ...... .........
    9fc0:	00280000 007c0010 00280010 00000000     ..(...|...(.....
	...
    9fe8:	00100010 00fe0010 00100010 00000010     ................
	...
    a010:	00180000 00300018 00000020 00000000     ......0. .......
	...
    a02c:	00fe0000 00000000 00000000 00000000     ................
	...
    a050:	00180000 00000018 00000000 00000000     ................
    a060:	00000000 00080004 00100008 00200010     .............. .
    a070:	00400020 00000040 00000000 00000000      .@.@...........
    a080:	00780000 00840084 0094008c 00c400a4     ..x.............
    a090:	00840084 00000078 00000000 00000000     ....x...........
    a0a0:	00100000 00500030 00100010 00100010     ....0.P.........
    a0b0:	00100010 0000007c 00000000 00000000     ....|...........
    a0c0:	00700000 00080088 00100008 00200010     ..p........... .
    a0d0:	00400020 000000fc 00000000 00000000      .@.............
    a0e0:	00700000 00080088 00300008 00080008     ..p.......0.....
    a0f0:	00880008 00000070 00000000 00000000     ....p...........
    a100:	00080000 00280018 00480028 00880088     ......(.(.H.....
    a110:	000800fc 00000008 00000000 00000000     ................
    a120:	007c0000 00800080 00c400b8 00040004     ..|.............
    a130:	00840004 00000078 00000000 00000000     ....x...........
    a140:	00380000 00800040 00b00080 008400c8     ..8.@...........
    a150:	00480084 00000030 00000000 00000000     ..H.0...........
    a160:	00fc0000 00040004 00080008 00100010     ................
    a170:	00200020 00000040 00000000 00000000      . .@...........
    a180:	00780000 00840084 00780084 00840084     ..x.......x.....
    a190:	00840084 00000078 00000000 00000000     ....x...........
    a1a0:	00780000 00840084 008c0084 00040074     ..x.........t...
    a1b0:	00100008 000000e0 00000000 00000000     ................
	...
    a1c8:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
    a1e8:	00600000 00000060 00600000 00c00060     ..`.`.....`.`...
    a1f8:	00000080 00000000 00000000 00000000     ................
    a208:	00180004 00800060 00180060 00000004     ....`...`.......
	...
    a228:	007e0000 00000000 0000007e 00000000     ..~.....~.......
	...
    a248:	00300040 0002000c 0030000c 00000040     @.0.......0.@...
	...
    a260:	00700000 00080088 00100008 00200020     ..p......... . .
    a270:	00200000 00000020 00000000 00000000     .. . ...........
    a280:	00000000 003c0000 00ba0042 00aa00aa     ......<.B.......
    a290:	00bc00aa 003c0040 00000000 00000000     ....@.<.........
    a2a0:	00100000 00280010 00280028 007c0044     ......(.(.(.D.|.
    a2b0:	00820044 00000082 00000000 00000000     D...............
    a2c0:	00f00000 00880088 00f00088 00880088     ................
    a2d0:	00880088 000000f0 00000000 00000000     ................
    a2e0:	00380000 00800044 00800080 00800080     ..8.D...........
    a2f0:	00440080 00000038 00000000 00000000     ..D.8...........
    a300:	00f00000 00840088 00840084 00840084     ................
    a310:	00880084 000000f0 00000000 00000000     ................
    a320:	007c0000 00400040 00780040 00400040     ..|.@.@.@.x.@.@.
    a330:	00400040 0000007c 00000000 00000000     @.@.|...........
    a340:	007c0000 00400040 00400040 00400078     ..|.@.@.@.@.x.@.
    a350:	00400040 00000040 00000000 00000000     @.@.@...........
    a360:	00380000 00800044 00800080 0084009c     ..8.D...........
    a370:	00440084 0000003c 00000000 00000000     ..D.<...........
    a380:	00840000 00840084 00fc0084 00840084     ................
    a390:	00840084 00000084 00000000 00000000     ................
    a3a0:	007c0000 00100010 00100010 00100010     ..|.............
    a3b0:	00100010 0000007c 00000000 00000000     ....|...........
    a3c0:	00f80000 00080008 00080008 00080008     ................
    a3d0:	00100008 000000e0 00000000 00000000     ................
    a3e0:	00840000 00880084 00a00090 008800d0     ................
    a3f0:	00840088 00000084 00000000 00000000     ................
    a400:	00800000 00800080 00800080 00800080     ................
    a410:	00800080 000000fc 00000000 00000000     ................
    a420:	00840000 00cc0084 00b400cc 008400b4     ................
    a430:	00840084 00000084 00000000 00000000     ................
    a440:	00840000 00c400c4 00a400a4 00940094     ................
    a450:	008c008c 00000084 00000000 00000000     ................
    a460:	00300000 00840048 00840084 00840084     ..0.H...........
    a470:	00480084 00000030 00000000 00000000     ..H.0...........
    a480:	00f00000 00840088 00840084 00f00088     ................
    a490:	00800080 00000080 00000000 00000000     ................
    a4a0:	00300000 00840048 00840084 00840084     ..0.H...........
    a4b0:	00480084 00200030 0000001c 00000000     ..H.0. .........
    a4c0:	00f00000 00840088 00880084 009000f0     ................
    a4d0:	00840088 00000084 00000000 00000000     ................
    a4e0:	00780000 00800084 00300040 00040008     ..x.....@.0.....
    a4f0:	00840004 00000078 00000000 00000000     ....x...........
    a500:	00fe0000 00100010 00100010 00100010     ................
    a510:	00100010 00000010 00000000 00000000     ................
    a520:	00840000 00840084 00840084 00840084     ................
    a530:	00840084 00000078 00000000 00000000     ....x...........
    a540:	00820000 00440082 00440044 00280044     ......D.D.D.D.(.
    a550:	00280028 00000010 00000000 00000000     (.(.............
    a560:	00840000 00840084 00b40084 00b400b4     ................
    a570:	00480078 00000048 00000000 00000000     x.H.H...........
    a580:	00820000 00440044 00100028 00280010     ....D.D.(.....(.
    a590:	00440044 00000082 00000000 00000000     D.D.............
    a5a0:	00820000 00440044 00280028 00100028     ....D.D.(.(.(...
    a5b0:	00100010 00000010 00000000 00000000     ................
    a5c0:	00fc0000 00080004 00100008 00200010     .............. .
    a5d0:	00400040 000000fe 00000000 00000000     @.@.............
    a5e0:	008000e0 00800080 00800080 00800080     ................
    a5f0:	00800080 00e00080 00000000 00000000     ................
    a600:	00400000 00200040 00100020 00080010     ..@.@. . .......
    a610:	00040008 00000004 00000000 00000000     ................
    a620:	002000e0 00200020 00200020 00200020     .. . . . . . . .
    a630:	00200020 00e00020 00000000 00000000      . . ...........
    a640:	00100000 00440028 00000000 00000000     ....(.D.........
	...
    a674:	0000007c 00000000 00000000 00200000     |............. .
    a684:	00080010 00000000 00000000 00000000     ................
	...
    a6a8:	00040078 007c0004 008c0084 00000076     x.....|.....v...
	...
    a6c0:	00800080 00800080 00c400b8 00840084     ................
    a6d0:	00880084 000000f0 00000000 00000000     ................
	...
    a6e8:	0080007c 00800080 00800080 0000007c     |...........|...
	...
    a700:	00020002 00020002 0042003e 00820082     ........>.B.....
    a710:	00420082 0000003e 00000000 00000000     ..B.>...........
	...
    a728:	0082007c 00fe0082 00800080 0000007e     |...........~...
	...
    a740:	001c0000 00200020 002000fc 00200020     .... . ... . . .
    a750:	00200020 000000fc 00000000 00000000      . .............
	...
    a768:	0084007c 00840084 008c0084 00040074     |...........t...
    a778:	00380044 00000000 00800080 00800080     D.8.............
    a788:	00c400b8 00840084 00840084 00000084     ................
	...
    a7a0:	00100000 00000000 00100070 00100010     ........p.......
    a7b0:	00100010 0000007c 00000000 00000000     ....|...........
    a7c0:	00080000 00000000 00080078 00080008     ........x.......
    a7d0:	00080008 00080008 00e00010 00000000     ................
    a7e0:	00800080 00800080 00900088 00e000a0     ................
    a7f0:	00880090 00000084 00000000 00000000     ................
    a800:	00f00000 00100010 00100010 00100010     ................
    a810:	00100010 000000fe 00000000 00000000     ................
	...
    a828:	00d400ac 00940094 00940094 00000094     ................
	...
    a848:	00c400b8 00840084 00840084 00000084     ................
	...
    a868:	00840078 00840084 00840084 00000078     x...........x...
	...
    a888:	00c400b8 00840084 00840084 008000f8     ................
    a898:	00800080 00000000 00000000 00000000     ................
    a8a8:	0084007c 00840084 00840084 0004007c     |...........|...
    a8b8:	00040004 00000000 00000000 00000000     ................
    a8c8:	003000cc 00200020 00200020 000000f8     ..0. . . . .....
	...
    a8e8:	0080007c 00780080 00040004 000000f8     |.....x.........
	...
    a904:	00200000 002000fc 00200020 00200020     .. ... . . . . .
    a914:	0000001c 00000000 00000000 00000000     ................
    a924:	00000000 00880088 00880088 00880088     ................
    a934:	00000074 00000000 00000000 00000000     t...............
    a944:	00000000 00440082 00280044 00100028     ......D.D.(.(...
    a954:	00000010 00000000 00000000 00000000     ................
    a964:	00000000 00840084 00b400b4 00480048     ............H.H.
    a974:	00000048 00000000 00000000 00000000     H...............
    a984:	00000000 00280044 00100028 00440028     ....D.(.(...(.D.
    a994:	00000044 00000000 00000000 00000000     D...............
    a9a4:	00000000 00440082 00280044 00280028     ......D.D.(.(.(.
    a9b4:	00100010 00200020 00000000 00000000     .... . .........
    a9c4:	00000000 000400fc 00100008 00400020     ............ .@.
    a9d4:	000000fc 00000000 00000000 00100008     ................
    a9e4:	00080010 00100008 00080010 00100008     ................
    a9f4:	00080010 00000000 00000000 00100010     ................
    aa04:	00100010 00000010 00100000 00100010     ................
    aa14:	00100010 00000000 00000000 00100020     ............ ...
    aa24:	00200010 00100020 00200010 00100020     .. . ..... . ...
    aa34:	00200010 00000000 42000800 42000c00     .. ........B...B
    aa44:	42001000 42001400 0c0b0a09 000028c0     ...B...B.....(..
    aa54:	0000291c 0000291c 000028ba 000028ba     .)...)...(...(..
    aa64:	000028d6 000028c6 000028dc 0000290a     .(...(...(...)..
    aa74:	00002a14 00002a74 00002a74 000029f4     .*..t*..t*...)..
    aa84:	00002a06 00002a22 000029f8 00002a30     .*.."*...)..0*..
    aa94:	00002a64 305a5441 00000000 30455441     d*..ATZ0....ATE0
    aaa4:	00000000 432b5441 50535047 313d5257     ....AT+CGPSPWR=1
    aab4:	00000000 432b5441 50535047 303d5257     ....AT+CGPSPWR=0
    aac4:	00000000 432b5441 49535047 333d464e     ....AT+CGPSINF=3
    aad4:	00000032 5047432b 464e4953 00000000     2...+CGPSINF....
    aae4:	62616e45 676e696c 00000000 53525047     Enabling....GPRS
    aaf4:	00000000 74696157 20676e69 00726f66     ....Waiting for.
    ab04:	20535047 00786966 74746553 73676e69     GPS fix.Settings
    ab14:	00000000 004d5347 204d5347 75646f4d     ....GSM.GSM Modu
    ab24:	0000656c 67676f4c 20676e69 71657266     le..Logging freq
    ab34:	0000002e 656c6449 646f4d20 00000065     ....Idle Mode...
    ab44:	70736944 0079616c 65656c53 6f6d2070     Display.Sleep mo
    ab54:	00006564 65776f50 00000072 6b636142     de..Power...Back
    ab64:	00000000 73203031 00006365 73203033     ....10 sec..30 s
    ab74:	00006365 696d2031 0000006e 696d2035     ec..1 min...5 mi
    ab84:	0000006e 6d203031 00006e69 6d203033     n...10 min..30 m
    ab94:	00006e69 6f682031 00007275 6e727554     in..1 hour..Turn
    aba4:	66666f20 00000000 656c6449 646f6d20      off....Idle mod
    abb4:	00000065 67676f4c 00676e69 74697845     e...Logging.Exit
    abc4:	00000000 00000043                       ....C...

0000abcc <_global_impure_ptr>:
    abcc:	20000108                                ... 

0000abd0 <tinytens>:
    abd0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    abe0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    abf0:	64ac6f43 11680628                       Co.d(.h.

0000abf8 <fpi.5246>:
    abf8:	00000035 fffffbce 000003cb 00000001     5...............
    ac08:	00000000                                ....

0000ac0c <fpinan.5282>:
    ac0c:	00000034 fffffbce 000003cb 00000001     4...............
    ac1c:	00000000 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
    ac2c:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    ac3c:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    ac4c:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    ac5c:	62613938 66656463 20200000                       89abcdef.

0000ac65 <_ctype_>:
    ac65:	20202000 20202020 28282020 20282828     .         ((((( 
    ac75:	20202020 20202020 20202020 20202020                     
    ac85:	10108820 10101010 10101010 10101010      ...............
    ac95:	04040410 04040404 10040404 10101010     ................
    aca5:	41411010 41414141 01010101 01010101     ..AAAAAA........
    acb5:	01010101 01010101 01010101 10101010     ................
    acc5:	42421010 42424242 02020202 02020202     ..BBBBBB........
    acd5:	02020202 02020202 02020202 10101010     ................
    ace5:	00000020 00000000 00000000 00000000      ...............
	...
    ad65:	666e4900 74696e69 614e0079 0000004e              .Infinity.NaN..

0000ad74 <__sf_fake_stdin>:
	...

0000ad94 <__sf_fake_stdout>:
	...

0000adb4 <__sf_fake_stderr>:
	...
    add4:	49534f50 002e0058 00000000              POSIX.......

0000ade0 <__mprec_tens>:
    ade0:	00000000 3ff00000 00000000 40240000     .......?......$@
    adf0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    ae00:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    ae10:	00000000 412e8480 00000000 416312d0     .......A......cA
    ae20:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    ae30:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    ae40:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    ae50:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    ae60:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    ae70:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    ae80:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    ae90:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    aea0:	79d99db4 44ea7843                       ...yCx.D

0000aea8 <__mprec_bigtens>:
    aea8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    aeb8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    aec8:	7f73bf3c 75154fdd                       <.s..O.u

0000aed0 <p05.5281>:
    aed0:	00000005 00000019 0000007d 00007c54     ........}...T|..
    aee0:	00007bf0 00007c38 00007b1e 00007c38     .{..8|...{..8|..
    aef0:	00007c2c 00007c38 00007b1e 00007bf0     ,|..8|...{...{..
    af00:	00007bf0 00007c2c 00007b1e 00007b14     .{..,|...{...{..
    af10:	00007b14 00007b14 00007e78 00008524     .{...{..x~..$...
    af20:	00008712 00008712 00008504 000083ee     ................
    af30:	000083ee 000084f6 00008504 000083ee     ................
    af40:	000084f6 000083ee 00008504 000083ec     ................
    af50:	000083ec 000083ec 0000871a              ............

0000af5c <_init>:
    af5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    af5e:	46c0      	nop			; (mov r8, r8)
    af60:	bcf8      	pop	{r3, r4, r5, r6, r7}
    af62:	bc08      	pop	{r3}
    af64:	469e      	mov	lr, r3
    af66:	4770      	bx	lr

0000af68 <__init_array_start>:
    af68:	000000d9 	.word	0x000000d9

0000af6c <_fini>:
    af6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    af6e:	46c0      	nop			; (mov r8, r8)
    af70:	bcf8      	pop	{r3, r4, r5, r6, r7}
    af72:	bc08      	pop	{r3}
    af74:	469e      	mov	lr, r3
    af76:	4770      	bx	lr

0000af78 <__fini_array_start>:
    af78:	000000b1 	.word	0x000000b1
