ECE 4750 Section 1: RTL Design with Verilog
==========================================================================

This folder contains the code and documentation for **ECE 4750 Section 1** 
on RTL design with Verilog for the Fall 2025 offering.

You can find the section handout here:

 - [index.md](index.md)

Or online here:

 - https://cornell-ece4750.github.io/2025F/sections/section1/

