Design Assistant report for top_example_chaining_top
Mon Jul 18 10:14:02 2011
Quartus II Version 11.0 Build 157 04/27/2011 Service Pack 0.01 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. High Violations
  5. Medium Violations
  6. Information only Violations
  7. Rule Suppression Assignments
  8. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Mon Jul 18 10:14:02 2011 ;
; Revision Name                     ; top_example_chaining_top            ;
; Top-level Entity Name             ; sonic_top_wrapper                   ;
; Family                            ; Stratix IV                          ;
; Total Critical Violations         ; 0                                   ;
; Total High Violations             ; 32                                  ;
; - Rule R101                       ; 18                                  ;
; - Rule S102                       ; 1                                   ;
; - Rule D103                       ; 13                                  ;
; Total Medium Violations           ; 8                                   ;
; - Rule R102                       ; 2                                   ;
; - Rule R105                       ; 2                                   ;
; - Rule D102                       ; 4                                   ;
; Total Information only Violations ; 326                                 ;
; - Rule T101                       ; 276                                 ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Option                                                                                                                                                                                                                                                                               ; Setting      ; To ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Design Assistant mode                                                                                                                                                                                                                                                                ; Post-Fitting ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                                                                                                                                        ; 25           ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                                                                                                                                    ; 30           ;    ;
; Minimum number of node fan-out                                                                                                                                                                                                                                                       ; 30           ;    ;
; Maximum number of nodes to report                                                                                                                                                                                                                                                    ; 50           ;    ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                                                                                                                                 ; On           ;    ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                                                                                                                                        ; On           ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                                          ; On           ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                                   ; On           ;    ;
; Rule C105: Clock signal should be a global signal (Rule applies during post-fitting analysis. This rule applies during both post-fitting analysis and post-synthesis analysis if the design targets a MAX 3000 or MAX 7000 device. For more information, see the Help for the rule.) ; On           ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                                                                                                         ; On           ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                                                         ; On           ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                                                ; On           ;    ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                                                                                                                                    ; On           ;    ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                                                                                                                                  ; On           ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                                            ; On           ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                                                                                                                                     ; On           ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                                                                                                                                             ; On           ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                                                                                                                                             ; On           ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                                                                                                                                           ; On           ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                                                                                                                                    ; On           ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                                                                                                                                         ; On           ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                                                                                                                                           ; On           ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                                                                                                                                         ; On           ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                                                                                                                                      ; On           ;    ;
; Rule A108: Design should not contain latches                                                                                                                                                                                                                                         ; On           ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                                                                                                                                             ; On           ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                ; On           ;    ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                                                                                                                                              ; On           ;    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                                                                ; On           ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                        ; On           ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; On           ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                                                                                                                                              ; On           ;    ;
; Rule M101: Data bits are not synchronized when transferred to the state machine of asynchronous clock domains                                                                                                                                                                        ; Off          ;    ;
; Rule M102: No reset signal defined to initialize the state machine                                                                                                                                                                                                                   ; Off          ;    ;
; Rule M103: State machine should not contain an unreachable state                                                                                                                                                                                                                     ; Off          ;    ;
; Rule M104: State machine should not contain a deadlock state                                                                                                                                                                                                                         ; Off          ;    ;
; Rule M105: State machine should not contain a dead transition                                                                                                                                                                                                                        ; Off          ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                                                ; Off          ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                ; Off          ;    ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                                                                                                                                 ; Off          ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                                          ; Off          ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                                   ; Off          ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                                                                                                         ; Off          ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                        ; Off          ;    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                                                                                                                  ; Name                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|comb~0                                                                                                                                                                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|sr1[16]                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|state.S2                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|sr1[18]                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|sr1[21]                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|sr1[25]                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|sr1[27]                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|sr1[28]                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|sr1[30]                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|sr1[31]                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|sr1[32]                                                                           ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0                                                                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[0]             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[2]             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[3]             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[4]             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[6]             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[7]             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[8]             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[9]             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[11]            ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|q_reg[12]            ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_16                                                                                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|data_valid                                                                            ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_28                                                                                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|data_out[17]                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|data_out[3]                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|data_out[58]                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|data_out[59]                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|data_out[9]                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[18]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[58]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[59]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[26]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[27]                                                                               ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_30                                                                                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|data_out[20]                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|data_out[27]                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][3] ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][2] ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][5] ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][6] ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][8] ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][7] ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]         ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2][1] ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_26                                                                                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[17]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[3]                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[50]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[16]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|state.S4                                                                              ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[10]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|state.S3                                                                              ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[16]                                                                               ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_14                                                                                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[20]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[22]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[60]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[46]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[30]                                                                               ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_20                                                                                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[26]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[27]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[33]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[24]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[2]                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[0]                                                                                ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_6                                                                                                                                                 ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[34]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[53]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[30]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[35]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[38]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[54]                                                                               ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_22                                                                                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[39]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[57]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[31]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[47]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[33]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[36]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[39]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[20]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[28]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[31]                                                                               ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_8                                                                                                                                                 ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[41]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[48]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[56]                                                                               ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_4                                                                                                                                                 ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[42]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[18]                                                                               ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_18                                                                                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[10]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[55]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[61]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[62]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[63]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[15]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[13]                                                                               ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_12                                                                                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[12]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[9]                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[11]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[3]                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[12]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[14]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[38]                                                                               ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|comb~1                                                                                                                                                                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|wrreq_reg                                                                                                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|wrena_reg                                                                                                                                                          ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_10                                                                                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[28]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[44]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[51]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[23]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[32]                                                                               ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_24                                                                                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1[49]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[17]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[34]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[22]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[8]                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[11]                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[24]                                                                               ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_2                                                                                                                                                 ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr0[1]                                                                                ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pllreset_delay_blk0c[0]                                                                                                                                                  ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                            ; pcie_rstn                                                                                                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 1                                                                                                                                      ;                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_data_rd_cycle                                                                                                   ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 2                                                                                                                                      ;                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[0]                                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 3                                                                                                                                      ;                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[1]                                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 4                                                                                                                                      ;                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[2]                                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 5                                                                                                                                      ;                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[3]                                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 6                                                                                                                                      ;                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[4]                                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 7                                                                                                                                      ;                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[5]                                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 8                                                                                                                                      ;                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[6]                                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 9                                                                                                                                      ;                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[7]                                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 10                                                                                                                                     ;                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[8]                                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 11                                                                                                                                     ;                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[9]                                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 12                                                                                                                                     ;                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|transferring_data                                                                                                      ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 13                                                                                                                                     ;                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rcving_last_cpl_for_tag                                                                                                ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                                                                                                                          ; Name                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                              ; local_rstn_ext                                                                                                                                                                                                                                                                              ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_v1_15:SUT|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_v1_15:SUT|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                   ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                    ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_common_gray_clock_crosser:test_out_crosser|q_reg[0]                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_common_gray_clock_crosser:test_out_crosser|q_reg[5]                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_common_gray_clock_crosser:test_out_crosser|q_reg[2]                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_common_gray_clock_crosser:test_out_crosser|q_reg[3]                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_common_gray_clock_crosser:test_out_crosser|q_reg[4]                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_common_gray_clock_crosser:test_out_crosser|q_reg[1]                                                                                                                                                                                                                                   ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                              ; pcie_rstn                                                                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[9]                                                                                                                                            ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[8]                                                                                                                                            ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[7]                                                                                                                                            ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[6]                                                                                                                                            ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[5]                                                                                                                                            ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[4]                                                                                                                                            ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[3]                                                                                                                                            ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[2]                                                                                                                                            ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[1]                                                                                                                                            ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                          ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "altera_reserved_tck"                                                                                                                                                                                                 ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                         ;
;  Reset signal destination node(s) from clock "altera_reserved_tck"                                                                                                                                                                                                 ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                         ;
;  Reset signal destination node(s) from clock "altera_reserved_tck"                                                                                                                                                                                                 ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                          ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                          ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                             ;
;  Reset signal destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                          ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                ;
;  Reset signal destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                          ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                ;
;  Reset signal destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                          ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                ;
;  Reset signal destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                          ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                ;
;  Reset signal destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                          ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                ;
;  Reset signal destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                          ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                ;
;  Reset signal destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                          ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                ;
;  Reset signal destination node(s) from clock "clk_200MHz"                                                                                                                                                                                                          ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                 ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 1                                                                                 ;                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold                                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" - (Bus) ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7]                                                            ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 2                                                                                 ;                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|rx_coreclk_in[0]" - (Bus)       ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data         ;
;  Synchronizer node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                    ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 3                                                                                 ;                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data         ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]" - (Bus) ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 4                                                                                 ;                                                                                                                                                                                                                                                                                             ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                          ; sonic_common_gray_clock_crosser:test_out_crosser|gray_data                                                                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "clk_200MHz" - (Bus)                                                                                                                                                                                                              ; sonic_common_gray_clock_crosser:test_out_crosser|shift_register[2]                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                                                                                                                        ; Fan-Out ;
+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_156:pll_156|altpll:altpll_component|pll_156_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                                                                                                                                              ; 1685    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]~clkctrl_d                                                                           ; 301     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|comb~0                                                                                                                                                                                                    ; 339     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|alt_dprio:inst_alt_dprio|state_mc_counter_q[5]                                                                                               ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|state.S2                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|top_rs_hip:rs_hip|app_rstn                                                                                                                                                                                                                                                  ; 1448    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                               ; 746     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|shift_r                                                                                        ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|state.S1                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|state.S0                                                                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|state.S7                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|state.S6                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|state.S5                                                                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|state.S4                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|state.S3                                                                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out~clkctrl                                                                                                                                                                                ; 13977   ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                   ; 394     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                                                                              ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                              ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|basic_address[0]                                                                                                                                                                  ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|alt_dprio:inst_alt_dprio|Equal0~0                                                                                                            ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~QUARTUS_CREATED_GND~I                                                                                                                                                                                                                                                                                      ; 401     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                    ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                              ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                                                                                                             ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                              ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|state.IDLE_STATE                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                        ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~40                                                                                                                                                                                ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                                                                              ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|tx_stream_ready0_reg                                                                                                                                                                                      ; 159     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|srst                                                                                                                                                                                                                                                    ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init                                                                                                                                                      ; 466     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                                                                                                         ; 4080    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                         ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                    ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_eyemon:sc_eyemon|alt_xcvr_reconfig_eyemon_tgx:eyemon_tgx|alt_mutex_acq:mutex_inst|mutex_grant                                                                   ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_dfe:sc_dfe|alt_xcvr_reconfig_dfe_tgx:dfe_tgx|alt_mutex_acq:mutex_inst|mutex_grant                                                                               ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_wrreq_n~1                                                                                                                                                                       ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|in_ready                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|basic_reconfig_irq                                                                                                                           ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_offset_cancellation:sc_offset|alt_xcvr_reconfig_offset_cancellation_tgx:offset_cancellation_tgx|alt_mutex_acq:mutex_inst|mutex_grant                            ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|basic_reconfig_readdata[0]                                                                                                                   ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_d~0                                                                                                                                                                             ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|nstate.MRD_TX_ACK~0                                                                                                                                ; 152     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_tx_req_reg:HIPCAB_128.altpcierd_tx_req128_reg|g_pipe.rtx_desc0[126]                                                                                                                                                                           ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                           ; 271     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                            ; 271     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_address_b[0]~1                                                                                                               ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_address_b[1]~2                                                                                                               ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_address_b[2]~0                                                                                                               ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_address_b[3]~4                                                                                                               ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_address_b[4]~3                                                                                                               ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_dv0                                                                                                                                                                                 ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_be0~1                                                                                                                                                                               ; 136     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_ela1:auto_generated|a_dpfifo_1da1:dpfifo|altsyncram_mlk1:FIFOram|q_b[126]                                                                               ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_merlin_slave_translator:mdio_csr_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                               ; 214     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_analog_tgx:sc_analog|state.READ_FROM_BASIC_DONE                                                                                                                 ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_analog_tgx:sc_analog|control_reg[0]                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|rx_stream_valid0_reg                                                                                                                                                                                                                                    ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rxfifo_rreq~5                                                                                                                                                                          ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txdata_with_payload~0                                                                                                                                                                  ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_ws0_rr                                                                                                                                                                              ; 148     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|ctrltx_3dw~0                                                                                                                                                                           ; 111     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|prg_reg_DW0~0                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|prg_reg_DW0~0                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.DT_FIFO_RD_QW0                                                                                                            ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init_shift~0                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|ctrlrx_dw_addroffeset_reg[1]                                                                                                                                                           ; 144     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|ctrlrx_3dw_del                                                                                                                                                                         ; 139     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_sop~0                                                                                                                                                                               ; 224     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                       ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_eth_mdio:mdio|Equal0~3                                                                                                                                                                                                                                                               ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_analog_tgx:sc_analog|state.IDLE                                                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_analog_tgx:sc_analog|addr_offset[1]                                                                                                                             ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|rx_ack0                                                                                                                                                                                                   ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_ws0_r                                                                                                                                                                               ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|ctrltx_address[3]                                                                                                                                                                      ; 171     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|ctrltx_address[2]                                                                                                                                                                      ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|tx_sel_pcnt                                                                                                                                                                                               ; 199     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|tx_sel_dmawr                                                                                                                                                                                              ; 222     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|tx_desc0[121]~0                                                                                                                                                                                           ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|tx_sel_interrupt                                                                                                                                                                                          ; 150     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|tx_sel_command                                                                                                                                                                                            ; 150     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|sonic_rc_update:rc_update|intr_data_upd_cycle                                                                                                         ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|ep_lastupd_cycle                                                                                                                    ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|tx_sel_descriptor_dmawr                                                                                                                                                                                   ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|tx_sel_descriptor_dmard                                                                                                                                                                                   ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|tx_desc0[76]~3                                                                                                                                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|dma_prg_addr_reg[2]                                                                                                                                       ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|dma_prg_addr_reg[3]                                                                                                                                       ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.MRD_ACK                                                                                                                   ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_first_descriptor_cycle                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.DT_FIFO                                                                                                                   ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                         ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                        ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_offset_cancellation:sc_offset|alt_xcvr_reconfig_offset_cancellation_tgx:offset_cancellation_tgx|alt_cal_mm:alt_cal_inst|rx_done                                 ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_req_p0~0_OTERM55                                                                                                                                                                    ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|ep_lastupd_cycle~DUPLICATE                                                                                                       ; 180     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|always2~0                                                                                                                                             ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|init                                                                                                                                                ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|sonic_rc_update:rc_update|Equal5~7                                                                                                                    ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_rc_update:rc_update|intr_data_upd_cycle                                                                                                                                     ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|init                                                                                                                                                ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|tx_desc0[0]~1                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                    ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_cdr~0 ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                         ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|grant[0]~2                                                                                                                                                                                                           ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_offset_cancellation:sc_offset|alt_xcvr_reconfig_offset_cancellation_tgx:offset_cancellation_tgx|alt_cal_mm:alt_cal_inst|state.TEST_INPUT                        ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tag_cpl                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|init                                                                                                                                                     ; 195     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cstate[1]                                                                                                                                                                         ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cstate[2]                                                                                                                                                                         ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|wr_fifo_rdreq                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|wrreq_d[2]                                                                                                                       ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_rxtx_downstream_intf:sonic_rxtx_mem_intf|fifo_wr                                                                                                                      ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|sonic_rc_update:rc_update|Equal5~0                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|addrval_32b                                                                                                                         ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|dt_3dw_rcadd                                                                                                                                              ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_rc_update:rc_update|Equal5~7                                                                                                                                                ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|dt_3dw_rcadd                                                                                                                                             ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|irq_base_rc[32]                                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|tx_desc~0                                                                                                                                          ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|tx_desc~0                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|irq_base_rc[33]                                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|irq_base_rc[34]                                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|cstate.IDLE_ST                                                                                                                                      ; 102     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|tx_desc_addr~1                                                                                                                                      ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|sonic_rc_update:rc_update|Equal5~6                                                                                                                    ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|cmd_base_rc[63]                                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|cmd_base_rc[62]                                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_rc_update:rc_update|Equal5~0                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|cmd_base_rc[61]                                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_rc_update:rc_update|Equal5~6                                                                                                                                                ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DONE                                                                                                                      ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[125]                                                                                                                                                                          ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[34]                                                                                                                                                                           ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[2]                                                                                                                                                                            ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[35]                                                                                                                                                                           ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[3]                                                                                                                                                                            ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_rxtx_downstream_intf:sonic_rxtx_mem_intf|cstate_rx.RX_DESC2_ACK                                                                                                       ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|always9~2                                                                                                                                          ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DT_FIFO                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|wr_fifo_almost_full~0                                                                                                            ; 166     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar_reg_access|reg_rd_data_valid                                                                                                                           ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cstate[0]                                                                                                                                                                         ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|addrval_32b~8                                                                                                                       ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|cstate.IDLE_ST                                                                                                                                     ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|tx_desc_addr~1                                                                                                                                     ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|addrval_32b                                                                                                                      ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|txadd_3dw                                                                                                                        ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|addrval_32b_eplast                                                                                                               ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|soft_cmd_reset                                                                                                                                      ; 231     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|init_shift~0                                                                                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|soft_irq_reset                                                                                                                                      ; 258     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|addrval_32b_eplast~DUPLICATE                                                                                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|rx_coreclk_in[0]~clkctrl_d                                                                           ; 223     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_desc_addr~1                                                                                                                      ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_addr_eplast[0]~1                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DT_FIFO_RD_QW0                                                                                                            ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_bank_decode_d1[3]                                                                                                                                                                                                                                    ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|read_from_user[11]~0                                                                                                                                                                                                                                         ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0                                                                                                                                                                          ; 182     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|always2~1                                                                                                                                             ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|LessThan2~10                                                                                                                                          ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|valid                                                                                              ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|Equal3~0                                                                                                                                            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.DT_FIFO_RD_QW1                                                                                                            ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DT_FIFO_RD_QW1                                                                                                            ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|tx_addr_eplast[0]~1                                                                                                              ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[2]                                                                                                                           ; 103     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[3]                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|Equal3~1                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cmd_type_reg[0]                                                                                                                                                                   ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|Equal2~7                                                                                                                            ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|txadd_3dw                                                                                                                           ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|irf_reg[2][7]                                                                                                                                                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                              ; 409     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~clkctrl                                                                                                                                                                                                                      ; 3360    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_bank_decode_d1[2]                                                                                                                                                                                                                                    ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_bank_decode_d1[1]                                                                                                                                                                                                                                    ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_eth_mdio:mdio|csr_readdata~2                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|Equal4~1                                                                                                                                                                          ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cmd_type_reg[2]                                                                                                                                                                   ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cmd_type_reg[4]                                                                                                                                                                   ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|Equal21~0                                                                                                                                                                         ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cmd_type_reg[1]                                                                                                                                                                   ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar_reg_access|reg_rd_addr_reg[6]                                                                                                                          ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar_reg_access|reg_rd_addr_reg[5]                                                                                                                          ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar_reg_access|reg_rd_addr_reg[4]                                                                                                                          ; 123     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|irq_prg_addr_reg[3]                                                                                                                                 ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|irq_prg_addr_reg[2]                                                                                                                                 ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|prg_reg_DW1~0                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|prg_reg_DW1~0                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|Equal5~6                                                                                                                         ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[5]                                                                                                                           ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[4]                                                                                                                           ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|Selector31~0                                                                                                                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW4~1                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW5~1                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|tx_desc_addr~0                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                      ; 2435    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_decode_d1[3]                                                                                                                                                                                                                                         ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|mux_first_stage_a[11]~0                                                                                                                                                                                                                                      ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|init_shift~0                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|Equal21~2                                                                                                                                                                         ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|state.S2                                                                                           ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|state.S5                                                                                           ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|state.S0                                                                                           ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|sr1~0                                                                                              ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|state.S1                                                                                           ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|state.S4                                                                                           ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar_reg_access|Selector28~0                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|soft_irq_reset~1                                                                                                                                    ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|irq_prg_addr[6]                                                                                                                                                                   ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|prg_reg_DW2~0                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|prg_reg_DW2~0                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|state.S3                                                                                           ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_decode_d1[2]                                                                                                                                                                                                                                         ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_decode_d1[1]                                                                                                                                                                                                                                         ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|state.S6                                                                                           ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|state.S7                                                                                           ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar_reg_access|reg_rd_addr_reg[3]                                                                                                                          ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE                                                                                                                                                                                                  ; 746     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_eth_mdio:mdio|address[4]~0                                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|Equal3~2                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_upstream_gearbox:gearbox_upstream|WideOr1                                                                                            ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|always7~0                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|always7~1                                                                                                                                                                         ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|irq_prg_wrena~0                                                                                                                                                                   ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                                                                 ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|interrupt_logic:interrupt_0|irq_mask_wr_strobe~0                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW2~0                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW3~0                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW1~0                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                        ; 404     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                        ; 404     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                        ; 404     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                        ; 404     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                        ; 404     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                        ; 404     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                        ; 404     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                        ; 803     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                        ; 404     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                        ; 404     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                        ; 404     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                       ; 404     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                       ; 404     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[0]                                                                           ; 403     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[1]                                                                           ; 403     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[2]                                                                           ; 403     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[3]                                                                           ; 403     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[4]                                                                           ; 403     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[5]                                                                           ; 403     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[6]                                                                           ; 403     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[7]                                                                           ; 403     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[8]                                                                           ; 403     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[9]                                                                           ; 403     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[10]                                                                          ; 403     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[11]                                                                          ; 403     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                            ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                                                                                    ; 302     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                            ; 172     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_busy                                                                                                           ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter|cntr_52h:auto_generated|counter_reg_bit[5]                          ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|top:epmap|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                                                                                                             ; 106     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; any_rstn_rr                                                                                                                                                                                                                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr|cmpr_b0e:auto_generated|aeb_int~0                                     ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state.TEST_INPUT                                                                                                       ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|rx_done                                                                                                                ; 44      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out~clkctrl                                                                                                                                                                                ; 13977   ;
; Rule T102: Top nodes with the highest number of fan-outs         ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                                                                                                         ; 4080    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~clkctrl                                                                                                                                                                                                                      ; 3360    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                      ; 2435    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; pll_156:pll_156|altpll:altpll_component|pll_156_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                                                                                                                                              ; 1685    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|top_plus:ep_plus|top_rs_hip:rs_hip|app_rstn                                                                                                                                                                                                                                                  ; 1448    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                        ; 803     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                               ; 746     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE                                                                                                                                                                                                  ; 746     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init                                                                                                                                                      ; 466     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                              ; 409     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                        ; 404     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                        ; 404     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                        ; 404     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                        ; 404     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                        ; 404     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                        ; 404     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                        ; 404     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                       ; 404     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                        ; 404     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                        ; 404     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                       ; 404     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                        ; 404     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[4]                                                                           ; 403     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[0]                                                                           ; 403     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[10]                                                                          ; 403     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[2]                                                                           ; 403     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[6]                                                                           ; 403     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[7]                                                                           ; 403     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[5]                                                                           ; 403     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[3]                                                                           ; 403     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[8]                                                                           ; 403     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[9]                                                                           ; 403     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[11]                                                                          ; 403     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[1]                                                                           ; 403     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ~QUARTUS_CREATED_GND~I                                                                                                                                                                                                                                                                                      ; 401     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                   ; 394     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|comb~0                                                                                                                                                                                                    ; 339     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                                                                                    ; 302     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]~clkctrl_d                                                                           ; 301     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                            ; 271     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                           ; 271     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|soft_irq_reset                                                                                                                                      ; 258     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|soft_cmd_reset                                                                                                                                      ; 231     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_sop~0                                                                                                                                                                               ; 224     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|rx_coreclk_in[0]~clkctrl_d                                                                           ; 223     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|tx_sel_dmawr                                                                                                                                                                                              ; 222     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                               ; 214     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|tx_sel_pcnt                                                                                                                                                                                               ; 199     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|init                                                                                                                                                     ; 195     ;
+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Rule Suppression Assignments                            ;
+-----------------+-------+----+--------------------------+
; Assignment      ; Value ; To ; Comment                  ;
+-----------------+-------+----+--------------------------+
; DISABLE_DA_RULE ; S102  ;    ; Honored rule suppression ;
; DISABLE_DA_RULE ; C106  ;    ; Honored rule suppression ;
; DISABLE_DA_RULE ; C101  ;    ; Honored rule suppression ;
; DISABLE_DA_RULE ; C103  ;    ; Honored rule suppression ;
; DISABLE_DA_RULE ; C104  ;    ; Honored rule suppression ;
+-----------------+-------+----+--------------------------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II Design Assistant
    Info: Version 11.0 Build 157 04/27/2011 Service Pack 0.01 SJ Full Version
    Info: Processing started: Mon Jul 18 10:13:19 2011
Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off top_example_chaining_top -c top_example_chaining_top
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_cal
        Info: set_disable_timing [get_cells -compatibility_mode *|alt_cal_channel[*]] -to q 
        Info: set_disable_timing [get_cells -compatibility_mode *|alt_cal_busy] -to q 
    Info: Entity alt_cal_edge_detect
        Info: set_disable_timing [get_cells -compatibility_mode *pd*_det|alt_edge_det_ff?] -to q 
    Info: Entity alt_cal_edge_detect_mm
        Info: set_disable_timing [get_cells -compatibility_mode *pd*_det|alt_edge_det_ff?] -to q 
    Info: Entity alt_cal_mm
        Info: set_disable_timing [get_cells -compatibility_mode *|alt_cal_channel[*]] -to q 
    Info: Entity altera_avalon_st_clock_crosser
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: '../sonic_v1_15/synthesis/submodules/altera_reset_controller.sdc'
Warning: Ignored filter at altera_reset_controller.sdc(17): *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr could not be matched with a pin
Warning: Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection
    Info: set_false_path -to [get_pins -compatibility_mode -nocase *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr]
Info: Reading SDC File: '../sonic_v1_15/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info: Reading SDC File: '../../top.sdc'
Warning: Ignored filter at top.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net
Warning: Ignored create_clock at top.sdc(4): Argument <targets> is not an object ID
    Info: create_clock -period "100 MHz" -name {fixedclk_serdes} {fixedclk_serdes}
Warning: Ignored filter at top.sdc(6): *hssi_pcie_hip|testin[*] could not be matched with a pin
Warning: Ignored set_false_path at top.sdc(6): Argument <to> is an empty collection
    Info: set_false_path -to [get_pins -hierarchical {*hssi_pcie_hip|testin[*]} ]
Info: Reading SDC File: 'top_example_chaining_top.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkout[0]} -divide_by 2 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|clockout} -divide_by 2 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}
    Info: create_generated_clock -source {pll_156|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 32 -multiply_by 25 -duty_cycle 50.00 -name {pll_156|altpll_component|auto_generated|pll1|clk[0]} {pll_156|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {pll_156|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {pll_156|altpll_component|auto_generated|pll1|clk[1]} {pll_156|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkpulse} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkpulse}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|refclkout} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|refclkout}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkout[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkout[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogfastrefclkout[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogfastrefclkout[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock} -duty_cycle 50.00 -name {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk} {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}
    Info: create_generated_clock -source {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk} -divide_by 2 -duty_cycle 50.00 -name {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout} {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]}
    Info: create_clock -period 0.193 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll0|clk[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll0|clk[0]}
    Info: create_clock -period 0.193 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll0|clk[0]} -divide_by 10 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|clockout} -divide_by 2 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk} -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}
    Info: create_generated_clock -source {core|reconfig_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]} {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {core|reconfig_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]} {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll6|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll6|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll7|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll7|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll5|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll5|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll0|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll0|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll1|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll1|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll3|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll3|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll2|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll2|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll4|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll4|clk[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll3|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma3|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma3|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll2|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma2|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma2|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll1|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma1|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma1|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma0|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma0|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll7|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma7|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma7|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll6|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma6|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma6|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll5|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma5|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma5|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll4|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma4|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma4|deserclock[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkpulse} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkpulse}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkout[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkout[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogfastrefclkout[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogfastrefclkout[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|refclkout} -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div1|refclkout} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div1|refclkout}
    Info: create_generated_clock -source {pll644|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 33 -duty_cycle 50.00 -name {pll644|altpll_component|auto_generated|pll1|clk[0]} {pll644|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {refclk~input|o} -duty_cycle 50.00 -name {refclk~input~INSERTED_REFCLK_DIVIDER|clkout} {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[5] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[10] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[10] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[5] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pma0~OBSERVABLELOCKTODATA }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pma0~OBSERVABLESERIALLPBKEN }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pma0~OBSERVABLESERIALLPBKEN }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pma0~OBSERVABLELOCKTODATA }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[2] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[4] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[4] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[2] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[7] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[14] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[14] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[7] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[3] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[6] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[6] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[3] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[4] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[8] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[8] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[4] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[0] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[0] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[0] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[0] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[1] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[2] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[2] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[1] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[6] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[12] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[12] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[6] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET }] 20.000
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Warning: The master clock for this clock assignment could not be derived.  Clock: pll_156|altpll_component|auto_generated|pll1|clk[0] was not created.
    Warning: No clocks found on or feeding the specified source node: pll_156|altpll_component|auto_generated|pll1|inclk[0]
Warning: The master clock for this clock assignment could not be derived.  Clock: pll_156|altpll_component|auto_generated|pll1|clk[1] was not created.
    Warning: No clocks found on or feeding the specified source node: pll_156|altpll_component|auto_generated|pll1|inclk[0]
Warning: Ignoring clock spec: pll644|altpll_component|auto_generated|pll1|clk[0] Reason: Clock derived from ignored clock: pll_156|altpll_component|auto_generated|pll1|clk[0].  Clock assignment is being ignored.
Warning: Node: clk_200MHz was determined to be a clock but was found without an associated clock assignment.
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0  from: recoveredclk  to: clkout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0  from: deserclock[0]  to: clockout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0  from: localrefclk  to: clkout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0  from: refclk0in[0]  to: clockout
    Info: From: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|cent_unit0|dpclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLE_DPRIO_IN
    Info: From: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|cent_unit1|dpclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLE_DPRIO_IN
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma0  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma1  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma2  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma3  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma4  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma5  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma6  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma7  from: deserclock[0]  to: clockout
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pldclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[30]
    Info: Cell: core|reconfig_pll|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Warning: PLL cross checking found inconsistent PLL clock settings:
    Warning: Node: pll_156|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 5.000
    Warning: Node: pll_156|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 5.000
    Warning: Node: pll644|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 6.400
Critical Warning: (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 18 node(s) related to this rule.
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|comb~0"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_16"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_28"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_30"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_26"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_14"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_20"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_6"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_22"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_8"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_4"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_18"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_12"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|comb~1"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_10"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_24"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|comb~0_Duplicate_2"
Critical Warning: (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 1 node(s) related to this rule.
    Critical Warning: Node  "sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pllreset_delay_blk0c[0]"
Critical Warning: (High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 13 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_data_rd_cycle"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[0]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[1]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[2]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[3]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[4]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[5]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[6]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[7]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[8]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[9]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|transferring_data"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rcving_last_cpl_for_tag"
Warning: (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 2 node(s) related to this rule.
    Warning: Node  "local_rstn_ext"
    Warning: Node  "pcie_rstn"
Warning: (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 2 node(s) related to this rule.
    Warning: Node  "sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"
    Warning: Node  "sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n"
Warning: (Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 4 asynchronous clock domain interface structure(s) related to this rule.
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_rx_ctl:sonic_rx_buf|sonic_rx_circular_buffer:ep_rx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data (Bus)"
    Warning: Node  "sonic_common_gray_clock_crosser:test_out_crosser|gray_data (Bus)"
Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 276 node(s) with highest fan-out.
    Info: Node  "pll_156:pll_156|altpll:altpll_component|pll_156_altpll:auto_generated|wire_pll1_clk[1]~clkctrl"
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_om79:auto_generated|tx_coreclk_in[0]~clkctrl_d"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|comb~0"
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|alt_dprio:inst_alt_dprio|state_mc_counter_q[5]"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|state.S2"
    Info: Node  "sonic_top:core|top_plus:ep_plus|top_rs_hip:rs_hip|app_rstn"
    Info: Node  "sonic_v1_15:SUT|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|shift_r"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|state.S1"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|state.S0"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|state.S7"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|state.S6"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|state.S5"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|state.S4"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_tx_ctl:sonic_tx_buf|sonic_tx_circular_buffer:ep_tx_dpram|sonic_downstream_gearbox:gearbox_downstream|state.S3"
    Info: Node  "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out~clkctrl"
    Info: Node  "sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]"
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|basic_address[0]"
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|alt_dprio:inst_alt_dprio|Equal0~0"
    Info: Node  "~QUARTUS_CREATED_GND~I"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]"
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|state.IDLE_STATE"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~40"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info: Node  "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out~clkctrl"
    Info: Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~clkctrl"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena"
    Info: Node  "pll_156:pll_156|altpll:altpll_component|pll_156_altpll:auto_generated|wire_pll1_clk[1]~clkctrl"
    Info: Node  "sonic_top:core|top_plus:ep_plus|top_rs_hip:rs_hip|app_rstn"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load"
    Info: Node  "sonic_v1_15:SUT|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app|sonic_application_core_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init"
    Info: Node  "sld_hub:auto_hub|irf_reg[2][4]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[4]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[0]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[10]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[2]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[6]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[7]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[5]"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info: Design Assistant information: finished post-fitting analysis of current design -- generated 326 information messages and 40 warning messages
Info: Quartus II Design Assistant was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 549 megabytes
    Info: Processing ended: Mon Jul 18 10:14:03 2011
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:43


