{
	  "inputtext" : ["<NAME>", "<RESET>", "<CLOCK>", "<OUTPUT>", "<FREQ_IN>", "<FREQ_OUT>"],
	"selects" : 
	[
		{ "name" : "<EDGE_TYPE>", "options" : [ "rising_edge", "falling_edge"] }
	],
	  "moduleName" : "Clock Divider",
	  "moduleCode" : "--Non-exact timer with 50% duty cycle\nlibrary IEEE;\nuse IEEE.STD_LOGIC_1164.ALL;\nuse IEEE.STD_LOGIC_UNSIGNED.ALL;\nuse IEEE.math_real.all;\nentity <NAME> is\n    Port ( <RESET> : in  STD_LOGIC;\n           <CLOCK> : in  STD_LOGIC;\n           <OUTPUT> : out  STD_LOGIC);\nend <NAME>;\narchitecture Behavioral of <NAME> is\n    Constant pulses: integer:=<FREQ_IN>/<FREQ_OUT>;\n    constant limit: integer:= pulses-1;\n    Constant bits: integer:= integer(ceil(log2(real(pulses))));\n    signal counter: STD_LOGIC_VECTOR(bits-1 downto 0);\nbegin\n    process(<RESET>,<CLOCK>)\n    begin\n        if <RESET> = '1' then\n            counter<= (others =>'0');\n        elsif <EDGE_TYPE>(<CLOCK>) then \n            counter <= counter + 1;\n        end if;\n    end process;\n    <OUTPUT> <= counter(bits-1);\nend Behavioral;"
  
}
