{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546152159307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546152159308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 30 14:42:39 2018 " "Processing started: Sun Dec 30 14:42:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546152159308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546152159308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_VgaGame -c FPGA_VgaGame " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_VgaGame -c FPGA_VgaGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546152159308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1546152160030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_game.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_game " "Found entity 1: vga_game" {  } { { "vga_game.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/vga_game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546152160128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546152160128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546152160132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546152160132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_port_score.v 1 1 " "Found 1 design units, including 1 entities, in source file out_port_score.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_port_score " "Found entity 1: out_port_score" {  } { { "out_port_score.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/out_port_score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546152160136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546152160136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_port.v 1 1 " "Found 1 design units, including 1 entities, in source file display_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_port " "Found entity 1: display_port" {  } { { "display_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/display_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546152160140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546152160140 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(4) " "Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/sevenseg.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1546152160142 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(3) " "HDL info at sevenseg.v(3): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/sevenseg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152160142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_game " "Elaborating entity \"vga_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1546152160223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_port display_port:screen " "Elaborating entity \"display_port\" for hierarchy \"display_port:screen\"" {  } { { "vga_game.v" "screen" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/vga_game.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546152160495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_port_score out_port_score:HighestScoreBoard " "Elaborating entity \"out_port_score\" for hierarchy \"out_port_score:HighestScoreBoard\"" {  } { { "vga_game.v" "HighestScoreBoard" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/vga_game.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546152160498 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_score.v(12) " "Verilog HDL assignment warning at out_port_score.v(12): truncated value with size 32 to match size of target (4)" {  } { { "out_port_score.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/out_port_score.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546152160499 "|vga_game|out_port_score:HighestScoreBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_score.v(13) " "Verilog HDL assignment warning at out_port_score.v(13): truncated value with size 32 to match size of target (4)" {  } { { "out_port_score.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/out_port_score.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546152160499 "|vga_game|out_port_score:HighestScoreBoard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg out_port_score:HighestScoreBoard\|sevenseg:display_1 " "Elaborating entity \"sevenseg\" for hierarchy \"out_port_score:HighestScoreBoard\|sevenseg:display_1\"" {  } { { "out_port_score.v" "display_1" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/out_port_score.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546152160500 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_score:MissedBallBoard\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_score:MissedBallBoard\|Mod1\"" {  } { { "out_port_score.v" "Mod1" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/out_port_score.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152162142 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_score:MissedBallBoard\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_score:MissedBallBoard\|Div0\"" {  } { { "out_port_score.v" "Div0" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/out_port_score.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152162142 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_score:MissedBallBoard\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_score:MissedBallBoard\|Mod0\"" {  } { { "out_port_score.v" "Mod0" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/out_port_score.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152162142 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_score:TmpScoreBoard\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_score:TmpScoreBoard\|Mod1\"" {  } { { "out_port_score.v" "Mod1" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/out_port_score.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152162142 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_score:TmpScoreBoard\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_score:TmpScoreBoard\|Div0\"" {  } { { "out_port_score.v" "Div0" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/out_port_score.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152162142 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_score:TmpScoreBoard\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_score:TmpScoreBoard\|Mod0\"" {  } { { "out_port_score.v" "Mod0" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/out_port_score.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152162142 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_score:HighestScoreBoard\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_score:HighestScoreBoard\|Mod1\"" {  } { { "out_port_score.v" "Mod1" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/out_port_score.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152162142 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_score:HighestScoreBoard\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_score:HighestScoreBoard\|Div0\"" {  } { { "out_port_score.v" "Div0" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/out_port_score.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152162142 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_score:HighestScoreBoard\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_score:HighestScoreBoard\|Mod0\"" {  } { { "out_port_score.v" "Mod0" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/out_port_score.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152162142 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "vga_game.v" "Mod0" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/vga_game.v" 310 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152162142 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "vga_game.v" "Mod4" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/vga_game.v" 310 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152162142 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "vga_game.v" "Mod1" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/vga_game.v" 310 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152162142 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "vga_game.v" "Mod2" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/vga_game.v" 310 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152162142 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "vga_game.v" "Mod3" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/vga_game.v" 310 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152162142 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1546152162142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_score:MissedBallBoard\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"out_port_score:MissedBallBoard\|lpm_divide:Mod1\"" {  } { { "out_port_score.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/out_port_score.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152162208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_score:MissedBallBoard\|lpm_divide:Mod1 " "Instantiated megafunction \"out_port_score:MissedBallBoard\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546152162208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546152162208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546152162208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546152162208 ""}  } { { "out_port_score.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/out_port_score.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546152162208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546152162281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546152162281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546152162303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546152162303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546152162353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546152162353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_score:MissedBallBoard\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"out_port_score:MissedBallBoard\|lpm_divide:Div0\"" {  } { { "out_port_score.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/out_port_score.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152162372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_score:MissedBallBoard\|lpm_divide:Div0 " "Instantiated megafunction \"out_port_score:MissedBallBoard\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546152162372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546152162372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546152162372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546152162372 ""}  } { { "out_port_score.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/out_port_score.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546152162372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546152162442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546152162442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "vga_game.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/vga_game.v" 310 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152162535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546152162535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546152162535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546152162535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546152162535 ""}  } { { "vga_game.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/vga_game.v" 310 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546152162535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/db/lpm_divide_k3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546152162605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546152162605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546152162627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546152162627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546152162678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546152162678 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga_game.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/vga_game.v" 248 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1546152163832 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1546152163832 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[4\] VCC " "Pin \"vga_r\[4\]\" is stuck at VCC" {  } { { "vga_game.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/vga_game.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546152168418 "|vga_game|vga_r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[6\] VCC " "Pin \"vga_r\[6\]\" is stuck at VCC" {  } { { "vga_game.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_VgaGame/vga_game.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546152168418 "|vga_game|vga_r[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1546152168418 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1546152171857 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1546152174818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546152174818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7064 " "Implemented 7064 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1546152175780 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1546152175780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6982 " "Implemented 6982 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1546152175780 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "5 " "Implemented 5 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1546152175780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1546152175780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546152175867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 14:42:55 2018 " "Processing ended: Sun Dec 30 14:42:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546152175867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546152175867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546152175867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546152175867 ""}
