Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Oct 21 12:55:55 2025
| Host         : DESKTOP-E4COIK2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file router_bd_wrapper_timing_summary_routed.rpt -pb router_bd_wrapper_timing_summary_routed.pb -rpx router_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : router_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.446        0.000                      0                 1472        0.046        0.000                      0                 1472        9.020        0.000                       0                   749  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.446        0.000                      0                 1472        0.046        0.000                      0                 1472        9.020        0.000                       0                   749  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.446ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 2.383ns (28.975%)  route 5.841ns (71.025%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.650     2.944    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X47Y92         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][19]/Q
                         net (fo=6, routed)           1.581     4.981    router_bd_i/bench_axi_0/inst/u_bench/t2[19]
    SLICE_X39Y91         LUT4 (Prop_lut4_I1_O)        0.124     5.105 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.105    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1_i_7_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.655 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.655    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__2/CO[3]
                         net (fo=36, routed)          2.030     7.799    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__2_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.923 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_i_14/O
                         net (fo=2, routed)           0.795     8.718    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.minv__95[11]
    SLICE_X42Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.842 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.842    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_i_7_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.375 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.375    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.492 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.492    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.609 f  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=6, routed)           1.435    11.044    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I2_O)        0.124    11.168 r  router_bd_i/bench_axi_0/inst/u_bench/winner_code[0]_i_1/O
                         net (fo=1, routed)           0.000    11.168    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx[0]
    SLICE_X37Y90         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.477    22.656    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[0]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X37Y90         FDRE (Setup_fdre_C_D)        0.031    22.614    router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[0]
  -------------------------------------------------------------------
                         required time                         22.614    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                 11.446    

Slack (MET) :             11.462ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.252ns  (logic 2.411ns (29.216%)  route 5.841ns (70.784%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.650     2.944    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X47Y92         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][19]/Q
                         net (fo=6, routed)           1.581     4.981    router_bd_i/bench_axi_0/inst/u_bench/t2[19]
    SLICE_X39Y91         LUT4 (Prop_lut4_I1_O)        0.124     5.105 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.105    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1_i_7_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.655 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.655    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__2/CO[3]
                         net (fo=36, routed)          2.030     7.799    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__2_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.923 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_i_14/O
                         net (fo=2, routed)           0.795     8.718    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.minv__95[11]
    SLICE_X42Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.842 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.842    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_i_7_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.375 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.375    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.492 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.492    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.609 f  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=6, routed)           1.435    11.044    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.152    11.196 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched[2]_i_1/O
                         net (fo=1, routed)           0.000    11.196    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched[2]_i_1_n_0
    SLICE_X37Y90         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.477    22.656    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X37Y90         FDRE (Setup_fdre_C_D)        0.075    22.658    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]
  -------------------------------------------------------------------
                         required time                         22.658    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                 11.462    

Slack (MET) :             11.850ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.820ns  (logic 2.383ns (30.472%)  route 5.437ns (69.528%))
  Logic Levels:           9  (CARRY4=5 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.650     2.944    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X47Y92         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][19]/Q
                         net (fo=6, routed)           1.581     4.981    router_bd_i/bench_axi_0/inst/u_bench/t2[19]
    SLICE_X39Y91         LUT4 (Prop_lut4_I1_O)        0.124     5.105 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.105    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1_i_7_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.655 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.655    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__2/CO[3]
                         net (fo=36, routed)          2.030     7.799    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__2_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.923 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_i_14/O
                         net (fo=2, routed)           0.795     8.718    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.minv__95[11]
    SLICE_X42Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.842 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.842    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_i_7_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.375 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.375    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.492 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.492    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.609 f  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=6, routed)           1.031    10.640    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.124    10.764 r  router_bd_i/bench_axi_0/inst/u_bench/winner_code[1]_i_1/O
                         net (fo=1, routed)           0.000    10.764    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx[1]
    SLICE_X37Y90         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.477    22.656    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[1]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X37Y90         FDRE (Setup_fdre_C_D)        0.031    22.614    router_bd_i/bench_axi_0/inst/u_bench/winner_code_reg[1]
  -------------------------------------------------------------------
                         required time                         22.614    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                 11.850    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.816ns  (logic 2.379ns (30.436%)  route 5.437ns (69.564%))
  Logic Levels:           9  (CARRY4=5 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.650     2.944    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X47Y92         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][19]/Q
                         net (fo=6, routed)           1.581     4.981    router_bd_i/bench_axi_0/inst/u_bench/t2[19]
    SLICE_X39Y91         LUT4 (Prop_lut4_I1_O)        0.124     5.105 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.105    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1_i_7_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.655 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.655    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__2/CO[3]
                         net (fo=36, routed)          2.030     7.799    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__2_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.923 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_i_14/O
                         net (fo=2, routed)           0.795     8.718    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.minv__95[11]
    SLICE_X42Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.842 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.842    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_i_7_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.375 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.375    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.492 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.492    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.609 f  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=6, routed)           1.031    10.640    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.120    10.760 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched[1]_i_1/O
                         net (fo=1, routed)           0.000    10.760    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched[1]_i_1_n_0
    SLICE_X37Y90         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.477    22.656    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X37Y90         FDRE (Setup_fdre_C_D)        0.075    22.658    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]
  -------------------------------------------------------------------
                         required time                         22.658    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             12.019ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 2.383ns (31.150%)  route 5.267ns (68.850%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.650     2.944    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X47Y92         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][19]/Q
                         net (fo=6, routed)           1.581     4.981    router_bd_i/bench_axi_0/inst/u_bench/t2[19]
    SLICE_X39Y91         LUT4 (Prop_lut4_I1_O)        0.124     5.105 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.105    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1_i_7_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.655 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.655    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__2/CO[3]
                         net (fo=36, routed)          2.030     7.799    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__2_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.923 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_i_14/O
                         net (fo=2, routed)           0.795     8.718    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.minv__95[11]
    SLICE_X42Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.842 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.842    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_i_7_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.375 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.375    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.492 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.492    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.609 f  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=6, routed)           0.861    10.470    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.124    10.594 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched[3]_i_2/O
                         net (fo=1, routed)           0.000    10.594    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched[3]_i_2_n_0
    SLICE_X37Y92         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.478    22.657    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X37Y92         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.029    22.613    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]
  -------------------------------------------------------------------
                         required time                         22.613    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                 12.019    

Slack (MET) :             13.103ns  (required time - arrival time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 2.311ns (36.586%)  route 4.006ns (63.414%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.892     3.186    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y100        FDSE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDSE (Prop_fdse_C_Q)         0.419     3.605 f  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.098     4.703    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X32Y99         LUT6 (Prop_lut6_I4_O)        0.299     5.002 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.023     6.025    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y97         LUT3 (Prop_lut3_I2_O)        0.146     6.171 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.923     7.094    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.422 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.422    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.972 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.972    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.211 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.962     9.173    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X28Y96         LUT3 (Prop_lut3_I0_O)        0.330     9.503 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.503    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X28Y96         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.525    22.704    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y96         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    22.833    
                         clock uncertainty           -0.302    22.531    
    SLICE_X28Y96         FDRE (Setup_fdre_C_D)        0.075    22.606    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         22.606    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                 13.103    

Slack (MET) :             13.156ns  (required time - arrival time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.390ns (38.157%)  route 3.874ns (61.843%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.892     3.186    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y100        FDSE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDSE (Prop_fdse_C_Q)         0.419     3.605 f  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.098     4.703    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X32Y99         LUT6 (Prop_lut6_I4_O)        0.299     5.002 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.023     6.025    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y97         LUT3 (Prop_lut3_I2_O)        0.146     6.171 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.923     7.094    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.422 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.422    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.972 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.972    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.285 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.830     9.115    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X28Y96         LUT3 (Prop_lut3_I0_O)        0.335     9.450 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.450    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X28Y96         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.525    22.704    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y96         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    22.833    
                         clock uncertainty           -0.302    22.531    
    SLICE_X28Y96         FDRE (Setup_fdre_C_D)        0.075    22.606    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.606    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                 13.156    

Slack (MET) :             13.161ns  (required time - arrival time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 2.259ns (33.893%)  route 4.406ns (66.107%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.650     2.944    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X47Y92         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][19]/Q
                         net (fo=6, routed)           1.581     4.981    router_bd_i/bench_axi_0/inst/u_bench/t2[19]
    SLICE_X39Y91         LUT4 (Prop_lut4_I1_O)        0.124     5.105 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.105    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1_i_7_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.655 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.655    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__1_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 r  router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__2/CO[3]
                         net (fo=36, routed)          2.030     7.799    router_bd_i/bench_axi_0/inst/u_bench/p_0_out_carry__2_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.923 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_i_14/O
                         net (fo=2, routed)           0.795     8.718    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.minv__95[11]
    SLICE_X42Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.842 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.842    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_i_7_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.375 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.375    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.492 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.492    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.609 r  router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=6, routed)           0.000     9.609    router_bd_i/bench_axi_0/inst/u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X42Y92         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.478    22.657    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[0]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X42Y92         FDRE (Setup_fdre_C_D)        0.186    22.770    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[0]
  -------------------------------------------------------------------
                         required time                         22.770    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 13.161    

Slack (MET) :             13.266ns  (required time - arrival time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 2.263ns (37.042%)  route 3.846ns (62.958%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.892     3.186    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y100        FDSE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDSE (Prop_fdse_C_Q)         0.419     3.605 f  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.098     4.703    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X32Y99         LUT6 (Prop_lut6_I4_O)        0.299     5.002 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.023     6.025    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y97         LUT3 (Prop_lut3_I2_O)        0.146     6.171 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.923     7.094    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.422 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.422    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.972 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.972    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.194 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.802     8.996    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X28Y96         LUT3 (Prop_lut3_I0_O)        0.299     9.295 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.295    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X28Y96         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.525    22.704    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y96         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    22.833    
                         clock uncertainty           -0.302    22.531    
    SLICE_X28Y96         FDRE (Setup_fdre_C_D)        0.031    22.562    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.562    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                 13.266    

Slack (MET) :             13.473ns  (required time - arrival time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 0.966ns (17.895%)  route 4.432ns (82.105%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.892     3.186    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y100        FDSE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDSE (Prop_fdse_C_Q)         0.419     3.605 f  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.098     4.703    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X32Y99         LUT6 (Prop_lut6_I4_O)        0.299     5.002 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.012     6.014    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.138 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1__0/O
                         net (fo=24, routed)          1.701     7.838    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1
    SLICE_X35Y96         LUT2 (Prop_lut2_I0_O)        0.124     7.962 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[5]_i_1/O
                         net (fo=1, routed)           0.622     8.584    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]_1
    SLICE_X35Y96         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.480    22.659    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y96         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X35Y96         FDRE (Setup_fdre_C_R)       -0.429    22.057    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         22.057    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                 13.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/ps7/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.656     0.992    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.129     1.262    router_bd_i/ps7/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  router_bd_i/ps7/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.885     1.251    router_bd_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  router_bd_i/ps7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    router_bd_i/ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/ps7/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.656     0.992    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.262    router_bd_i/ps7/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  router_bd_i/ps7/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.885     1.251    router_bd_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  router_bd_i/ps7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    router_bd_i/ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.201%)  route 0.171ns (54.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.554     0.890    router_bd_i/bench_axi_0/inst/s_axi_aclk
    SLICE_X37Y88         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.171     1.202    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y88         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.823     1.189    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.354%)  route 0.183ns (49.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.641     0.977    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/s_axi_aclk
    SLICE_X35Y100        FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/busy_reg/Q
                         net (fo=9, routed)           0.183     1.301    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/busy_reg_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I4_O)        0.045     1.346 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown[7]_i_3__0/O
                         net (fo=1, routed)           0.000     1.346    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown[7]_i_3__0_n_0
    SLICE_X35Y98         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.826     1.192    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/s_axi_aclk
    SLICE_X35Y98         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[7]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.092     1.249    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.093%)  route 0.217ns (56.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.659     0.995    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.217     1.376    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X30Y99         SRL16E                                       r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.845     1.211    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.278    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.307%)  route 0.199ns (51.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.639     0.975    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/s_axi_aclk
    SLICE_X37Y100        FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[2]/Q
                         net (fo=5, routed)           0.199     1.315    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg_n_0_[2]
    SLICE_X37Y97         LUT6 (Prop_lut6_I1_O)        0.045     1.360 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.360    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown[4]_i_1__0_n_0
    SLICE_X37Y97         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.825     1.191    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/s_axi_aclk
    SLICE_X37Y97         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y97         FDRE (Hold_fdre_C_D)         0.092     1.248    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/countdown_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.556     0.892    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X39Y93         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][31]/Q
                         net (fo=3, routed)           0.064     1.097    router_bd_i/bench_axi_0/inst/u_bench/t0[31]
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.142 r  router_bd_i/bench_axi_0/inst/u_bench/s_axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     1.142    router_bd_i/bench_axi_0/inst/p_0_in[31]
    SLICE_X38Y93         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.824     1.190    router_bd_i/bench_axi_0/inst/s_axi_aclk
    SLICE_X38Y93         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[31]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.121     1.026    router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.060%)  route 0.194ns (57.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.554     0.890    router_bd_i/bench_axi_0/inst/s_axi_aclk
    SLICE_X37Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  router_bd_i/bench_axi_0/inst/s_axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.194     1.225    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y89         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.823     1.189    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.569     0.905    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y86         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.112     1.158    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X26Y87         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.839     1.205    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.284     0.921    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.036    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.569     0.905    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y86         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.112     1.158    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y87         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.839     1.205    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.284     0.921    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.030    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { router_bd_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X33Y99    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y81    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y90    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y90    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y78    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y84    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y84    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y80    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y80    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y90    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y90    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y90    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y90    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y89    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.577ns  (logic 4.214ns (44.006%)  route 5.363ns (55.994%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.651     2.945    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X36Y92         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/Q
                         net (fo=8, routed)           1.129     4.592    router_bd_i/bench_axi_0/inst/u_bench/bench_done
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.716 r  router_bd_i/bench_axi_0/inst/u_bench/led[2]_INST_0/O
                         net (fo=1, routed)           4.234     8.950    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    12.522 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.522    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.506ns  (logic 4.429ns (46.594%)  route 5.077ns (53.406%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.651     2.945    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X36Y92         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/Q
                         net (fo=8, routed)           1.129     4.592    router_bd_i/bench_axi_0/inst/u_bench/bench_done
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.152     4.744 r  router_bd_i/bench_axi_0/inst/u_bench/led[1]_INST_0/O
                         net (fo=1, routed)           3.948     8.692    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.759    12.451 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.451    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.346ns  (logic 4.223ns (45.186%)  route 5.123ns (54.814%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.650     2.944    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[0]/Q
                         net (fo=2, routed)           1.042     4.504    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg_n_0_[0]
    SLICE_X36Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.628 r  router_bd_i/bench_axi_0/inst/u_bench/led[3]_INST_0/O
                         net (fo=1, routed)           4.080     8.709    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.290 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.290    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.699ns  (logic 4.172ns (47.958%)  route 4.527ns (52.042%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.651     2.945    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X36Y92         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/Q
                         net (fo=8, routed)           1.131     4.594    router_bd_i/bench_axi_0/inst/u_bench/bench_done
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.718 r  router_bd_i/bench_axi_0/inst/u_bench/led[0]_INST_0/O
                         net (fo=1, routed)           3.397     8.114    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    11.644 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.644    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.714ns  (logic 1.457ns (53.678%)  route 1.257ns (46.322%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.555     0.891    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[2]/Q
                         net (fo=2, routed)           0.101     1.120    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg_n_0_[2]
    SLICE_X37Y90         LUT2 (Prop_lut2_I1_O)        0.098     1.218 r  router_bd_i/bench_axi_0/inst/u_bench/led[0]_INST_0/O
                         net (fo=1, routed)           1.156     2.374    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.604 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.604    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.112ns  (logic 1.499ns (48.163%)  route 1.613ns (51.837%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.555     0.891    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[1]/Q
                         net (fo=2, routed)           0.099     1.118    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg_n_0_[1]
    SLICE_X37Y90         LUT2 (Prop_lut2_I1_O)        0.098     1.216 r  router_bd_i/bench_axi_0/inst/u_bench/led[2]_INST_0/O
                         net (fo=1, routed)           1.514     2.730    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     4.003 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.003    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.182ns  (logic 1.507ns (47.361%)  route 1.675ns (52.639%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.555     0.891    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X37Y92         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg[3]/Q
                         net (fo=2, routed)           0.206     1.237    router_bd_i/bench_axi_0/inst/u_bench/winner_onehot_latched_reg_n_0_[3]
    SLICE_X37Y90         LUT2 (Prop_lut2_I1_O)        0.046     1.283 r  router_bd_i/bench_axi_0/inst/u_bench/led[1]_INST_0/O
                         net (fo=1, routed)           1.469     2.752    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.320     4.072 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.072    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.277ns  (logic 1.490ns (45.477%)  route 1.787ns (54.523%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.555     0.891    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X36Y92         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  router_bd_i/bench_axi_0/inst/u_bench/winner_valid_reg/Q
                         net (fo=8, routed)           0.246     1.301    router_bd_i/bench_axi_0/inst/u_bench/bench_done
    SLICE_X36Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.346 r  router_bd_i/bench_axi_0/inst/u_bench/led[3]_INST_0/O
                         net (fo=1, routed)           1.540     2.886    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     4.168 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.168    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           262 Endpoints
Min Delay           262 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 0.153ns (3.372%)  route 4.385ns (96.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           1.567     1.567    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.720 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=251, routed)         2.818     4.538    router_bd_i/bench_axi_0/inst/u_bench/SR[0]
    SLICE_X39Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.477     2.656    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X39Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][1]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 0.153ns (3.372%)  route 4.385ns (96.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           1.567     1.567    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.720 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=251, routed)         2.818     4.538    router_bd_i/bench_axi_0/inst/u_bench/SR[0]
    SLICE_X39Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.477     2.656    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X39Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][3]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 0.153ns (3.372%)  route 4.385ns (96.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           1.567     1.567    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.720 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=251, routed)         2.818     4.538    router_bd_i/bench_axi_0/inst/u_bench/SR[0]
    SLICE_X39Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.477     2.656    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X39Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[0][5]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 0.153ns (3.372%)  route 4.385ns (96.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           1.567     1.567    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.720 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=251, routed)         2.818     4.538    router_bd_i/bench_axi_0/inst/u_bench/SR[0]
    SLICE_X38Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.477     2.656    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X38Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[1][1]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[1][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 0.153ns (3.372%)  route 4.385ns (96.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           1.567     1.567    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.720 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=251, routed)         2.818     4.538    router_bd_i/bench_axi_0/inst/u_bench/SR[0]
    SLICE_X38Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.477     2.656    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X38Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[1][3]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[1][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 0.153ns (3.372%)  route 4.385ns (96.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           1.567     1.567    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.720 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=251, routed)         2.818     4.538    router_bd_i/bench_axi_0/inst/u_bench/SR[0]
    SLICE_X38Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[1][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.477     2.656    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X38Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[1][5]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[1][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 0.153ns (3.372%)  route 4.385ns (96.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           1.567     1.567    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.720 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=251, routed)         2.818     4.538    router_bd_i/bench_axi_0/inst/u_bench/SR[0]
    SLICE_X38Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[1][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.477     2.656    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X38Y89         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[1][6]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.504ns  (logic 0.153ns (3.397%)  route 4.351ns (96.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           1.567     1.567    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.720 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=251, routed)         2.785     4.504    router_bd_i/bench_axi_0/inst/u_bench/SR[0]
    SLICE_X43Y88         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.476     2.655    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X43Y88         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][13]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.504ns  (logic 0.153ns (3.397%)  route 4.351ns (96.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           1.567     1.567    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.720 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=251, routed)         2.785     4.504    router_bd_i/bench_axi_0/inst/u_bench/SR[0]
    SLICE_X43Y88         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.476     2.655    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X43Y88         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[2][7]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.504ns  (logic 0.153ns (3.397%)  route 4.351ns (96.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           1.567     1.567    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.720 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=251, routed)         2.785     4.504    router_bd_i/bench_axi_0/inst/u_bench/SR[0]
    SLICE_X42Y88         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         1.476     2.655    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/time_cond_reg[3][7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.000ns (0.000%)  route 0.396ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           0.396     0.396    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X28Y92         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.843     1.209    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y92         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.045ns (9.166%)  route 0.446ns (90.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           0.446     0.446    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.045     0.491 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.491    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d[1]_inv_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.843     1.209    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y92         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.045ns (8.305%)  route 0.497ns (91.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           0.497     0.497    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aresetn
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.542 r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_i_1/O
                         net (fo=1, routed)           0.000     0.542    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.826     1.192    router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X33Y99         FDRE                                         r  router_bd_i/axi_ic/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.045ns (5.816%)  route 0.729ns (94.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           0.729     0.729    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/s_axi_aresetn
    SLICE_X35Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.774 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/done_i_1__1/O
                         net (fo=1, routed)           0.000     0.774    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/done_i_1__1_n_0
    SLICE_X35Y99         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.826     1.192    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/s_axi_aclk
    SLICE_X35Y99         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b10/done_reg/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b2/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.045ns (5.149%)  route 0.829ns (94.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           0.829     0.829    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b2/s_axi_aresetn
    SLICE_X37Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.874 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b2/done_i_1__0/O
                         net (fo=1, routed)           0.000     0.874    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b2/done_i_1__0_n_0
    SLICE_X37Y99         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b2/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.825     1.191    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b2/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b2/done_reg/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/r_cond_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.045ns (4.908%)  route 0.872ns (95.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           0.639     0.639    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.684 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=251, routed)         0.233     0.917    router_bd_i/bench_axi_0/inst/u_bench/SR[0]
    SLICE_X37Y98         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/r_cond_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.825     1.191    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X37Y98         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/r_cond_reg[0]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/r_cond_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.045ns (4.908%)  route 0.872ns (95.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           0.639     0.639    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.684 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=251, routed)         0.233     0.917    router_bd_i/bench_axi_0/inst/u_bench/SR[0]
    SLICE_X37Y98         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/r_cond_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.825     1.191    router_bd_i/bench_axi_0/inst/u_bench/s_axi_aclk
    SLICE_X37Y98         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/r_cond_reg[1]/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/u_router/FSM_sequential_st_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.045ns (4.908%)  route 0.872ns (95.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           0.639     0.639    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.684 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=251, routed)         0.233     0.917    router_bd_i/bench_axi_0/inst/u_bench/u_router/s_axi_aresetn_0
    SLICE_X36Y98         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/FSM_sequential_st_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.825     1.191    router_bd_i/bench_axi_0/inst/u_bench/u_router/s_axi_aclk
    SLICE_X36Y98         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/FSM_sequential_st_reg/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/u_router/start_b10_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.045ns (4.908%)  route 0.872ns (95.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           0.639     0.639    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.684 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=251, routed)         0.233     0.917    router_bd_i/bench_axi_0/inst/u_bench/u_router/s_axi_aresetn_0
    SLICE_X36Y98         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/start_b10_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.825     1.191    router_bd_i/bench_axi_0/inst/u_bench/u_router/s_axi_aclk
    SLICE_X36Y98         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/start_b10_reg/C

Slack:                    inf
  Source:                 router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            router_bd_i/bench_axi_0/inst/u_bench/u_router/start_b12_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.045ns (4.908%)  route 0.872ns (95.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  router_bd_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=9, routed)           0.639     0.639    router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_aresetn
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.684 r  router_bd_i/bench_axi_0/inst/u_bench/u_router/u_b12/s_axi_awready_i_1/O
                         net (fo=251, routed)         0.233     0.917    router_bd_i/bench_axi_0/inst/u_bench/u_router/s_axi_aresetn_0
    SLICE_X36Y98         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/start_b12_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  router_bd_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    router_bd_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  router_bd_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=749, routed)         0.825     1.191    router_bd_i/bench_axi_0/inst/u_bench/u_router/s_axi_aclk
    SLICE_X36Y98         FDRE                                         r  router_bd_i/bench_axi_0/inst/u_bench/u_router/start_b12_reg/C





