Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto aecf3d342f3c4ecfb159ed61b4798759 --incr --debug all --relax --mt 8 -d UHD_FPGA_DIR=/home/user/rfdev//uhd/fpga/usrp3/top/../.. -d WORKING_DIR=/home/user/rfdev/blocks/rfnoc-adaptive_filter/rfnoc/fpga/rfnoc_block_adaptive_filter -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rfnoc_block_adaptive_filter_tb_behav xil_defaultlib.rfnoc_block_adaptive_filter_tb xil_defaultlib.glbl -log elaborate.log -timescale 1ns/1ns 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: /home/user/rfdev/uhd/fpga/usrp3/sim/rfnoc/PkgRfnocBlockCtrlBfm.sv Line: 183 : Sensitivity on input argument "port_num" of task "connect_master_data_port" may never get triggered.
WARNING: [XSIM 43-3980] File "/home/user/rfdev/uhd/fpga/usrp3/sim/rfnoc/PkgRfnocBlockCtrlBfm.sv" Line 183 : The SystemVerilog feature ": Sensitivity on input argument of Class Member Task" is not supported yet for simulation.
WARNING: [XSIM 43-4328] File: /home/user/rfdev/uhd/fpga/usrp3/sim/rfnoc/PkgRfnocBlockCtrlBfm.sv Line: 199 : Sensitivity on input argument "port_num" of task "connect_slave_data_port" may never get triggered.
WARNING: [XSIM 43-3980] File "/home/user/rfdev/uhd/fpga/usrp3/sim/rfnoc/PkgRfnocBlockCtrlBfm.sv" Line 199 : The SystemVerilog feature ": Sensitivity on input argument of Class Member Task" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.PkgRfnocBlockCtrlBfm
Compiling package xil_defaultlib.PkgChdrUtils
Compiling package xil_defaultlib.PkgChdrData
Compiling package xil_defaultlib.PkgChdrBfm
Compiling package xil_defaultlib.PkgAxiStreamBfm
Compiling package std.std
Compiling package xil_defaultlib.PkgCtrlIfaceBfm
Compiling package xil_defaultlib.PkgAxisCtrlBfm
Compiling package xil_defaultlib.PkgChdrIfaceBfm
Compiling package xil_defaultlib.MatLabDatHandler
Compiling package xil_defaultlib.PkgTestExec
Compiling package xil_defaultlib.PkgRfnocItemUtils
Compiling package xil_defaultlib.rfnoc_helpers
Compiling package xil_defaultlib.$unit_AxiStreamIf_sv
Compiling module xil_defaultlib.RfnocBackendIf
Compiling module xil_defaultlib.AxiStreamIf(DATA_WIDTH=32)
Compiling module xil_defaultlib.AxiStreamIf_default
Compiling module xil_defaultlib.sim_clock_gen
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=33,INITI...
Compiling module xil_defaultlib.synchronizer(WIDTH=33,INITIAL_VA...
Compiling module xil_defaultlib.synchronizer_impl_default
Compiling module xil_defaultlib.synchronizer_default
Compiling module xil_defaultlib.pulse_synchronizer(MODE="POSEDGE...
Compiling module xil_defaultlib.pulse_stretch_min(LENGTH=32)
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=2,INITIA...
Compiling module xil_defaultlib.synchronizer(WIDTH=2,INITIAL_VAL...
Compiling module xil_defaultlib.backend_iface(NOC_ID=32'b0110001...
Compiling module xil_defaultlib.synchronizer_impl(INITIAL_VAL=1'...
Compiling module xil_defaultlib.synchronizer(INITIAL_VAL=1'b1)
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=5)
Compiling module xil_defaultlib.synchronizer(WIDTH=5)
Compiling module xil_defaultlib.bin2gray(WIDTH=5)
Compiling module xil_defaultlib.gray2bin(WIDTH=5)
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=1,WIDTH=33,PI...
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=1,WIDTH=33,PI...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.axi_fifo_short(WIDTH=33)
Compiling module xil_defaultlib.axi_fifo(WIDTH=33)
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=67)
Compiling module xil_defaultlib.axis_upsizer(RATIO=2)
Compiling module xil_defaultlib.axis_downsizer(OUT_DATA_W=64,OUT...
Compiling module xil_defaultlib.axis_width_conv(WORD_W=32,IN_WOR...
Compiling module xil_defaultlib.ram_2port_impl_lutram(DWIDTH=67,...
Compiling module xil_defaultlib.ram_2port(DWIDTH=67,AWIDTH=4,RW_...
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=4)
Compiling module xil_defaultlib.axi_fifo(WIDTH=4,SIZE=1)
Compiling module xil_defaultlib.axi_packet_gate(WIDTH=66,SIZE=4)
Compiling module xil_defaultlib.axis_upsizer(IN_DATA_W=64,IN_USE...
Compiling module xil_defaultlib.axis_downsizer(RATIO=2)
Compiling module xil_defaultlib.axis_width_conv(WORD_W=32,IN_WOR...
Compiling module xil_defaultlib.axis_ctrl_slave
Compiling module xil_defaultlib.ctrlport_endpoint(THIS_PORTID=10...
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=65)
Compiling module xil_defaultlib.chdr_compute_tkeep(CHDR_W=64)
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=1,WIDTH=83)
Compiling module xil_defaultlib.axi_fifo_short(WIDTH=67)
Compiling module xil_defaultlib.axi_fifo(WIDTH=67)
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=1,WIDTH=67)
Compiling module xil_defaultlib.axis_width_conv(WORD_W=32,IN_WOR...
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=2,INITIA...
Compiling module xil_defaultlib.synchronizer(WIDTH=2,INITIAL_VAL...
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=1,WIDTH=33)
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=117)
Compiling module xil_defaultlib.axis_packet_flush(WIDTH=116,PIPE...
Compiling module xil_defaultlib.chdr_to_axis_data(CHDR_W=64,NIPC...
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=34)
Compiling module xil_defaultlib.axis_width_conv(WORD_W=32,IN_WOR...
Compiling module xil_defaultlib.axi_fifo_short(WIDTH=65)
Compiling module xil_defaultlib.axi_fifo(WIDTH=65,SIZE=32'b0101)
Compiling module xil_defaultlib.axis_packet_flush(PIPELINE="IN")
Compiling module xil_defaultlib.axis_data_to_chdr(CHDR_W=64,NIPC...
Compiling module xil_defaultlib.noc_shell_adaptive_filter(THIS_P...
Compiling module xil_defaultlib.nlms_module_3tap_mul_64s_16s_80_...
Compiling module xil_defaultlib.nlms_module_3tap_mul_64s_16s_79_...
Compiling module xil_defaultlib.nlms_module_3tap_udiv_65s_64ns_6...
Compiling module xil_defaultlib.nlms_module_3tap_udiv_65s_64ns_6...
Compiling module xil_defaultlib.nlms_module_3tap_mul_63ns_32ns_9...
Compiling module xil_defaultlib.nlms_module_3tap_mul_95ns_81s_17...
Compiling module xil_defaultlib.nlms_module_3tap_mul_95ns_80s_17...
Compiling module xil_defaultlib.nlms_module_3tap_add_175s_175ns_...
Compiling module xil_defaultlib.nlms_module_3tap_add_175s_175ns_...
Compiling module xil_defaultlib.nlms_module_3tap_add_175s_175ns_...
Compiling module xil_defaultlib.nlms_module_3tap_add_175s_175ns_...
Compiling module xil_defaultlib.nlms_module_3tap_mul_mul_16s_16s...
Compiling module xil_defaultlib.nlms_module_3tap_mul_mul_16s_16s...
Compiling module xil_defaultlib.nlms_module_3tap_mac_muladd_16s_...
Compiling module xil_defaultlib.nlms_module_3tap_mac_muladd_16s_...
Compiling module xil_defaultlib.nlms_module_3tap_regslice_both
Compiling module xil_defaultlib.nlms_module_3tap_regslice_both(D...
Compiling module xil_defaultlib.nlms_module_3tap_regslice_both(D...
Compiling module xil_defaultlib.nlms_module_3tap
Compiling module xil_defaultlib.rfnoc_block_adaptive_filter(THIS...
Compiling module xil_defaultlib.rfnoc_block_adaptive_filter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rfnoc_block_adaptive_filter_tb_behav
