Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Tue Nov 26 23:23:58 2019
| Host         : eecs-digital-207 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file labkit_timing_summary_routed.rpt -pb labkit_timing_summary_routed.pb -rpx labkit_timing_summary_routed.rpx -warn_on_violation
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.949     -179.518                    353                 5938        0.017        0.000                      0                 5938        3.000        0.000                       0                  2212  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.949     -179.518                    353                 5938        0.017        0.000                      0                 5938        7.192        0.000                       0                  2208  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          353  Failing Endpoints,  Worst Slack       -0.949ns,  Total Violation     -179.518ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.949ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.629ns  (logic 6.676ns (42.716%)  route 8.953ns (57.284%))
  Logic Levels:           25  (CARRY4=16 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 13.869 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.634    -0.906    pg/clk_out1
    SLICE_X69Y50         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  pg/bpm_reg[8]/Q
                         net (fo=60, routed)          0.912     0.425    pg/bpm_reg_n_0_[8]
    SLICE_X69Y51         LUT3 (Prop_lut3_I0_O)        0.299     0.724 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.650     1.374    pg/pixel_step_i_321_n_0
    SLICE_X70Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  pg/pixel_step_i_438/O
                         net (fo=1, routed)           0.000     1.498    pg/pixel_step_i_438_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.011 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/pixel_step_reg_i_394_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.128 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.128    pg/pixel_step_reg_i_335_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.245 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.245    pg/pixel_step_reg_i_254_n_0
    SLICE_X70Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.362 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.362    pg/pixel_step_reg_i_167_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.601 r  pg/pixel_step_reg_i_110/O[2]
                         net (fo=2, routed)           0.836     3.437    pg_n_766
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.301     3.738 r  pixel_step_i_138/O
                         net (fo=2, routed)           0.806     4.544    pg/pixel_step_reg_i_83_3[0]
    SLICE_X65Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.668 r  pg/pixel_step_i_142/O
                         net (fo=1, routed)           0.000     4.668    pg/pixel_step_i_142_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.200 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.200    pg/pixel_step_reg_i_83_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.314 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.314    pg/pixel_step_reg_i_50_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.627 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=12, routed)          0.654     6.281    pg_n_733
    SLICE_X66Y57         LUT3 (Prop_lut3_I2_O)        0.306     6.587 r  pixel_step_i_195/O
                         net (fo=1, routed)           0.750     7.337    pixel_step_i_195_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.735 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.735    pixel_step_reg_i_126_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.849    pixel_step_reg_i_76_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.759     8.847    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X63Y59         LUT3 (Prop_lut3_I2_O)        0.302     9.149 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.149    pg/notegen/pixel_step_i_72_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.550 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.179    10.729    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I2_O)        0.119    10.848 r  pg/notegen/pixel_step_i_90/O
                         net (fo=1, routed)           0.836    11.684    pg/notegen/pixel_step_i_90_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.332    12.016 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.000    12.016    pg/notegen/pixel_step_i_41_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.417 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.417    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.531    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.645    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.823 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.826    13.649    pg/notegen/CO[0]
    SLICE_X64Y62         LUT6 (Prop_lut6_I4_O)        0.329    13.978 r  pg/notegen/y2[9]_i_1/O
                         net (fo=10, routed)          0.745    14.723    pg/notegen/y2[9]_i_1_n_0
    SLICE_X60Y62         FDRE                                         r  pg/notegen/y2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.505    13.869    pg/notegen/clk_out1
    SLICE_X60Y62         FDRE                                         r  pg/notegen/y2_reg[6]/C
                         clock pessimism              0.559    14.429    
                         clock uncertainty           -0.130    14.299    
    SLICE_X60Y62         FDRE (Setup_fdre_C_R)       -0.524    13.775    pg/notegen/y2_reg[6]
  -------------------------------------------------------------------
                         required time                         13.775    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                 -0.949    

Slack (VIOLATED) :        -0.949ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.629ns  (logic 6.676ns (42.716%)  route 8.953ns (57.284%))
  Logic Levels:           25  (CARRY4=16 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 13.869 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.634    -0.906    pg/clk_out1
    SLICE_X69Y50         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  pg/bpm_reg[8]/Q
                         net (fo=60, routed)          0.912     0.425    pg/bpm_reg_n_0_[8]
    SLICE_X69Y51         LUT3 (Prop_lut3_I0_O)        0.299     0.724 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.650     1.374    pg/pixel_step_i_321_n_0
    SLICE_X70Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  pg/pixel_step_i_438/O
                         net (fo=1, routed)           0.000     1.498    pg/pixel_step_i_438_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.011 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/pixel_step_reg_i_394_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.128 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.128    pg/pixel_step_reg_i_335_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.245 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.245    pg/pixel_step_reg_i_254_n_0
    SLICE_X70Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.362 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.362    pg/pixel_step_reg_i_167_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.601 r  pg/pixel_step_reg_i_110/O[2]
                         net (fo=2, routed)           0.836     3.437    pg_n_766
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.301     3.738 r  pixel_step_i_138/O
                         net (fo=2, routed)           0.806     4.544    pg/pixel_step_reg_i_83_3[0]
    SLICE_X65Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.668 r  pg/pixel_step_i_142/O
                         net (fo=1, routed)           0.000     4.668    pg/pixel_step_i_142_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.200 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.200    pg/pixel_step_reg_i_83_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.314 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.314    pg/pixel_step_reg_i_50_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.627 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=12, routed)          0.654     6.281    pg_n_733
    SLICE_X66Y57         LUT3 (Prop_lut3_I2_O)        0.306     6.587 r  pixel_step_i_195/O
                         net (fo=1, routed)           0.750     7.337    pixel_step_i_195_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.735 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.735    pixel_step_reg_i_126_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.849    pixel_step_reg_i_76_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.759     8.847    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X63Y59         LUT3 (Prop_lut3_I2_O)        0.302     9.149 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.149    pg/notegen/pixel_step_i_72_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.550 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.179    10.729    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I2_O)        0.119    10.848 r  pg/notegen/pixel_step_i_90/O
                         net (fo=1, routed)           0.836    11.684    pg/notegen/pixel_step_i_90_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.332    12.016 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.000    12.016    pg/notegen/pixel_step_i_41_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.417 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.417    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.531    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.645    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.823 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.826    13.649    pg/notegen/CO[0]
    SLICE_X64Y62         LUT6 (Prop_lut6_I4_O)        0.329    13.978 r  pg/notegen/y2[9]_i_1/O
                         net (fo=10, routed)          0.745    14.723    pg/notegen/y2[9]_i_1_n_0
    SLICE_X60Y62         FDRE                                         r  pg/notegen/y2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.505    13.869    pg/notegen/clk_out1
    SLICE_X60Y62         FDRE                                         r  pg/notegen/y2_reg[7]/C
                         clock pessimism              0.559    14.429    
                         clock uncertainty           -0.130    14.299    
    SLICE_X60Y62         FDRE (Setup_fdre_C_R)       -0.524    13.775    pg/notegen/y2_reg[7]
  -------------------------------------------------------------------
                         required time                         13.775    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                 -0.949    

Slack (VIOLATED) :        -0.935ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y5_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.729ns  (logic 6.676ns (42.445%)  route 9.053ns (57.555%))
  Logic Levels:           25  (CARRY4=16 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.870 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.634    -0.906    pg/clk_out1
    SLICE_X69Y50         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  pg/bpm_reg[8]/Q
                         net (fo=60, routed)          0.912     0.425    pg/bpm_reg_n_0_[8]
    SLICE_X69Y51         LUT3 (Prop_lut3_I0_O)        0.299     0.724 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.650     1.374    pg/pixel_step_i_321_n_0
    SLICE_X70Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  pg/pixel_step_i_438/O
                         net (fo=1, routed)           0.000     1.498    pg/pixel_step_i_438_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.011 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/pixel_step_reg_i_394_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.128 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.128    pg/pixel_step_reg_i_335_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.245 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.245    pg/pixel_step_reg_i_254_n_0
    SLICE_X70Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.362 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.362    pg/pixel_step_reg_i_167_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.601 r  pg/pixel_step_reg_i_110/O[2]
                         net (fo=2, routed)           0.836     3.437    pg_n_766
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.301     3.738 r  pixel_step_i_138/O
                         net (fo=2, routed)           0.806     4.544    pg/pixel_step_reg_i_83_3[0]
    SLICE_X65Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.668 r  pg/pixel_step_i_142/O
                         net (fo=1, routed)           0.000     4.668    pg/pixel_step_i_142_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.200 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.200    pg/pixel_step_reg_i_83_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.314 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.314    pg/pixel_step_reg_i_50_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.627 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=12, routed)          0.654     6.281    pg_n_733
    SLICE_X66Y57         LUT3 (Prop_lut3_I2_O)        0.306     6.587 r  pixel_step_i_195/O
                         net (fo=1, routed)           0.750     7.337    pixel_step_i_195_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.735 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.735    pixel_step_reg_i_126_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.849    pixel_step_reg_i_76_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.759     8.847    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X63Y59         LUT3 (Prop_lut3_I2_O)        0.302     9.149 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.149    pg/notegen/pixel_step_i_72_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.550 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.179    10.729    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I2_O)        0.119    10.848 r  pg/notegen/pixel_step_i_90/O
                         net (fo=1, routed)           0.836    11.684    pg/notegen/pixel_step_i_90_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.332    12.016 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.000    12.016    pg/notegen/pixel_step_i_41_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.417 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.417    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.531    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.645    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.823 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.876    13.699    pg/notegen/CO[0]
    SLICE_X69Y65         LUT6 (Prop_lut6_I4_O)        0.329    14.028 r  pg/notegen/y5[9]_i_1/O
                         net (fo=10, routed)          0.795    14.823    pg/notegen/y5[9]_i_1_n_0
    SLICE_X69Y65         FDRE                                         r  pg/notegen/y5_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.506    13.870    pg/notegen/clk_out1
    SLICE_X69Y65         FDRE                                         r  pg/notegen/y5_reg[4]/C
                         clock pessimism              0.576    14.447    
                         clock uncertainty           -0.130    14.317    
    SLICE_X69Y65         FDRE (Setup_fdre_C_R)       -0.429    13.888    pg/notegen/y5_reg[4]
  -------------------------------------------------------------------
                         required time                         13.888    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                 -0.935    

Slack (VIOLATED) :        -0.935ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y5_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.729ns  (logic 6.676ns (42.445%)  route 9.053ns (57.555%))
  Logic Levels:           25  (CARRY4=16 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.870 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.634    -0.906    pg/clk_out1
    SLICE_X69Y50         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  pg/bpm_reg[8]/Q
                         net (fo=60, routed)          0.912     0.425    pg/bpm_reg_n_0_[8]
    SLICE_X69Y51         LUT3 (Prop_lut3_I0_O)        0.299     0.724 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.650     1.374    pg/pixel_step_i_321_n_0
    SLICE_X70Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  pg/pixel_step_i_438/O
                         net (fo=1, routed)           0.000     1.498    pg/pixel_step_i_438_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.011 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/pixel_step_reg_i_394_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.128 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.128    pg/pixel_step_reg_i_335_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.245 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.245    pg/pixel_step_reg_i_254_n_0
    SLICE_X70Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.362 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.362    pg/pixel_step_reg_i_167_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.601 r  pg/pixel_step_reg_i_110/O[2]
                         net (fo=2, routed)           0.836     3.437    pg_n_766
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.301     3.738 r  pixel_step_i_138/O
                         net (fo=2, routed)           0.806     4.544    pg/pixel_step_reg_i_83_3[0]
    SLICE_X65Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.668 r  pg/pixel_step_i_142/O
                         net (fo=1, routed)           0.000     4.668    pg/pixel_step_i_142_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.200 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.200    pg/pixel_step_reg_i_83_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.314 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.314    pg/pixel_step_reg_i_50_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.627 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=12, routed)          0.654     6.281    pg_n_733
    SLICE_X66Y57         LUT3 (Prop_lut3_I2_O)        0.306     6.587 r  pixel_step_i_195/O
                         net (fo=1, routed)           0.750     7.337    pixel_step_i_195_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.735 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.735    pixel_step_reg_i_126_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.849    pixel_step_reg_i_76_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.759     8.847    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X63Y59         LUT3 (Prop_lut3_I2_O)        0.302     9.149 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.149    pg/notegen/pixel_step_i_72_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.550 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.179    10.729    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I2_O)        0.119    10.848 r  pg/notegen/pixel_step_i_90/O
                         net (fo=1, routed)           0.836    11.684    pg/notegen/pixel_step_i_90_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.332    12.016 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.000    12.016    pg/notegen/pixel_step_i_41_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.417 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.417    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.531    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.645    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.823 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.876    13.699    pg/notegen/CO[0]
    SLICE_X69Y65         LUT6 (Prop_lut6_I4_O)        0.329    14.028 r  pg/notegen/y5[9]_i_1/O
                         net (fo=10, routed)          0.795    14.823    pg/notegen/y5[9]_i_1_n_0
    SLICE_X69Y65         FDSE                                         r  pg/notegen/y5_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.506    13.870    pg/notegen/clk_out1
    SLICE_X69Y65         FDSE                                         r  pg/notegen/y5_reg[8]/C
                         clock pessimism              0.576    14.447    
                         clock uncertainty           -0.130    14.317    
    SLICE_X69Y65         FDSE (Setup_fdse_C_S)       -0.429    13.888    pg/notegen/y5_reg[8]
  -------------------------------------------------------------------
                         required time                         13.888    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                 -0.935    

Slack (VIOLATED) :        -0.876ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.561ns  (logic 6.676ns (42.901%)  route 8.885ns (57.099%))
  Logic Levels:           25  (CARRY4=16 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 13.874 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.634    -0.906    pg/clk_out1
    SLICE_X69Y50         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  pg/bpm_reg[8]/Q
                         net (fo=60, routed)          0.912     0.425    pg/bpm_reg_n_0_[8]
    SLICE_X69Y51         LUT3 (Prop_lut3_I0_O)        0.299     0.724 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.650     1.374    pg/pixel_step_i_321_n_0
    SLICE_X70Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  pg/pixel_step_i_438/O
                         net (fo=1, routed)           0.000     1.498    pg/pixel_step_i_438_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.011 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/pixel_step_reg_i_394_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.128 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.128    pg/pixel_step_reg_i_335_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.245 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.245    pg/pixel_step_reg_i_254_n_0
    SLICE_X70Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.362 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.362    pg/pixel_step_reg_i_167_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.601 r  pg/pixel_step_reg_i_110/O[2]
                         net (fo=2, routed)           0.836     3.437    pg_n_766
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.301     3.738 r  pixel_step_i_138/O
                         net (fo=2, routed)           0.806     4.544    pg/pixel_step_reg_i_83_3[0]
    SLICE_X65Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.668 r  pg/pixel_step_i_142/O
                         net (fo=1, routed)           0.000     4.668    pg/pixel_step_i_142_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.200 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.200    pg/pixel_step_reg_i_83_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.314 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.314    pg/pixel_step_reg_i_50_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.627 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=12, routed)          0.654     6.281    pg_n_733
    SLICE_X66Y57         LUT3 (Prop_lut3_I2_O)        0.306     6.587 r  pixel_step_i_195/O
                         net (fo=1, routed)           0.750     7.337    pixel_step_i_195_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.735 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.735    pixel_step_reg_i_126_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.849    pixel_step_reg_i_76_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.759     8.847    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X63Y59         LUT3 (Prop_lut3_I2_O)        0.302     9.149 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.149    pg/notegen/pixel_step_i_72_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.550 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.179    10.729    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I2_O)        0.119    10.848 r  pg/notegen/pixel_step_i_90/O
                         net (fo=1, routed)           0.836    11.684    pg/notegen/pixel_step_i_90_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.332    12.016 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.000    12.016    pg/notegen/pixel_step_i_41_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.417 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.417    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.531    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.645    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.823 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.805    13.628    db1/CO[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.329    13.957 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.699    14.656    pg/notegen/speed_counter_reg[26]_0
    SLICE_X66Y59         FDRE                                         r  pg/notegen/speed_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.510    13.874    pg/notegen/clk_out1
    SLICE_X66Y59         FDRE                                         r  pg/notegen/speed_counter_reg[0]/C
                         clock pessimism              0.559    14.434    
                         clock uncertainty           -0.130    14.304    
    SLICE_X66Y59         FDRE (Setup_fdre_C_R)       -0.524    13.780    pg/notegen/speed_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.780    
                         arrival time                         -14.656    
  -------------------------------------------------------------------
                         slack                                 -0.876    

Slack (VIOLATED) :        -0.876ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.561ns  (logic 6.676ns (42.901%)  route 8.885ns (57.099%))
  Logic Levels:           25  (CARRY4=16 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 13.874 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.634    -0.906    pg/clk_out1
    SLICE_X69Y50         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  pg/bpm_reg[8]/Q
                         net (fo=60, routed)          0.912     0.425    pg/bpm_reg_n_0_[8]
    SLICE_X69Y51         LUT3 (Prop_lut3_I0_O)        0.299     0.724 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.650     1.374    pg/pixel_step_i_321_n_0
    SLICE_X70Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  pg/pixel_step_i_438/O
                         net (fo=1, routed)           0.000     1.498    pg/pixel_step_i_438_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.011 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/pixel_step_reg_i_394_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.128 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.128    pg/pixel_step_reg_i_335_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.245 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.245    pg/pixel_step_reg_i_254_n_0
    SLICE_X70Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.362 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.362    pg/pixel_step_reg_i_167_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.601 r  pg/pixel_step_reg_i_110/O[2]
                         net (fo=2, routed)           0.836     3.437    pg_n_766
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.301     3.738 r  pixel_step_i_138/O
                         net (fo=2, routed)           0.806     4.544    pg/pixel_step_reg_i_83_3[0]
    SLICE_X65Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.668 r  pg/pixel_step_i_142/O
                         net (fo=1, routed)           0.000     4.668    pg/pixel_step_i_142_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.200 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.200    pg/pixel_step_reg_i_83_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.314 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.314    pg/pixel_step_reg_i_50_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.627 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=12, routed)          0.654     6.281    pg_n_733
    SLICE_X66Y57         LUT3 (Prop_lut3_I2_O)        0.306     6.587 r  pixel_step_i_195/O
                         net (fo=1, routed)           0.750     7.337    pixel_step_i_195_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.735 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.735    pixel_step_reg_i_126_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.849    pixel_step_reg_i_76_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.759     8.847    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X63Y59         LUT3 (Prop_lut3_I2_O)        0.302     9.149 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.149    pg/notegen/pixel_step_i_72_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.550 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.179    10.729    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I2_O)        0.119    10.848 r  pg/notegen/pixel_step_i_90/O
                         net (fo=1, routed)           0.836    11.684    pg/notegen/pixel_step_i_90_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.332    12.016 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.000    12.016    pg/notegen/pixel_step_i_41_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.417 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.417    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.531    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.645    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.823 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.805    13.628    db1/CO[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.329    13.957 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.699    14.656    pg/notegen/speed_counter_reg[26]_0
    SLICE_X66Y59         FDRE                                         r  pg/notegen/speed_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.510    13.874    pg/notegen/clk_out1
    SLICE_X66Y59         FDRE                                         r  pg/notegen/speed_counter_reg[1]/C
                         clock pessimism              0.559    14.434    
                         clock uncertainty           -0.130    14.304    
    SLICE_X66Y59         FDRE (Setup_fdre_C_R)       -0.524    13.780    pg/notegen/speed_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.780    
                         arrival time                         -14.656    
  -------------------------------------------------------------------
                         slack                                 -0.876    

Slack (VIOLATED) :        -0.876ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.561ns  (logic 6.676ns (42.901%)  route 8.885ns (57.099%))
  Logic Levels:           25  (CARRY4=16 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 13.874 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.634    -0.906    pg/clk_out1
    SLICE_X69Y50         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  pg/bpm_reg[8]/Q
                         net (fo=60, routed)          0.912     0.425    pg/bpm_reg_n_0_[8]
    SLICE_X69Y51         LUT3 (Prop_lut3_I0_O)        0.299     0.724 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.650     1.374    pg/pixel_step_i_321_n_0
    SLICE_X70Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  pg/pixel_step_i_438/O
                         net (fo=1, routed)           0.000     1.498    pg/pixel_step_i_438_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.011 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/pixel_step_reg_i_394_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.128 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.128    pg/pixel_step_reg_i_335_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.245 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.245    pg/pixel_step_reg_i_254_n_0
    SLICE_X70Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.362 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.362    pg/pixel_step_reg_i_167_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.601 r  pg/pixel_step_reg_i_110/O[2]
                         net (fo=2, routed)           0.836     3.437    pg_n_766
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.301     3.738 r  pixel_step_i_138/O
                         net (fo=2, routed)           0.806     4.544    pg/pixel_step_reg_i_83_3[0]
    SLICE_X65Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.668 r  pg/pixel_step_i_142/O
                         net (fo=1, routed)           0.000     4.668    pg/pixel_step_i_142_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.200 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.200    pg/pixel_step_reg_i_83_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.314 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.314    pg/pixel_step_reg_i_50_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.627 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=12, routed)          0.654     6.281    pg_n_733
    SLICE_X66Y57         LUT3 (Prop_lut3_I2_O)        0.306     6.587 r  pixel_step_i_195/O
                         net (fo=1, routed)           0.750     7.337    pixel_step_i_195_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.735 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.735    pixel_step_reg_i_126_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.849    pixel_step_reg_i_76_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.759     8.847    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X63Y59         LUT3 (Prop_lut3_I2_O)        0.302     9.149 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.149    pg/notegen/pixel_step_i_72_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.550 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.179    10.729    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I2_O)        0.119    10.848 r  pg/notegen/pixel_step_i_90/O
                         net (fo=1, routed)           0.836    11.684    pg/notegen/pixel_step_i_90_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.332    12.016 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.000    12.016    pg/notegen/pixel_step_i_41_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.417 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.417    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.531    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.645    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.823 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.805    13.628    db1/CO[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.329    13.957 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.699    14.656    pg/notegen/speed_counter_reg[26]_0
    SLICE_X66Y59         FDRE                                         r  pg/notegen/speed_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.510    13.874    pg/notegen/clk_out1
    SLICE_X66Y59         FDRE                                         r  pg/notegen/speed_counter_reg[2]/C
                         clock pessimism              0.559    14.434    
                         clock uncertainty           -0.130    14.304    
    SLICE_X66Y59         FDRE (Setup_fdre_C_R)       -0.524    13.780    pg/notegen/speed_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.780    
                         arrival time                         -14.656    
  -------------------------------------------------------------------
                         slack                                 -0.876    

Slack (VIOLATED) :        -0.876ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.561ns  (logic 6.676ns (42.901%)  route 8.885ns (57.099%))
  Logic Levels:           25  (CARRY4=16 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 13.874 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.634    -0.906    pg/clk_out1
    SLICE_X69Y50         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  pg/bpm_reg[8]/Q
                         net (fo=60, routed)          0.912     0.425    pg/bpm_reg_n_0_[8]
    SLICE_X69Y51         LUT3 (Prop_lut3_I0_O)        0.299     0.724 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.650     1.374    pg/pixel_step_i_321_n_0
    SLICE_X70Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  pg/pixel_step_i_438/O
                         net (fo=1, routed)           0.000     1.498    pg/pixel_step_i_438_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.011 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/pixel_step_reg_i_394_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.128 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.128    pg/pixel_step_reg_i_335_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.245 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.245    pg/pixel_step_reg_i_254_n_0
    SLICE_X70Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.362 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.362    pg/pixel_step_reg_i_167_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.601 r  pg/pixel_step_reg_i_110/O[2]
                         net (fo=2, routed)           0.836     3.437    pg_n_766
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.301     3.738 r  pixel_step_i_138/O
                         net (fo=2, routed)           0.806     4.544    pg/pixel_step_reg_i_83_3[0]
    SLICE_X65Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.668 r  pg/pixel_step_i_142/O
                         net (fo=1, routed)           0.000     4.668    pg/pixel_step_i_142_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.200 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.200    pg/pixel_step_reg_i_83_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.314 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.314    pg/pixel_step_reg_i_50_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.627 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=12, routed)          0.654     6.281    pg_n_733
    SLICE_X66Y57         LUT3 (Prop_lut3_I2_O)        0.306     6.587 r  pixel_step_i_195/O
                         net (fo=1, routed)           0.750     7.337    pixel_step_i_195_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.735 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.735    pixel_step_reg_i_126_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.849    pixel_step_reg_i_76_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.759     8.847    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X63Y59         LUT3 (Prop_lut3_I2_O)        0.302     9.149 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.149    pg/notegen/pixel_step_i_72_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.550 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.179    10.729    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I2_O)        0.119    10.848 r  pg/notegen/pixel_step_i_90/O
                         net (fo=1, routed)           0.836    11.684    pg/notegen/pixel_step_i_90_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.332    12.016 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.000    12.016    pg/notegen/pixel_step_i_41_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.417 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.417    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.531    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.645    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.823 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.805    13.628    db1/CO[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.329    13.957 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.699    14.656    pg/notegen/speed_counter_reg[26]_0
    SLICE_X66Y59         FDRE                                         r  pg/notegen/speed_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.510    13.874    pg/notegen/clk_out1
    SLICE_X66Y59         FDRE                                         r  pg/notegen/speed_counter_reg[3]/C
                         clock pessimism              0.559    14.434    
                         clock uncertainty           -0.130    14.304    
    SLICE_X66Y59         FDRE (Setup_fdre_C_R)       -0.524    13.780    pg/notegen/speed_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.780    
                         arrival time                         -14.656    
  -------------------------------------------------------------------
                         slack                                 -0.876    

Slack (VIOLATED) :        -0.872ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y8_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.551ns  (logic 6.676ns (42.929%)  route 8.875ns (57.071%))
  Logic Levels:           25  (CARRY4=16 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 13.868 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.634    -0.906    pg/clk_out1
    SLICE_X69Y50         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  pg/bpm_reg[8]/Q
                         net (fo=60, routed)          0.912     0.425    pg/bpm_reg_n_0_[8]
    SLICE_X69Y51         LUT3 (Prop_lut3_I0_O)        0.299     0.724 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.650     1.374    pg/pixel_step_i_321_n_0
    SLICE_X70Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  pg/pixel_step_i_438/O
                         net (fo=1, routed)           0.000     1.498    pg/pixel_step_i_438_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.011 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/pixel_step_reg_i_394_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.128 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.128    pg/pixel_step_reg_i_335_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.245 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.245    pg/pixel_step_reg_i_254_n_0
    SLICE_X70Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.362 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.362    pg/pixel_step_reg_i_167_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.601 r  pg/pixel_step_reg_i_110/O[2]
                         net (fo=2, routed)           0.836     3.437    pg_n_766
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.301     3.738 r  pixel_step_i_138/O
                         net (fo=2, routed)           0.806     4.544    pg/pixel_step_reg_i_83_3[0]
    SLICE_X65Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.668 r  pg/pixel_step_i_142/O
                         net (fo=1, routed)           0.000     4.668    pg/pixel_step_i_142_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.200 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.200    pg/pixel_step_reg_i_83_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.314 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.314    pg/pixel_step_reg_i_50_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.627 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=12, routed)          0.654     6.281    pg_n_733
    SLICE_X66Y57         LUT3 (Prop_lut3_I2_O)        0.306     6.587 r  pixel_step_i_195/O
                         net (fo=1, routed)           0.750     7.337    pixel_step_i_195_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.735 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.735    pixel_step_reg_i_126_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.849    pixel_step_reg_i_76_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.759     8.847    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X63Y59         LUT3 (Prop_lut3_I2_O)        0.302     9.149 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.149    pg/notegen/pixel_step_i_72_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.550 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.179    10.729    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I2_O)        0.119    10.848 r  pg/notegen/pixel_step_i_90/O
                         net (fo=1, routed)           0.836    11.684    pg/notegen/pixel_step_i_90_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.332    12.016 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.000    12.016    pg/notegen/pixel_step_i_41_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.417 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.417    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.531    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.645    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.823 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.818    13.640    pg/notegen/CO[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.329    13.969 r  pg/notegen/y8[9]_i_1/O
                         net (fo=10, routed)          0.676    14.646    pg/notegen/y8[9]_i_1_n_0
    SLICE_X62Y66         FDRE                                         r  pg/notegen/y8_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.504    13.868    pg/notegen/clk_out1
    SLICE_X62Y66         FDRE                                         r  pg/notegen/y8_reg[0]/C
                         clock pessimism              0.559    14.428    
                         clock uncertainty           -0.130    14.298    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.524    13.774    pg/notegen/y8_reg[0]
  -------------------------------------------------------------------
                         required time                         13.774    
                         arrival time                         -14.646    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y8_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.551ns  (logic 6.676ns (42.929%)  route 8.875ns (57.071%))
  Logic Levels:           25  (CARRY4=16 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 13.868 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.634    -0.906    pg/clk_out1
    SLICE_X69Y50         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.487 f  pg/bpm_reg[8]/Q
                         net (fo=60, routed)          0.912     0.425    pg/bpm_reg_n_0_[8]
    SLICE_X69Y51         LUT3 (Prop_lut3_I0_O)        0.299     0.724 r  pg/pixel_step_i_321/O
                         net (fo=4, routed)           0.650     1.374    pg/pixel_step_i_321_n_0
    SLICE_X70Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  pg/pixel_step_i_438/O
                         net (fo=1, routed)           0.000     1.498    pg/pixel_step_i_438_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.011 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/pixel_step_reg_i_394_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.128 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.128    pg/pixel_step_reg_i_335_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.245 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.245    pg/pixel_step_reg_i_254_n_0
    SLICE_X70Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.362 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.362    pg/pixel_step_reg_i_167_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.601 r  pg/pixel_step_reg_i_110/O[2]
                         net (fo=2, routed)           0.836     3.437    pg_n_766
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.301     3.738 r  pixel_step_i_138/O
                         net (fo=2, routed)           0.806     4.544    pg/pixel_step_reg_i_83_3[0]
    SLICE_X65Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.668 r  pg/pixel_step_i_142/O
                         net (fo=1, routed)           0.000     4.668    pg/pixel_step_i_142_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.200 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.200    pg/pixel_step_reg_i_83_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.314 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.314    pg/pixel_step_reg_i_50_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.627 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=12, routed)          0.654     6.281    pg_n_733
    SLICE_X66Y57         LUT3 (Prop_lut3_I2_O)        0.306     6.587 r  pixel_step_i_195/O
                         net (fo=1, routed)           0.750     7.337    pixel_step_i_195_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.735 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.735    pixel_step_reg_i_126_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.849    pixel_step_reg_i_76_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.088 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.759     8.847    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X63Y59         LUT3 (Prop_lut3_I2_O)        0.302     9.149 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.149    pg/notegen/pixel_step_i_72_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.550 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.179    10.729    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I2_O)        0.119    10.848 r  pg/notegen/pixel_step_i_90/O
                         net (fo=1, routed)           0.836    11.684    pg/notegen/pixel_step_i_90_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I5_O)        0.332    12.016 r  pg/notegen/pixel_step_i_41/O
                         net (fo=1, routed)           0.000    12.016    pg/notegen/pixel_step_i_41_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.417 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.417    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.531    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.645 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.645    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.823 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.818    13.640    pg/notegen/CO[0]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.329    13.969 r  pg/notegen/y8[9]_i_1/O
                         net (fo=10, routed)          0.676    14.646    pg/notegen/y8[9]_i_1_n_0
    SLICE_X62Y66         FDRE                                         r  pg/notegen/y8_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        1.504    13.868    pg/notegen/clk_out1
    SLICE_X62Y66         FDRE                                         r  pg/notegen/y8_reg[1]/C
                         clock pessimism              0.559    14.428    
                         clock uncertainty           -0.130    14.298    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.524    13.774    pg/notegen/y8_reg[1]
  -------------------------------------------------------------------
                         required time                         13.774    
                         arrival time                         -14.646    
  -------------------------------------------------------------------
                         slack                                 -0.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d48_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.279%)  route 0.218ns (60.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.560    -0.604    pg/audio1/myrec/tone440hz/lut_1/clk_out1
    SLICE_X52Y85         FDRE                                         r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[6]/Q
                         net (fo=1, routed)           0.218    -0.245    pg/audio1/myrec/tone440hz_n_1
    SLICE_X49Y84         FDRE                                         r  pg/audio1/myrec/d48_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.831    -0.842    pg/audio1/myrec/clk_out1
    SLICE_X49Y84         FDRE                                         r  pg/audio1/myrec/d48_reg[6]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.076    -0.262    pg/audio1/myrec/d48_reg[6]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d48_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.257%)  route 0.218ns (60.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.560    -0.604    pg/audio1/myrec/tone440hz/lut_1/clk_out1
    SLICE_X52Y85         FDRE                                         r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[5]/Q
                         net (fo=1, routed)           0.218    -0.245    pg/audio1/myrec/tone440hz_n_2
    SLICE_X49Y84         FDRE                                         r  pg/audio1/myrec/d48_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.831    -0.842    pg/audio1/myrec/clk_out1
    SLICE_X49Y84         FDRE                                         r  pg/audio1/myrec/d48_reg[5]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.071    -0.267    pg/audio1/myrec/d48_reg[5]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d48_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.566%)  route 0.234ns (62.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.560    -0.604    pg/audio1/myrec/tone440hz/lut_1/clk_out1
    SLICE_X52Y85         FDRE                                         r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[1]/Q
                         net (fo=1, routed)           0.234    -0.229    pg/audio1/myrec/tone440hz_n_6
    SLICE_X49Y84         FDRE                                         r  pg/audio1/myrec/d48_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.831    -0.842    pg/audio1/myrec/clk_out1
    SLICE_X49Y84         FDRE                                         r  pg/audio1/myrec/d48_reg[1]/C
                         clock pessimism              0.504    -0.338    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.047    -0.291    pg/audio1/myrec/d48_reg[1]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pg/notegen/note_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.271ns (51.179%)  route 0.259ns (48.821%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.603    -0.561    pg/notegen/clk_out1
    SLICE_X80Y52         FDRE                                         r  pg/notegen/note_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.397 f  pg/notegen/note_num_reg[4]/Q
                         net (fo=21, routed)          0.259    -0.139    pg/notegen/note_num_reg[4]_0
    SLICE_X78Y47         LUT6 (Prop_lut6_I3_O)        0.045    -0.094 r  pg/notegen/seg_out[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.094    pg/notegen/seg_out[2]_i_2_n_0
    SLICE_X78Y47         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.032 r  pg/notegen/seg_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.032    display/D[2]
    SLICE_X78Y47         FDRE                                         r  display/seg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.932    -0.741    display/clk_out1
    SLICE_X78Y47         FDRE                                         r  display/seg_out_reg[2]/C
                         clock pessimism              0.504    -0.237    
    SLICE_X78Y47         FDRE (Hold_fdre_C_D)         0.134    -0.103    display/seg_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pg/notegen/note_color_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/ncolor8_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.996%)  route 0.305ns (65.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.600    -0.564    pg/notegen/clk_out1
    SLICE_X78Y54         FDRE                                         r  pg/notegen/note_color_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  pg/notegen/note_color_reg[11]/Q
                         net (fo=17, routed)          0.305    -0.096    pg/notegen/note_color_reg_n_0_[11]
    SLICE_X74Y47         FDRE                                         r  pg/notegen/ncolor8_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.931    -0.742    pg/notegen/clk_out1
    SLICE_X74Y47         FDRE                                         r  pg/notegen/ncolor8_reg[11]/C
                         clock pessimism              0.504    -0.238    
    SLICE_X74Y47         FDRE (Hold_fdre_C_D)         0.059    -0.179    pg/notegen/ncolor8_reg[11]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 pg/score_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/hd/number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.226ns (50.168%)  route 0.224ns (49.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.552    -0.612    pg/clk_out1
    SLICE_X51Y75         FDRE                                         r  pg/score_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  pg/score_reg[9]/Q
                         net (fo=2, routed)           0.224    -0.260    pg/hd/number_reg[16]_0[9]
    SLICE_X57Y75         LUT5 (Prop_lut5_I0_O)        0.098    -0.162 r  pg/hd/number[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    pg/hd/number[9]
    SLICE_X57Y75         FDRE                                         r  pg/hd/number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.819    -0.854    pg/hd/clk_out1
    SLICE_X57Y75         FDRE                                         r  pg/hd/number_reg[9]/C
                         clock pessimism              0.504    -0.350    
    SLICE_X57Y75         FDRE (Hold_fdre_C_D)         0.092    -0.258    pg/hd/number_reg[9]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pg/score_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/hd/number_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.440%)  route 0.298ns (61.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.554    -0.610    pg/clk_out1
    SLICE_X48Y73         FDRE                                         r  pg/score_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  pg/score_reg[14]/Q
                         net (fo=2, routed)           0.298    -0.171    pg/hd/number_reg[16]_0[14]
    SLICE_X56Y77         LUT5 (Prop_lut5_I0_O)        0.045    -0.126 r  pg/hd/number[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    pg/hd/number[14]
    SLICE_X56Y77         FDRE                                         r  pg/hd/number_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.822    -0.851    pg/hd/clk_out1
    SLICE_X56Y77         FDRE                                         r  pg/hd/number_reg[14]/C
                         clock pessimism              0.504    -0.347    
    SLICE_X56Y77         FDRE (Hold_fdre_C_D)         0.120    -0.227    pg/hd/number_reg[14]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pg/alpha_pixel_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.556    -0.608    pg/clk_out1
    SLICE_X59Y71         FDSE                                         r  pg/alpha_pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDSE (Prop_fdse_C_Q)         0.141    -0.467 r  pg/alpha_pixel_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.411    pg/pixel[7]
    SLICE_X58Y71         LUT4 (Prop_lut4_I0_O)        0.045    -0.366 r  pg/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    pg_n_818
    SLICE_X58Y71         FDSE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.825    -0.848    clk_65mhz
    SLICE_X58Y71         FDSE                                         r  rgb_reg[7]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X58Y71         FDSE (Hold_fdse_C_D)         0.120    -0.475    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pg/score_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/hd/number_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.430%)  route 0.311ns (62.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.552    -0.612    pg/clk_out1
    SLICE_X51Y75         FDRE                                         r  pg/score_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  pg/score_reg[12]/Q
                         net (fo=2, routed)           0.311    -0.160    pg/hd/number_reg[16]_0[12]
    SLICE_X56Y76         LUT5 (Prop_lut5_I0_O)        0.045    -0.115 r  pg/hd/number[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    pg/hd/number[12]
    SLICE_X56Y76         FDRE                                         r  pg/hd/number_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.820    -0.853    pg/hd/clk_out1
    SLICE_X56Y76         FDRE                                         r  pg/hd/number_reg[12]/C
                         clock pessimism              0.504    -0.349    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.120    -0.229    pg/hd/number_reg[12]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.633%)  route 0.305ns (68.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.628    -0.536    pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y13         FDRE                                         r  pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=15, routed)          0.305    -0.090    pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X60Y13         FDRE                                         r  pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2206, routed)        0.902    -0.771    pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y13         FDRE                                         r  pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.501    -0.271    
    SLICE_X60Y13         FDRE (Hold_fdre_C_D)         0.059    -0.212    pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y18     pg/hd/d1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y18     pg/hd/d1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y23     pg/hd/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y23     pg/hd/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y13     pg/hd/d10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y13     pg/hd/d10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y2      pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y2      pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y9      pg/hd/d100/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y9      pg/hd/d100/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X80Y46     display/seg_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X79Y45     display/seg_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X79Y46     display/seg_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X81Y46     display/seg_out_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y93     pg/audio1/myrec/d42_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y93     pg/audio1/myrec/d42_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y93     pg/audio1/myrec/d43_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y93     pg/audio1/myrec/d43_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y93     pg/audio1/myrec/d43_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y93     pg/audio1/myrec/d43_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y68     b_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X57Y70     pg/alpha_pixel_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X57Y70     pg/alpha_pixel_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X55Y73     pg/alpha_pixel_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X55Y70     pg/alpha_pixel_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X58Y72     pg/alpha_pixel_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X59Y71     pg/alpha_pixel_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X59Y71     pg/alpha_pixel_reg[6]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X59Y71     pg/alpha_pixel_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y90     pg/audio1/myrec/d36_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



