Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 10 14:18:17 2022
| Host         : LAPTOP-O3N8AFU4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_Digital_timing_summary_routed.rpt -rpx top_Digital_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_Digital
| Device       : 7k160t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: CDCE0/SPI_MASTER_CLKGEN/Inst_spi_timing_module/clock_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_enable_d_reg/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: USBInterface/Inst_ft600_fifo245_core/SEC_SYS/iCAPCLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 269 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 85 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 70 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.228        0.000                      0                17367        0.063        0.000                      0                17346       -0.250       -0.250                       1                  9215  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
ADC_1_CLK_A_P                {0.000 1.142}        2.283           438.020         
  ADC_DESER1_n_1             {0.000 6.849}        15.981          62.574          
CLK_40_P                     {0.000 6.250}        25.000          40.000          
D_LVDS_DCLK                  {0.000 5.000}        6.250           160.000         
  clk_out3_DTClockGenerator  {5.000 11.250}       12.500          80.000          
    clkfbout_fast_clock      {5.000 11.250}       12.500          80.000          
  clk_out5_DTClockGenerator  {5.000 25.000}       40.000          25.000          
  clkfbout_DTClockGenerator  {5.000 8.125}        6.250           160.000         
clk_100                      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0         {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0         {0.000 5.000}        10.000          100.000         
clk_ftdi                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_1_CLK_A_P                                                                                                                                                                  1.034        0.000                       0                    66  
  ADC_DESER1_n_1                  10.699        0.000                      0                 2710        0.108        0.000                      0                 2710        6.499        0.000                       0                  1390  
D_LVDS_DCLK                        0.228        0.000                      0                11192        0.063        0.000                      0                11192       -0.250       -0.250                       1                  6299  
  clk_out3_DTClockGenerator                                                                                                                                                    3.250        0.000                       0                     3  
    clkfbout_fast_clock                                                                                                                                                       11.091        0.000                       0                     3  
  clk_out5_DTClockGenerator                                                                                                                                                   38.592        0.000                       0                     2  
  clkfbout_DTClockGenerator                                                                                                                                                    4.841        0.000                       0                     3  
clk_100                            6.148        0.000                      0                  337        0.121        0.000                      0                  337        3.000        0.000                       0                   158  
  clk_out1_clk_wiz_0                                                                                                                                                           0.264        0.000                       0                     3  
  clk_out3_clk_wiz_0              35.144        0.000                      0                  509        0.152        0.000                      0                  509       19.600        0.000                       0                   208  
  clkfbout_clk_wiz_0                                                                                                                                                           8.929        0.000                       0                     2  
clk_ftdi                           4.624        0.000                      0                 2124        0.106        0.000                      0                 2124        4.600        0.000                       0                  1078  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ADC_DESER1_n_1      D_LVDS_DCLK              15.228        0.000                      0                    9                                                                        
clk_100             clk_out3_clk_wiz_0        5.935        0.000                      0                  284        0.376        0.000                      0                  284  
D_LVDS_DCLK         clk_ftdi                  5.512        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   ADC_DESER1_n_1      ADC_DESER1_n_1           14.495        0.000                      0                   38        0.312        0.000                      0                   38  
**async_default**   D_LVDS_DCLK         D_LVDS_DCLK               2.910        0.000                      0                  331        0.152        0.000                      0                  331  
**async_default**   clk_ftdi            clk_ftdi                  8.639        0.000                      0                   58        0.260        0.000                      0                   58  
**async_default**   clk_100             clk_out3_clk_wiz_0        7.031        0.000                      0                   41        0.840        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_1_CLK_A_P
  To Clock:  ADC_1_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_1_CLK_A_P
Waveform(ns):       { 0.000 1.142 }
Period(ns):         2.283
Sources:            { ADC_1_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.283       1.034      BUFIO_X1Y9     adcs/adc_interface1/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.283       1.034      BUFR_X1Y9      adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y118  adcs/adc_interface1/ADC_DESER1/pins[16].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y118  adcs/adc_interface1/ADC_DESER1/pins[16].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y117  adcs/adc_interface1/ADC_DESER1/pins[16].iserdese2_slave/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y117  adcs/adc_interface1/ADC_DESER1/pins[16].iserdese2_slave/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y122  adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y122  adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y121  adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_slave/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y121  adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_slave/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack       10.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.699ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A6/BLSlock_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.309ns (6.248%)  route 4.637ns (93.752%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 18.853 - 15.981 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.617     3.280    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X99Y122        FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y122        FDRE (Prop_fdre_C_Q)         0.223     3.503 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.932     5.436    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X90Y114        LUT2 (Prop_lut2_I0_O)        0.043     5.479 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          1.690     7.169    adcs/adc_interface1/AF_A6/ssstart_bitsleep_reg
    SLICE_X102Y136       LUT6 (Prop_lut6_I2_O)        0.043     7.212 r  adcs/adc_interface1/AF_A6/BLSlock_counter[31]_i_1__5/O
                         net (fo=32, routed)          1.014     8.226    adcs/adc_interface1/AF_A6/BLSlock_counter
    SLICE_X102Y133       FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.517    18.853    adcs/adc_interface1/AF_A6/aaprog.serdes_ioreset_reg
    SLICE_X102Y133       FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[2]/C
                         clock pessimism              0.308    19.161    
                         clock uncertainty           -0.035    19.126    
    SLICE_X102Y133       FDRE (Setup_fdre_C_CE)      -0.201    18.925    adcs/adc_interface1/AF_A6/BLSlock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                 10.699    

Slack (MET) :             10.699ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A6/BLSlock_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.309ns (6.248%)  route 4.637ns (93.752%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 18.853 - 15.981 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.617     3.280    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X99Y122        FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y122        FDRE (Prop_fdre_C_Q)         0.223     3.503 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.932     5.436    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X90Y114        LUT2 (Prop_lut2_I0_O)        0.043     5.479 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          1.690     7.169    adcs/adc_interface1/AF_A6/ssstart_bitsleep_reg
    SLICE_X102Y136       LUT6 (Prop_lut6_I2_O)        0.043     7.212 r  adcs/adc_interface1/AF_A6/BLSlock_counter[31]_i_1__5/O
                         net (fo=32, routed)          1.014     8.226    adcs/adc_interface1/AF_A6/BLSlock_counter
    SLICE_X102Y133       FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.517    18.853    adcs/adc_interface1/AF_A6/aaprog.serdes_ioreset_reg
    SLICE_X102Y133       FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[3]/C
                         clock pessimism              0.308    19.161    
                         clock uncertainty           -0.035    19.126    
    SLICE_X102Y133       FDRE (Setup_fdre_C_CE)      -0.201    18.925    adcs/adc_interface1/AF_A6/BLSlock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                 10.699    

Slack (MET) :             10.699ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A6/BLSlock_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.309ns (6.248%)  route 4.637ns (93.752%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 18.853 - 15.981 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.617     3.280    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X99Y122        FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y122        FDRE (Prop_fdre_C_Q)         0.223     3.503 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.932     5.436    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X90Y114        LUT2 (Prop_lut2_I0_O)        0.043     5.479 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          1.690     7.169    adcs/adc_interface1/AF_A6/ssstart_bitsleep_reg
    SLICE_X102Y136       LUT6 (Prop_lut6_I2_O)        0.043     7.212 r  adcs/adc_interface1/AF_A6/BLSlock_counter[31]_i_1__5/O
                         net (fo=32, routed)          1.014     8.226    adcs/adc_interface1/AF_A6/BLSlock_counter
    SLICE_X102Y133       FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.517    18.853    adcs/adc_interface1/AF_A6/aaprog.serdes_ioreset_reg
    SLICE_X102Y133       FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[4]/C
                         clock pessimism              0.308    19.161    
                         clock uncertainty           -0.035    19.126    
    SLICE_X102Y133       FDRE (Setup_fdre_C_CE)      -0.201    18.925    adcs/adc_interface1/AF_A6/BLSlock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                 10.699    

Slack (MET) :             10.878ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A6/BLSlock_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 0.309ns (6.416%)  route 4.507ns (93.584%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.921ns = ( 18.902 - 15.981 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.617     3.280    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X99Y122        FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y122        FDRE (Prop_fdre_C_Q)         0.223     3.503 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.932     5.436    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X90Y114        LUT2 (Prop_lut2_I0_O)        0.043     5.479 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          1.690     7.169    adcs/adc_interface1/AF_A6/ssstart_bitsleep_reg
    SLICE_X102Y136       LUT6 (Prop_lut6_I2_O)        0.043     7.212 r  adcs/adc_interface1/AF_A6/BLSlock_counter[31]_i_1__5/O
                         net (fo=32, routed)          0.885     8.096    adcs/adc_interface1/AF_A6/BLSlock_counter
    SLICE_X99Y133        FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.566    18.902    adcs/adc_interface1/AF_A6/aaprog.serdes_ioreset_reg
    SLICE_X99Y133        FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[8]/C
                         clock pessimism              0.308    19.210    
                         clock uncertainty           -0.035    19.175    
    SLICE_X99Y133        FDRE (Setup_fdre_C_CE)      -0.201    18.974    adcs/adc_interface1/AF_A6/BLSlock_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                 10.878    

Slack (MET) :             10.964ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A6/BLSlock_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.309ns (6.535%)  route 4.420ns (93.465%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 18.901 - 15.981 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.617     3.280    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X99Y122        FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y122        FDRE (Prop_fdre_C_Q)         0.223     3.503 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.932     5.436    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X90Y114        LUT2 (Prop_lut2_I0_O)        0.043     5.479 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          1.690     7.169    adcs/adc_interface1/AF_A6/ssstart_bitsleep_reg
    SLICE_X102Y136       LUT6 (Prop_lut6_I2_O)        0.043     7.212 r  adcs/adc_interface1/AF_A6/BLSlock_counter[31]_i_1__5/O
                         net (fo=32, routed)          0.797     8.009    adcs/adc_interface1/AF_A6/BLSlock_counter
    SLICE_X100Y133       FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.565    18.901    adcs/adc_interface1/AF_A6/aaprog.serdes_ioreset_reg
    SLICE_X100Y133       FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[5]/C
                         clock pessimism              0.308    19.209    
                         clock uncertainty           -0.035    19.174    
    SLICE_X100Y133       FDRE (Setup_fdre_C_CE)      -0.201    18.973    adcs/adc_interface1/AF_A6/BLSlock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         18.973    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 10.964    

Slack (MET) :             10.964ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A6/BLSlock_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.309ns (6.535%)  route 4.420ns (93.465%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 18.901 - 15.981 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.617     3.280    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X99Y122        FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y122        FDRE (Prop_fdre_C_Q)         0.223     3.503 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.932     5.436    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X90Y114        LUT2 (Prop_lut2_I0_O)        0.043     5.479 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          1.690     7.169    adcs/adc_interface1/AF_A6/ssstart_bitsleep_reg
    SLICE_X102Y136       LUT6 (Prop_lut6_I2_O)        0.043     7.212 r  adcs/adc_interface1/AF_A6/BLSlock_counter[31]_i_1__5/O
                         net (fo=32, routed)          0.797     8.009    adcs/adc_interface1/AF_A6/BLSlock_counter
    SLICE_X100Y133       FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.565    18.901    adcs/adc_interface1/AF_A6/aaprog.serdes_ioreset_reg
    SLICE_X100Y133       FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[6]/C
                         clock pessimism              0.308    19.209    
                         clock uncertainty           -0.035    19.174    
    SLICE_X100Y133       FDRE (Setup_fdre_C_CE)      -0.201    18.973    adcs/adc_interface1/AF_A6/BLSlock_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         18.973    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 10.964    

Slack (MET) :             10.964ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A6/BLSlock_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.309ns (6.535%)  route 4.420ns (93.465%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 18.901 - 15.981 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.617     3.280    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X99Y122        FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y122        FDRE (Prop_fdre_C_Q)         0.223     3.503 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.932     5.436    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X90Y114        LUT2 (Prop_lut2_I0_O)        0.043     5.479 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          1.690     7.169    adcs/adc_interface1/AF_A6/ssstart_bitsleep_reg
    SLICE_X102Y136       LUT6 (Prop_lut6_I2_O)        0.043     7.212 r  adcs/adc_interface1/AF_A6/BLSlock_counter[31]_i_1__5/O
                         net (fo=32, routed)          0.797     8.009    adcs/adc_interface1/AF_A6/BLSlock_counter
    SLICE_X100Y133       FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.565    18.901    adcs/adc_interface1/AF_A6/aaprog.serdes_ioreset_reg
    SLICE_X100Y133       FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[7]/C
                         clock pessimism              0.308    19.209    
                         clock uncertainty           -0.035    19.174    
    SLICE_X100Y133       FDRE (Setup_fdre_C_CE)      -0.201    18.973    adcs/adc_interface1/AF_A6/BLSlock_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         18.973    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 10.964    

Slack (MET) :             10.969ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A6/BLSlock_counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.309ns (6.539%)  route 4.417ns (93.461%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.922ns = ( 18.903 - 15.981 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.617     3.280    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X99Y122        FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y122        FDRE (Prop_fdre_C_Q)         0.223     3.503 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.932     5.436    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X90Y114        LUT2 (Prop_lut2_I0_O)        0.043     5.479 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          1.690     7.169    adcs/adc_interface1/AF_A6/ssstart_bitsleep_reg
    SLICE_X102Y136       LUT6 (Prop_lut6_I2_O)        0.043     7.212 r  adcs/adc_interface1/AF_A6/BLSlock_counter[31]_i_1__5/O
                         net (fo=32, routed)          0.794     8.006    adcs/adc_interface1/AF_A6/BLSlock_counter
    SLICE_X99Y134        FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.567    18.903    adcs/adc_interface1/AF_A6/aaprog.serdes_ioreset_reg
    SLICE_X99Y134        FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[10]/C
                         clock pessimism              0.308    19.211    
                         clock uncertainty           -0.035    19.176    
    SLICE_X99Y134        FDRE (Setup_fdre_C_CE)      -0.201    18.975    adcs/adc_interface1/AF_A6/BLSlock_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                 10.969    

Slack (MET) :             10.969ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A6/BLSlock_counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.309ns (6.539%)  route 4.417ns (93.461%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.922ns = ( 18.903 - 15.981 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.617     3.280    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X99Y122        FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y122        FDRE (Prop_fdre_C_Q)         0.223     3.503 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.932     5.436    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X90Y114        LUT2 (Prop_lut2_I0_O)        0.043     5.479 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          1.690     7.169    adcs/adc_interface1/AF_A6/ssstart_bitsleep_reg
    SLICE_X102Y136       LUT6 (Prop_lut6_I2_O)        0.043     7.212 r  adcs/adc_interface1/AF_A6/BLSlock_counter[31]_i_1__5/O
                         net (fo=32, routed)          0.794     8.006    adcs/adc_interface1/AF_A6/BLSlock_counter
    SLICE_X99Y134        FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.567    18.903    adcs/adc_interface1/AF_A6/aaprog.serdes_ioreset_reg
    SLICE_X99Y134        FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[11]/C
                         clock pessimism              0.308    19.211    
                         clock uncertainty           -0.035    19.176    
    SLICE_X99Y134        FDRE (Setup_fdre_C_CE)      -0.201    18.975    adcs/adc_interface1/AF_A6/BLSlock_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                 10.969    

Slack (MET) :             10.969ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A6/BLSlock_counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.309ns (6.539%)  route 4.417ns (93.461%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.922ns = ( 18.903 - 15.981 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.617     3.280    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X99Y122        FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y122        FDRE (Prop_fdre_C_Q)         0.223     3.503 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.932     5.436    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X90Y114        LUT2 (Prop_lut2_I0_O)        0.043     5.479 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          1.690     7.169    adcs/adc_interface1/AF_A6/ssstart_bitsleep_reg
    SLICE_X102Y136       LUT6 (Prop_lut6_I2_O)        0.043     7.212 r  adcs/adc_interface1/AF_A6/BLSlock_counter[31]_i_1__5/O
                         net (fo=32, routed)          0.794     8.006    adcs/adc_interface1/AF_A6/BLSlock_counter
    SLICE_X99Y134        FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.567    18.903    adcs/adc_interface1/AF_A6/aaprog.serdes_ioreset_reg
    SLICE_X99Y134        FDRE                                         r  adcs/adc_interface1/AF_A6/BLSlock_counter_reg[12]/C
                         clock pessimism              0.308    19.211    
                         clock uncertainty           -0.035    19.176    
    SLICE_X99Y134        FDRE (Setup_fdre_C_CE)      -0.201    18.975    adcs/adc_interface1/AF_A6/BLSlock_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                 10.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.294     1.392    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X95Y123        FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y123        FDRE (Prop_fdre_C_Q)         0.100     1.492 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.547    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X95Y123        FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.330     1.638    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X95Y123        FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.246     1.392    
    SLICE_X95Y123        FDRE (Hold_fdre_C_D)         0.047     1.439    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X107Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y125       FDRE (Prop_fdre_C_Q)         0.100     1.461 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     1.516    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X107Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X107Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.244     1.361    
    SLICE_X107Y125       FDRE (Hold_fdre_C_D)         0.047     1.408    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.100     1.461 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     1.516    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X105Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.244     1.361    
    SLICE_X105Y125       FDRE (Hold_fdre_C_D)         0.047     1.408    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.291     1.389    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDPE (Prop_fdpe_C_Q)         0.100     1.489 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.544    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.327     1.635    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.246     1.389    
    SLICE_X101Y124       FDPE (Hold_fdpe_C_D)         0.047     1.436    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.292     1.390    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y124        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y124        FDPE (Prop_fdpe_C_Q)         0.100     1.490 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.545    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X99Y124        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.328     1.636    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y124        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.246     1.390    
    SLICE_X99Y124        FDPE (Hold_fdpe_C_D)         0.047     1.437    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X107Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y125       FDRE (Prop_fdre_C_Q)         0.100     1.461 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     1.516    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X107Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X107Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.244     1.361    
    SLICE_X107Y125       FDRE (Hold_fdre_C_D)         0.044     1.405    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.100     1.461 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     1.516    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X105Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.244     1.361    
    SLICE_X105Y125       FDRE (Hold_fdre_C_D)         0.044     1.405    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.130ns (59.597%)  route 0.088ns (40.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.265     1.363    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y122       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y122       FDCE (Prop_fdce_C_Q)         0.100     1.463 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=4, routed)           0.088     1.551    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[2]
    SLICE_X104Y122       LUT2 (Prop_lut2_I1_O)        0.030     1.581 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     1.581    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[1]
    SLICE_X104Y122       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.300     1.608    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X104Y122       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism             -0.234     1.374    
    SLICE_X104Y122       FDRE (Hold_fdre_C_D)         0.096     1.470    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y125       FDRE (Prop_fdre_C_Q)         0.100     1.461 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.060     1.521    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X106Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.244     1.361    
    SLICE_X106Y125       FDRE (Hold_fdre_C_D)         0.047     1.408    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/AF_B2/bl_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B2/bl_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.130ns (57.102%)  route 0.098ns (42.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.304     1.402    adcs/adc_interface1/AF_B2/aaprog.serdes_ioreset_reg
    SLICE_X89Y136        FDRE                                         r  adcs/adc_interface1/AF_B2/bl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y136        FDRE (Prop_fdre_C_Q)         0.100     1.502 r  adcs/adc_interface1/AF_B2/bl_cnt_reg[0]/Q
                         net (fo=5, routed)           0.098     1.600    adcs/adc_interface1/AF_B2/bl_cnt_reg_n_0_[0]
    SLICE_X88Y136        LUT3 (Prop_lut3_I1_O)        0.030     1.630 r  adcs/adc_interface1/AF_B2/bl_cnt[2]_i_1__9/O
                         net (fo=1, routed)           0.000     1.630    adcs/adc_interface1/AF_B2/bl_cnt[2]_i_1__9_n_0
    SLICE_X88Y136        FDRE                                         r  adcs/adc_interface1/AF_B2/bl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.342     1.650    adcs/adc_interface1/AF_B2/aaprog.serdes_ioreset_reg
    SLICE_X88Y136        FDRE                                         r  adcs/adc_interface1/AF_B2/bl_cnt_reg[2]/C
                         clock pessimism             -0.237     1.413    
    SLICE_X88Y136        FDRE (Hold_fdre_C_D)         0.096     1.509    adcs/adc_interface1/AF_B2/bl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1
Waveform(ns):       { 0.000 6.849 }
Period(ns):         15.981
Sources:            { adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y118   adcs/adc_interface1/ADC_DESER1/pins[16].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y122   adcs/adc_interface1/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y112   adcs/adc_interface1/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y128   adcs/adc_interface1/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y132   adcs/adc_interface1/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y130   adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y136   adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y146   adcs/adc_interface1/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y134   adcs/adc_interface1/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y106   adcs/adc_interface1/ADC_DESER1/pins[9].idelaye2_bus/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X103Y108  adcs/adc_interface1/AF_A4/bl_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X103Y108  adcs/adc_interface1/AF_A4/bl_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X108Y106  adcs/adc_interface1/ADDESR[10].ADC_A_4_reg[10]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X109Y106  adcs/adc_interface1/ADDESR[6].ADC_A_4_reg[6]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X109Y106  adcs/adc_interface1/ADDESR[7].ADC_A_4_reg[7]/C
Low Pulse Width   Slow    FDPE/C      n/a            0.400         9.132       8.732      SLICE_X101Y124  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         9.132       8.732      SLICE_X101Y124  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         9.132       8.732      SLICE_X101Y124  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         9.132       8.732      SLICE_X101Y124  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X109Y115  adcs/adc_interface1/ADDESR[9].ADC_B_0_reg[9]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X106Y108  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X106Y108  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X107Y108  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X107Y108  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X107Y108  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X106Y110  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X106Y110  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X106Y110  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X102Y111  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X102Y111  adcs/adc_interface1/AF_A4/BLSlock_counter_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  D_LVDS_DCLK
  To Clock:  D_LVDS_DCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.250ns,  Total Violation       -0.250ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.416ns  (logic 2.144ns (39.587%)  route 3.272ns (60.413%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 15.489 - 11.250 ) 
    Source Clock Delay      (SCD):    4.607ns = ( 9.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.656     9.607    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X5Y8          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      1.800    11.407 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[25]
                         net (fo=13, routed)          0.675    12.082    USBInterface/BUS_ADDR[26]
    SLICE_X88Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.125 r  USBInterface/BUS_DATA_RD_inferred_i_212/O
                         net (fo=1, routed)           0.261    12.386    USBInterface/BUS_DATA_RD_inferred_i_212_n_0
    SLICE_X89Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.429 f  USBInterface/BUS_DATA_RD_inferred_i_106/O
                         net (fo=1, routed)           0.149    12.578    USBInterface/BUS_DATA_RD_inferred_i_106_n_0
    SLICE_X89Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.621 r  USBInterface/BUS_DATA_RD_inferred_i_67/O
                         net (fo=38, routed)          0.286    12.906    USBInterface/f_BUS_DATA_RD1
    SLICE_X90Y40         LUT2 (Prop_lut2_I0_O)        0.043    12.949 r  USBInterface/BUS_DATA_RD_inferred_i_214/O
                         net (fo=64, routed)          0.613    13.562    U59/BUS_RateMeter_0_READ_ADDRESS[1]
    SLICE_X84Y39         LUT6 (Prop_lut6_I3_O)        0.043    13.605 r  U59/BUS_DATA_RD_inferred_i_130/O
                         net (fo=1, routed)           0.230    13.835    USBInterface/syncstages_ff_reg[3]_25
    SLICE_X85Y39         LUT6 (Prop_lut6_I5_O)        0.043    13.878 r  USBInterface/BUS_DATA_RD_inferred_i_79/O
                         net (fo=1, routed)           0.333    14.211    USBInterface/BUS_RateMeter_0_READ_DATA[26]
    SLICE_X86Y39         LUT5 (Prop_lut5_I1_O)        0.043    14.254 r  USBInterface/BUS_DATA_RD_inferred_i_40/O
                         net (fo=1, routed)           0.325    14.579    USBInterface/BUS_DATA_RD_inferred_i_40_n_0
    SLICE_X87Y37         LUT5 (Prop_lut5_I0_O)        0.043    14.622 r  USBInterface/BUS_DATA_RD_inferred_i_6/O
                         net (fo=1, routed)           0.401    15.023    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[26]
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.517    15.489    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.339    15.829    
                         clock uncertainty           -0.035    15.793    
    RAMB18_X5Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.543    15.250    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -15.023    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 FC/SP_ADDR_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            FC/Inst_spi_ctrl/rd_data2_reg/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        1.012ns  (logic 0.314ns (31.017%)  route 0.698ns (68.983%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 10.241 - 6.250 ) 
    Source Clock Delay      (SCD):    4.352ns = ( 9.352 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.401     9.352    FC/lopt
    SLICE_X69Y52         FDRE                                         r  FC/SP_ADDR_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y52         FDRE (Prop_fdre_C_Q)         0.228     9.580 r  FC/SP_ADDR_reg[1]/Q
                         net (fo=19, routed)          0.498    10.078    FC/Inst_spi_ctrl/out[1]
    SLICE_X71Y52         LUT5 (Prop_lut5_I0_O)        0.043    10.121 r  FC/Inst_spi_ctrl/rd_data2_i_2/O
                         net (fo=10, routed)          0.200    10.321    FC/Inst_spi_ctrl/p_0_in
    SLICE_X68Y52         LUT3 (Prop_lut3_I1_O)        0.043    10.364 r  FC/Inst_spi_ctrl/rd_data2_i_1/O
                         net (fo=1, routed)           0.000    10.364    FC/Inst_spi_ctrl/rd_data2_i_1_n_0
    SLICE_X68Y52         FDRE                                         r  FC/Inst_spi_ctrl/rd_data2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.268    10.241    FC/Inst_spi_ctrl/lopt
    SLICE_X68Y52         FDRE                                         r  FC/Inst_spi_ctrl/rd_data2_reg/C
                         clock pessimism              0.340    10.581    
                         clock uncertainty           -0.035    10.546    
    SLICE_X68Y52         FDRE (Setup_fdre_C_D)        0.066    10.612    FC/Inst_spi_ctrl/rd_data2_reg
  -------------------------------------------------------------------
                         required time                         10.612    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIPBDIP[0]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.387ns  (logic 2.144ns (39.797%)  route 3.243ns (60.203%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 15.489 - 11.250 ) 
    Source Clock Delay      (SCD):    4.607ns = ( 9.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.656     9.607    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X5Y8          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      1.800    11.407 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[25]
                         net (fo=13, routed)          0.675    12.082    USBInterface/BUS_ADDR[26]
    SLICE_X88Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.125 r  USBInterface/BUS_DATA_RD_inferred_i_212/O
                         net (fo=1, routed)           0.261    12.386    USBInterface/BUS_DATA_RD_inferred_i_212_n_0
    SLICE_X89Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.429 f  USBInterface/BUS_DATA_RD_inferred_i_106/O
                         net (fo=1, routed)           0.149    12.578    USBInterface/BUS_DATA_RD_inferred_i_106_n_0
    SLICE_X89Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.621 r  USBInterface/BUS_DATA_RD_inferred_i_67/O
                         net (fo=38, routed)          0.282    12.902    USBInterface/f_BUS_DATA_RD1
    SLICE_X90Y40         LUT2 (Prop_lut2_I0_O)        0.043    12.945 r  USBInterface/BUS_DATA_RD_inferred_i_213/O
                         net (fo=64, routed)          0.542    13.487    U59/BUS_RateMeter_0_READ_ADDRESS[0]
    SLICE_X92Y38         LUT6 (Prop_lut6_I2_O)        0.043    13.530 r  U59/BUS_DATA_RD_inferred_i_132/O
                         net (fo=1, routed)           0.351    13.881    USBInterface/syncstages_ff_reg[1]_24
    SLICE_X93Y38         LUT6 (Prop_lut6_I4_O)        0.043    13.924 r  USBInterface/BUS_DATA_RD_inferred_i_80/O
                         net (fo=1, routed)           0.348    14.272    USBInterface/BUS_RateMeter_0_READ_DATA[25]
    SLICE_X90Y39         LUT5 (Prop_lut5_I1_O)        0.043    14.315 r  USBInterface/BUS_DATA_RD_inferred_i_41/O
                         net (fo=1, routed)           0.244    14.559    USBInterface/BUS_DATA_RD_inferred_i_41_n_0
    SLICE_X90Y38         LUT5 (Prop_lut5_I0_O)        0.043    14.602 r  USBInterface/BUS_DATA_RD_inferred_i_7/O
                         net (fo=1, routed)           0.392    14.994    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[25]
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.517    15.489    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.339    15.829    
                         clock uncertainty           -0.035    15.793    
    RAMB18_X5Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.543    15.250    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.994    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.373ns  (logic 2.144ns (39.903%)  route 3.229ns (60.097%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 15.489 - 11.250 ) 
    Source Clock Delay      (SCD):    4.607ns = ( 9.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.656     9.607    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X5Y8          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      1.800    11.407 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[25]
                         net (fo=13, routed)          0.675    12.082    USBInterface/BUS_ADDR[26]
    SLICE_X88Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.125 r  USBInterface/BUS_DATA_RD_inferred_i_212/O
                         net (fo=1, routed)           0.261    12.386    USBInterface/BUS_DATA_RD_inferred_i_212_n_0
    SLICE_X89Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.429 f  USBInterface/BUS_DATA_RD_inferred_i_106/O
                         net (fo=1, routed)           0.149    12.578    USBInterface/BUS_DATA_RD_inferred_i_106_n_0
    SLICE_X89Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.621 r  USBInterface/BUS_DATA_RD_inferred_i_67/O
                         net (fo=38, routed)          0.286    12.906    USBInterface/f_BUS_DATA_RD1
    SLICE_X90Y40         LUT2 (Prop_lut2_I0_O)        0.043    12.949 r  USBInterface/BUS_DATA_RD_inferred_i_214/O
                         net (fo=64, routed)          0.654    13.604    U59/BUS_RateMeter_0_READ_ADDRESS[1]
    SLICE_X86Y38         LUT6 (Prop_lut6_I3_O)        0.043    13.647 r  U59/BUS_DATA_RD_inferred_i_147/O
                         net (fo=1, routed)           0.329    13.976    USBInterface/syncstages_ff_reg[1]_19
    SLICE_X86Y39         LUT6 (Prop_lut6_I4_O)        0.043    14.019 r  USBInterface/BUS_DATA_RD_inferred_i_85/O
                         net (fo=1, routed)           0.279    14.297    USBInterface/BUS_RateMeter_0_READ_DATA[20]
    SLICE_X86Y36         LUT5 (Prop_lut5_I1_O)        0.043    14.340 r  USBInterface/BUS_DATA_RD_inferred_i_46/O
                         net (fo=1, routed)           0.105    14.446    USBInterface/BUS_DATA_RD_inferred_i_46_n_0
    SLICE_X86Y36         LUT5 (Prop_lut5_I0_O)        0.043    14.489 r  USBInterface/BUS_DATA_RD_inferred_i_12/O
                         net (fo=1, routed)           0.491    14.980    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[20]
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.517    15.489    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.339    15.829    
                         clock uncertainty           -0.035    15.793    
    RAMB18_X5Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.543    15.250    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.980    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.367ns  (logic 2.144ns (39.949%)  route 3.223ns (60.051%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 15.489 - 11.250 ) 
    Source Clock Delay      (SCD):    4.607ns = ( 9.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.656     9.607    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X5Y8          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      1.800    11.407 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[25]
                         net (fo=13, routed)          0.675    12.082    USBInterface/BUS_ADDR[26]
    SLICE_X88Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.125 r  USBInterface/BUS_DATA_RD_inferred_i_212/O
                         net (fo=1, routed)           0.261    12.386    USBInterface/BUS_DATA_RD_inferred_i_212_n_0
    SLICE_X89Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.429 f  USBInterface/BUS_DATA_RD_inferred_i_106/O
                         net (fo=1, routed)           0.149    12.578    USBInterface/BUS_DATA_RD_inferred_i_106_n_0
    SLICE_X89Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.621 r  USBInterface/BUS_DATA_RD_inferred_i_67/O
                         net (fo=38, routed)          0.278    12.898    USBInterface/f_BUS_DATA_RD1
    SLICE_X91Y40         LUT2 (Prop_lut2_I0_O)        0.043    12.941 r  USBInterface/BUS_DATA_RD_inferred_i_108/O
                         net (fo=64, routed)          0.433    13.375    USBInterface/BUS_RateMeter_0_READ_ADDRESS[2]
    SLICE_X88Y39         LUT5 (Prop_lut5_I4_O)        0.043    13.418 r  USBInterface/BUS_DATA_RD_inferred_i_149/O
                         net (fo=1, routed)           0.620    14.038    USBInterface/BUS_DATA_RD_inferred_i_149_n_0
    SLICE_X85Y35         LUT6 (Prop_lut6_I0_O)        0.043    14.081 r  USBInterface/BUS_DATA_RD_inferred_i_86/O
                         net (fo=1, routed)           0.188    14.269    USBInterface/BUS_RateMeter_0_READ_DATA[19]
    SLICE_X86Y35         LUT5 (Prop_lut5_I1_O)        0.043    14.312 r  USBInterface/BUS_DATA_RD_inferred_i_47/O
                         net (fo=1, routed)           0.210    14.522    USBInterface/BUS_DATA_RD_inferred_i_47_n_0
    SLICE_X87Y35         LUT5 (Prop_lut5_I0_O)        0.043    14.565 r  USBInterface/BUS_DATA_RD_inferred_i_13/O
                         net (fo=1, routed)           0.408    14.973    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[19]
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.517    15.489    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.339    15.829    
                         clock uncertainty           -0.035    15.793    
    RAMB18_X5Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.543    15.250    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.973    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 FC/Inst_spi_ctrl/FSM_sequential_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            FC/Inst_spi_ctrl/spi_clk_int_reg/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.961ns  (logic 0.314ns (32.682%)  route 0.647ns (67.318%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 10.239 - 6.250 ) 
    Source Clock Delay      (SCD):    4.350ns = ( 9.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.399     9.350    FC/Inst_spi_ctrl/lopt
    SLICE_X69Y59         FDRE                                         r  FC/Inst_spi_ctrl/FSM_sequential_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y59         FDRE (Prop_fdre_C_Q)         0.228     9.578 r  FC/Inst_spi_ctrl/FSM_sequential_state_reg[3]/Q
                         net (fo=38, routed)          0.483    10.061    FC/Inst_spi_ctrl/state[3]
    SLICE_X68Y58         LUT5 (Prop_lut5_I0_O)        0.043    10.104 r  FC/Inst_spi_ctrl/spi_clk_int_i_2/O
                         net (fo=1, routed)           0.164    10.268    FC/Inst_spi_ctrl/spi_clk_int_i_2_n_0
    SLICE_X68Y58         LUT6 (Prop_lut6_I4_O)        0.043    10.311 r  FC/Inst_spi_ctrl/spi_clk_int_i_1/O
                         net (fo=1, routed)           0.000    10.311    FC/Inst_spi_ctrl/spi_clk_int_i_1_n_0
    SLICE_X68Y58         FDRE                                         r  FC/Inst_spi_ctrl/spi_clk_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.266    10.239    FC/Inst_spi_ctrl/lopt
    SLICE_X68Y58         FDRE                                         r  FC/Inst_spi_ctrl/spi_clk_int_reg/C
                         clock pessimism              0.336    10.575    
                         clock uncertainty           -0.035    10.540    
    SLICE_X68Y58         FDRE (Setup_fdre_C_D)        0.066    10.606    FC/Inst_spi_ctrl/spi_clk_int_reg
  -------------------------------------------------------------------
                         required time                         10.606    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.283ns  (logic 2.144ns (40.580%)  route 3.139ns (59.420%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 15.489 - 11.250 ) 
    Source Clock Delay      (SCD):    4.607ns = ( 9.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.656     9.607    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X5Y8          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      1.800    11.407 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[25]
                         net (fo=13, routed)          0.675    12.082    USBInterface/BUS_ADDR[26]
    SLICE_X88Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.125 r  USBInterface/BUS_DATA_RD_inferred_i_212/O
                         net (fo=1, routed)           0.261    12.386    USBInterface/BUS_DATA_RD_inferred_i_212_n_0
    SLICE_X89Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.429 f  USBInterface/BUS_DATA_RD_inferred_i_106/O
                         net (fo=1, routed)           0.149    12.578    USBInterface/BUS_DATA_RD_inferred_i_106_n_0
    SLICE_X89Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.621 r  USBInterface/BUS_DATA_RD_inferred_i_67/O
                         net (fo=38, routed)          0.245    12.866    USBInterface/f_BUS_DATA_RD1
    SLICE_X89Y40         LUT2 (Prop_lut2_I0_O)        0.043    12.909 r  USBInterface/BUS_DATA_RD_inferred_i_109/O
                         net (fo=64, routed)          0.461    13.370    USBInterface/BUS_RateMeter_0_READ_ADDRESS[9]
    SLICE_X89Y39         LUT5 (Prop_lut5_I3_O)        0.043    13.413 r  USBInterface/BUS_DATA_RD_inferred_i_152/O
                         net (fo=1, routed)           0.549    13.962    USBInterface/BUS_DATA_RD_inferred_i_152_n_0
    SLICE_X87Y35         LUT6 (Prop_lut6_I0_O)        0.043    14.005 r  USBInterface/BUS_DATA_RD_inferred_i_87/O
                         net (fo=1, routed)           0.230    14.235    USBInterface/BUS_RateMeter_0_READ_DATA[18]
    SLICE_X87Y35         LUT5 (Prop_lut5_I1_O)        0.043    14.278 r  USBInterface/BUS_DATA_RD_inferred_i_48/O
                         net (fo=1, routed)           0.150    14.428    USBInterface/BUS_DATA_RD_inferred_i_48_n_0
    SLICE_X87Y35         LUT5 (Prop_lut5_I0_O)        0.043    14.471 r  USBInterface/BUS_DATA_RD_inferred_i_14/O
                         net (fo=1, routed)           0.419    14.890    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[18]
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.517    15.489    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.339    15.829    
                         clock uncertainty           -0.035    15.793    
    RAMB18_X5Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.543    15.250    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.890    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.283ns  (logic 2.144ns (40.581%)  route 3.139ns (59.419%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 15.489 - 11.250 ) 
    Source Clock Delay      (SCD):    4.607ns = ( 9.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.656     9.607    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X5Y8          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      1.800    11.407 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[25]
                         net (fo=13, routed)          0.675    12.082    USBInterface/BUS_ADDR[26]
    SLICE_X88Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.125 r  USBInterface/BUS_DATA_RD_inferred_i_212/O
                         net (fo=1, routed)           0.261    12.386    USBInterface/BUS_DATA_RD_inferred_i_212_n_0
    SLICE_X89Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.429 f  USBInterface/BUS_DATA_RD_inferred_i_106/O
                         net (fo=1, routed)           0.149    12.578    USBInterface/BUS_DATA_RD_inferred_i_106_n_0
    SLICE_X89Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.621 r  USBInterface/BUS_DATA_RD_inferred_i_67/O
                         net (fo=38, routed)          0.245    12.866    USBInterface/f_BUS_DATA_RD1
    SLICE_X89Y40         LUT2 (Prop_lut2_I0_O)        0.043    12.909 r  USBInterface/BUS_DATA_RD_inferred_i_109/O
                         net (fo=64, routed)          0.543    13.452    USBInterface/BUS_RateMeter_0_READ_ADDRESS[9]
    SLICE_X90Y39         LUT5 (Prop_lut5_I3_O)        0.043    13.495 r  USBInterface/BUS_DATA_RD_inferred_i_167/O
                         net (fo=1, routed)           0.357    13.852    USBInterface/BUS_DATA_RD_inferred_i_167_n_0
    SLICE_X90Y38         LUT6 (Prop_lut6_I0_O)        0.043    13.895 r  USBInterface/BUS_DATA_RD_inferred_i_92/O
                         net (fo=1, routed)           0.301    14.195    USBInterface/BUS_RateMeter_0_READ_DATA[13]
    SLICE_X90Y38         LUT5 (Prop_lut5_I1_O)        0.043    14.238 r  USBInterface/BUS_DATA_RD_inferred_i_53/O
                         net (fo=1, routed)           0.339    14.578    USBInterface/BUS_DATA_RD_inferred_i_53_n_0
    SLICE_X88Y37         LUT5 (Prop_lut5_I0_O)        0.043    14.621 r  USBInterface/BUS_DATA_RD_inferred_i_19/O
                         net (fo=1, routed)           0.269    14.890    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[13]
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.517    15.489    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.339    15.829    
                         clock uncertainty           -0.035    15.793    
    RAMB18_X5Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.543    15.250    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.890    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.274ns  (logic 2.144ns (40.652%)  route 3.130ns (59.348%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 15.489 - 11.250 ) 
    Source Clock Delay      (SCD):    4.607ns = ( 9.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.656     9.607    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X5Y8          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      1.800    11.407 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[25]
                         net (fo=13, routed)          0.675    12.082    USBInterface/BUS_ADDR[26]
    SLICE_X88Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.125 r  USBInterface/BUS_DATA_RD_inferred_i_212/O
                         net (fo=1, routed)           0.261    12.386    USBInterface/BUS_DATA_RD_inferred_i_212_n_0
    SLICE_X89Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.429 f  USBInterface/BUS_DATA_RD_inferred_i_106/O
                         net (fo=1, routed)           0.149    12.578    USBInterface/BUS_DATA_RD_inferred_i_106_n_0
    SLICE_X89Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.621 r  USBInterface/BUS_DATA_RD_inferred_i_67/O
                         net (fo=38, routed)          0.282    12.902    USBInterface/f_BUS_DATA_RD1
    SLICE_X90Y40         LUT2 (Prop_lut2_I0_O)        0.043    12.945 r  USBInterface/BUS_DATA_RD_inferred_i_213/O
                         net (fo=64, routed)          0.676    13.621    U59/BUS_RateMeter_0_READ_ADDRESS[0]
    SLICE_X87Y38         LUT6 (Prop_lut6_I2_O)        0.043    13.664 r  U59/BUS_DATA_RD_inferred_i_174/O
                         net (fo=1, routed)           0.382    14.047    USBInterface/syncstages_ff_reg[1]_10
    SLICE_X88Y38         LUT6 (Prop_lut6_I4_O)        0.043    14.090 r  USBInterface/BUS_DATA_RD_inferred_i_94/O
                         net (fo=1, routed)           0.106    14.195    USBInterface/BUS_RateMeter_0_READ_DATA[11]
    SLICE_X88Y38         LUT5 (Prop_lut5_I1_O)        0.043    14.238 r  USBInterface/BUS_DATA_RD_inferred_i_55/O
                         net (fo=1, routed)           0.232    14.470    USBInterface/BUS_DATA_RD_inferred_i_55_n_0
    SLICE_X89Y37         LUT5 (Prop_lut5_I0_O)        0.043    14.513 r  USBInterface/BUS_DATA_RD_inferred_i_21/O
                         net (fo=1, routed)           0.367    14.881    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.517    15.489    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.339    15.829    
                         clock uncertainty           -0.035    15.793    
    RAMB18_X5Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.543    15.250    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.881    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.269ns  (logic 2.144ns (40.692%)  route 3.125ns (59.308%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 15.489 - 11.250 ) 
    Source Clock Delay      (SCD):    4.607ns = ( 9.607 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.656     9.607    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X5Y8          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      1.800    11.407 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[25]
                         net (fo=13, routed)          0.675    12.082    USBInterface/BUS_ADDR[26]
    SLICE_X88Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.125 r  USBInterface/BUS_DATA_RD_inferred_i_212/O
                         net (fo=1, routed)           0.261    12.386    USBInterface/BUS_DATA_RD_inferred_i_212_n_0
    SLICE_X89Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.429 f  USBInterface/BUS_DATA_RD_inferred_i_106/O
                         net (fo=1, routed)           0.149    12.578    USBInterface/BUS_DATA_RD_inferred_i_106_n_0
    SLICE_X89Y41         LUT6 (Prop_lut6_I5_O)        0.043    12.621 r  USBInterface/BUS_DATA_RD_inferred_i_67/O
                         net (fo=38, routed)          0.282    12.902    USBInterface/f_BUS_DATA_RD1
    SLICE_X90Y40         LUT2 (Prop_lut2_I0_O)        0.043    12.945 r  USBInterface/BUS_DATA_RD_inferred_i_213/O
                         net (fo=64, routed)          0.427    13.372    U59/BUS_RateMeter_0_READ_ADDRESS[0]
    SLICE_X90Y41         LUT6 (Prop_lut6_I2_O)        0.043    13.415 r  U59/BUS_DATA_RD_inferred_i_118/O
                         net (fo=1, routed)           0.345    13.760    USBInterface/syncstages_ff_reg[3]_29
    SLICE_X91Y41         LUT6 (Prop_lut6_I5_O)        0.043    13.803 r  USBInterface/BUS_DATA_RD_inferred_i_75/O
                         net (fo=1, routed)           0.301    14.104    USBInterface/BUS_RateMeter_0_READ_DATA[30]
    SLICE_X90Y41         LUT5 (Prop_lut5_I1_O)        0.043    14.147 r  USBInterface/BUS_DATA_RD_inferred_i_36/O
                         net (fo=1, routed)           0.330    14.477    USBInterface/BUS_DATA_RD_inferred_i_36_n_0
    SLICE_X89Y39         LUT5 (Prop_lut5_I0_O)        0.043    14.520 r  USBInterface/BUS_DATA_RD_inferred_i_2/O
                         net (fo=1, routed)           0.356    14.875    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[30]
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.517    15.489    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X5Y14         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.339    15.829    
                         clock uncertainty           -0.035    15.793    
    RAMB18_X5Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.543    15.250    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.875    
  -------------------------------------------------------------------
                         slack                                  0.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 U55/lIN_1_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U55/FIFO_PORT_IN_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.271ns  (logic 0.135ns (49.826%)  route 0.136ns (50.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns = ( 7.316 - 5.000 ) 
    Source Clock Delay      (SCD):    1.996ns = ( 6.996 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.686     6.996    U55/lopt
    SLICE_X95Y49         FDRE                                         r  U55/lIN_1_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y49         FDRE (Prop_fdre_C_Q)         0.107     7.103 r  U55/lIN_1_reg[4]/Q
                         net (fo=1, routed)           0.136     7.239    U55/lIN_1_reg_n_0_[4]
    SLICE_X96Y50         LUT6 (Prop_lut6_I5_O)        0.028     7.267 r  U55/FIFO_PORT_IN[4]_i_1/O
                         net (fo=1, routed)           0.000     7.267    U55/FIFO_PORT_IN[4]
    SLICE_X96Y50         FDRE                                         r  U55/FIFO_PORT_IN_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.854     7.316    U55/lopt
    SLICE_X96Y50         FDRE                                         r  U55/FIFO_PORT_IN_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.136    
    SLICE_X96Y50         FDRE (Hold_fdre_C_D)         0.068     7.204    U55/FIFO_PORT_IN_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.204    
                         arrival time                           7.267    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        1.372ns  (logic 0.162ns (11.811%)  route 1.210ns (88.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 8.344 - 5.000 ) 
    Source Clock Delay      (SCD):    1.987ns = ( 6.987 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.677     6.987    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/lopt
    SLICE_X93Y30         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y30         FDCE (Prop_fdce_C_Q)         0.098     7.085 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=4, routed)           1.210     8.294    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[4]
    SLICE_X92Y30         LUT2 (Prop_lut2_I0_O)        0.064     8.358 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     8.358    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[4]
    SLICE_X92Y30         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.998     7.460    iD_LVDS_DCLK_BUFG
    SLICE_X92Y97         LUT1 (Prop_lut1_I0_O)        0.035     7.495 r  xpm_cdc_single_inst_i_1/O
                         net (fo=36, routed)          0.850     8.344    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X92Y30         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                         clock pessimism             -0.152     8.192    
    SLICE_X92Y30         FDRE (Hold_fdre_C_D)         0.087     8.279    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.279    
                         arrival time                           8.358    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U59/sec_pulse_reg/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U59/CPS_GENERATE[4].STATIC_COUNTERS_reg[4][28]/CE
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.349ns  (logic 0.112ns (32.060%)  route 0.237ns (67.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 7.417 - 5.000 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 6.972 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.662     6.972    U59/lopt
    SLICE_X104Y55        FDRE                                         r  U59/sec_pulse_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y55        FDRE (Prop_fdre_C_Q)         0.112     7.084 r  U59/sec_pulse_reg/Q
                         net (fo=485, routed)         0.237     7.321    U59/sec_pulse
    SLICE_X104Y49        FDRE                                         r  U59/CPS_GENERATE[4].STATIC_COUNTERS_reg[4][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.955     7.417    U59/lopt
    SLICE_X104Y49        FDRE                                         r  U59/CPS_GENERATE[4].STATIC_COUNTERS_reg[4][28]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.237    
    SLICE_X104Y49        FDRE (Hold_fdre_C_CE)        0.000     7.237    U59/CPS_GENERATE[4].STATIC_COUNTERS_reg[4][28]
  -------------------------------------------------------------------
                         required time                         -7.237    
                         arrival time                           7.321    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U59/sec_pulse_reg/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U59/CPS_GENERATE[4].STATIC_COUNTERS_reg[4][29]/CE
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.349ns  (logic 0.112ns (32.060%)  route 0.237ns (67.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 7.417 - 5.000 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 6.972 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.662     6.972    U59/lopt
    SLICE_X104Y55        FDRE                                         r  U59/sec_pulse_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y55        FDRE (Prop_fdre_C_Q)         0.112     7.084 r  U59/sec_pulse_reg/Q
                         net (fo=485, routed)         0.237     7.321    U59/sec_pulse
    SLICE_X104Y49        FDRE                                         r  U59/CPS_GENERATE[4].STATIC_COUNTERS_reg[4][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.955     7.417    U59/lopt
    SLICE_X104Y49        FDRE                                         r  U59/CPS_GENERATE[4].STATIC_COUNTERS_reg[4][29]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.237    
    SLICE_X104Y49        FDRE (Hold_fdre_C_CE)        0.000     7.237    U59/CPS_GENERATE[4].STATIC_COUNTERS_reg[4][29]
  -------------------------------------------------------------------
                         required time                         -7.237    
                         arrival time                           7.321    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U59/sec_pulse_reg/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U59/CPS_GENERATE[4].STATIC_COUNTERS_reg[4][30]/CE
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.349ns  (logic 0.112ns (32.060%)  route 0.237ns (67.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 7.417 - 5.000 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 6.972 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.662     6.972    U59/lopt
    SLICE_X104Y55        FDRE                                         r  U59/sec_pulse_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y55        FDRE (Prop_fdre_C_Q)         0.112     7.084 r  U59/sec_pulse_reg/Q
                         net (fo=485, routed)         0.237     7.321    U59/sec_pulse
    SLICE_X104Y49        FDRE                                         r  U59/CPS_GENERATE[4].STATIC_COUNTERS_reg[4][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.955     7.417    U59/lopt
    SLICE_X104Y49        FDRE                                         r  U59/CPS_GENERATE[4].STATIC_COUNTERS_reg[4][30]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.237    
    SLICE_X104Y49        FDRE (Hold_fdre_C_CE)        0.000     7.237    U59/CPS_GENERATE[4].STATIC_COUNTERS_reg[4][30]
  -------------------------------------------------------------------
                         required time                         -7.237    
                         arrival time                           7.321    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U59/sec_pulse_reg/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U59/CPS_GENERATE[4].STATIC_COUNTERS_reg[4][31]/CE
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.349ns  (logic 0.112ns (32.060%)  route 0.237ns (67.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 7.417 - 5.000 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 6.972 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.662     6.972    U59/lopt
    SLICE_X104Y55        FDRE                                         r  U59/sec_pulse_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y55        FDRE (Prop_fdre_C_Q)         0.112     7.084 r  U59/sec_pulse_reg/Q
                         net (fo=485, routed)         0.237     7.321    U59/sec_pulse
    SLICE_X104Y49        FDRE                                         r  U59/CPS_GENERATE[4].STATIC_COUNTERS_reg[4][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.955     7.417    U59/lopt
    SLICE_X104Y49        FDRE                                         r  U59/CPS_GENERATE[4].STATIC_COUNTERS_reg[4][31]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.237    
    SLICE_X104Y49        FDRE (Hold_fdre_C_CE)        0.000     7.237    U59/CPS_GENERATE[4].STATIC_COUNTERS_reg[4][31]
  -------------------------------------------------------------------
                         required time                         -7.237    
                         arrival time                           7.321    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 U59/CPS_GENERATE[1].STATIC_COUNTERS_reg[1][31]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U59/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst/src_ff_reg/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.654%)  route 0.054ns (33.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 7.380 - 5.000 ) 
    Source Clock Delay      (SCD):    1.989ns = ( 6.989 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.679     6.989    U59/lopt
    SLICE_X83Y40         FDRE                                         r  U59/CPS_GENERATE[1].STATIC_COUNTERS_reg[1][31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y40         FDRE (Prop_fdre_C_Q)         0.107     7.096 r  U59/CPS_GENERATE[1].STATIC_COUNTERS_reg[1][31]/Q
                         net (fo=1, routed)           0.054     7.149    U59/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst/src_in
    SLICE_X82Y40         FDRE                                         r  U59/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst/src_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.918     7.380    U59/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst/lopt
    SLICE_X82Y40         FDRE                                         r  U59/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst/src_ff_reg/C  (IS_INVERTED)
                         clock pessimism             -0.380     7.000    
    SLICE_X82Y40         FDRE (Hold_fdre_C_D)         0.065     7.065    U59/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst/src_ff_reg
  -------------------------------------------------------------------
                         required time                         -7.065    
                         arrival time                           7.149    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U59/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst/src_ff_reg/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U59/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.162ns  (logic 0.107ns (66.241%)  route 0.055ns (33.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 7.382 - 5.000 ) 
    Source Clock Delay      (SCD):    1.991ns = ( 6.991 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.681     6.991    U59/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst/lopt
    SLICE_X93Y35         FDRE                                         r  U59/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst/src_ff_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y35         FDRE (Prop_fdre_C_Q)         0.107     7.098 r  U59/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst/src_ff_reg/Q
                         net (fo=1, routed)           0.055     7.152    U59/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst/src_ff
    SLICE_X92Y35         FDRE                                         r  U59/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.920     7.382    U59/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst/lopt
    SLICE_X92Y35         FDRE                                         r  U59/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst/syncstages_ff_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.380     7.002    
    SLICE_X92Y35         FDRE (Hold_fdre_C_D)         0.065     7.067    U59/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst/syncstages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.067    
                         arrival time                           7.152    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U59/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst/src_ff_reg/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U59/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.163ns  (logic 0.107ns (65.834%)  route 0.056ns (34.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 7.344 - 5.000 ) 
    Source Clock Delay      (SCD):    1.955ns = ( 6.955 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.645     6.955    U59/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst/lopt
    SLICE_X77Y30         FDRE                                         r  U59/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst/src_ff_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y30         FDRE (Prop_fdre_C_Q)         0.107     7.062 r  U59/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst/src_ff_reg/Q
                         net (fo=1, routed)           0.056     7.117    U59/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst/src_ff
    SLICE_X76Y30         FDRE                                         r  U59/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.882     7.344    U59/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst/lopt
    SLICE_X76Y30         FDRE                                         r  U59/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst/syncstages_ff_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.378     6.966    
    SLICE_X76Y30         FDRE (Hold_fdre_C_D)         0.065     7.031    U59/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst/syncstages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.031    
                         arrival time                           7.117    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 USBInterface/REG_PetirocCfg0_REG_CFG16_WR_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U50/ASIC_BITSTREAM_CFG_reg[528]/D
                            (falling edge-triggered cell FDSE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.292ns  (logic 0.123ns (42.123%)  route 0.169ns (57.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns = ( 7.314 - 5.000 ) 
    Source Clock Delay      (SCD):    1.995ns = ( 6.995 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.685     6.995    USBInterface/lopt
    SLICE_X90Y49         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG16_WR_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y49         FDRE (Prop_fdre_C_Q)         0.123     7.118 r  USBInterface/REG_PetirocCfg0_REG_CFG16_WR_reg[16]/Q
                         net (fo=1, routed)           0.169     7.287    U50/REG_PetirocCfg0_REG_CFG16_WR[16]
    SLICE_X90Y56         FDSE                                         r  U50/ASIC_BITSTREAM_CFG_reg[528]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.852     7.314    U50/lopt
    SLICE_X90Y56         FDSE                                         r  U50/ASIC_BITSTREAM_CFG_reg[528]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.134    
    SLICE_X90Y56         FDSE (Hold_fdse_C_D)         0.065     7.199    U50/ASIC_BITSTREAM_CFG_reg[528]
  -------------------------------------------------------------------
                         required time                         -7.199    
                         arrival time                           7.287    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         D_LVDS_DCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         6.250
Sources:            { D_LVDS_DCLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X3Y10     U26/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X3Y14     U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X5Y9      U55/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         6.250       4.411      RAMB36_X5Y9      U55/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X4Y7      TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         6.250       4.411      RAMB36_X4Y7      TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         6.250       4.411      RAMB18_X5Y14     USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB18_X6Y48     adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X6Y25     adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         6.250       4.411      RAMB18_X3Y10     U26/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.250       0.850      SLICE_X72Y58     FC/Inst_spi_ctrl/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.250       0.850      SLICE_X67Y57     FC/Inst_spi_ctrl/clk_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.250       0.850      SLICE_X67Y57     FC/Inst_spi_ctrl/clk_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.250       0.850      SLICE_X72Y58     FC/Inst_spi_ctrl/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X72Y58     FC/Inst_spi_ctrl/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X72Y58     FC/Inst_spi_ctrl/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X68Y58     FC/Inst_spi_ctrl/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X67Y57     FC/Inst_spi_ctrl/clk_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X68Y58     FC/Inst_spi_ctrl/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X67Y57     FC/Inst_spi_ctrl/clk_cnt_reg[6]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            1.500         1.250       -0.250     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            1.500         1.250       -0.250     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X98Y72     U63/ANALOG_READOUT.filterMem_reg[30][10]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X98Y71     U63/ANALOG_READOUT.filterMem_reg[30][11]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X98Y72     U63/ANALOG_READOUT.filterMem_reg[30][12]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X98Y71     U63/ANALOG_READOUT.filterMem_reg[30][13]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X98Y71     U63/ANALOG_READOUT.filterMem_reg[30][14]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X98Y70     U63/ANALOG_READOUT.filterMem_reg[30][4]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X98Y70     U63/ANALOG_READOUT.filterMem_reg[30][5]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X98Y70     U63/ANALOG_READOUT.filterMem_reg[30][6]_srl30/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_DTClockGenerator
  To Clock:  clk_out3_DTClockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_DTClockGenerator
Waveform(ns):       { 5.000 11.250 }
Period(ns):         12.500
Sources:            { dcm_top/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         12.500      11.091     BUFGCTRL_X0Y9    dcm_top/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT2
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_fast_clock
  To Clock:  clkfbout_fast_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_fast_clock
Waveform(ns):       { 5.000 11.250 }
Period(ns):         12.500
Sources:            { FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         12.500      11.091     BUFGCTRL_X0Y7    FASTCLOCKGEN/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_DTClockGenerator
  To Clock:  clk_out5_DTClockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_DTClockGenerator
Waveform(ns):       { 5.000 25.000 }
Period(ns):         40.000
Sources:            { dcm_top/inst/mmcm_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1    dcm_top/inst/clkout5_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DTClockGenerator
  To Clock:  clkfbout_DTClockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.841ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DTClockGenerator
Waveform(ns):       { 5.000 8.125 }
Period(ns):         6.250
Sources:            { dcm_top/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         6.250       4.841      BUFGCTRL_X0Y8    dcm_top/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.250       5.179      MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.250       5.179      MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        6.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.395ns (10.990%)  route 3.199ns (89.010%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285     3.965    CDCE0/clk_in1
    SLICE_X101Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y146       FDRE (Prop_fdre_C_Q)         0.223     4.188 r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/Q
                         net (fo=14, routed)          0.896     5.084    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[3]
    SLICE_X103Y143       LUT4 (Prop_lut4_I1_O)        0.043     5.127 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.356     5.484    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X102Y140       LUT5 (Prop_lut5_I4_O)        0.043     5.527 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.703     6.229    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X96Y139        LUT6 (Prop_lut6_I1_O)        0.043     6.272 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.537     6.810    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X101Y140       LUT6 (Prop_lut6_I1_O)        0.043     6.853 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.706     7.559    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X100Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_in1
    SLICE_X100Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[2]/C
                         clock pessimism              0.343    13.944    
                         clock uncertainty           -0.035    13.908    
    SLICE_X100Y146       FDRE (Setup_fdre_C_CE)      -0.201    13.707    CDCE0/FSM_onehot_cfg_state_machine_reg[2]
  -------------------------------------------------------------------
                         required time                         13.707    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.395ns (10.990%)  route 3.199ns (89.010%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285     3.965    CDCE0/clk_in1
    SLICE_X101Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y146       FDRE (Prop_fdre_C_Q)         0.223     4.188 r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/Q
                         net (fo=14, routed)          0.896     5.084    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[3]
    SLICE_X103Y143       LUT4 (Prop_lut4_I1_O)        0.043     5.127 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.356     5.484    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X102Y140       LUT5 (Prop_lut5_I4_O)        0.043     5.527 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.703     6.229    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X96Y139        LUT6 (Prop_lut6_I1_O)        0.043     6.272 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.537     6.810    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X101Y140       LUT6 (Prop_lut6_I1_O)        0.043     6.853 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.706     7.559    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X100Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_in1
    SLICE_X100Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[4]/C
                         clock pessimism              0.343    13.944    
                         clock uncertainty           -0.035    13.908    
    SLICE_X100Y146       FDRE (Setup_fdre_C_CE)      -0.201    13.707    CDCE0/FSM_onehot_cfg_state_machine_reg[4]
  -------------------------------------------------------------------
                         required time                         13.707    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.395ns (10.990%)  route 3.199ns (89.010%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285     3.965    CDCE0/clk_in1
    SLICE_X101Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y146       FDRE (Prop_fdre_C_Q)         0.223     4.188 r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/Q
                         net (fo=14, routed)          0.896     5.084    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[3]
    SLICE_X103Y143       LUT4 (Prop_lut4_I1_O)        0.043     5.127 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.356     5.484    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X102Y140       LUT5 (Prop_lut5_I4_O)        0.043     5.527 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.703     6.229    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X96Y139        LUT6 (Prop_lut6_I1_O)        0.043     6.272 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.537     6.810    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X101Y140       LUT6 (Prop_lut6_I1_O)        0.043     6.853 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.706     7.559    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X100Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_in1
    SLICE_X100Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[5]/C
                         clock pessimism              0.343    13.944    
                         clock uncertainty           -0.035    13.908    
    SLICE_X100Y146       FDRE (Setup_fdre_C_CE)      -0.201    13.707    CDCE0/FSM_onehot_cfg_state_machine_reg[5]
  -------------------------------------------------------------------
                         required time                         13.707    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.395ns (10.990%)  route 3.199ns (89.010%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285     3.965    CDCE0/clk_in1
    SLICE_X101Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y146       FDRE (Prop_fdre_C_Q)         0.223     4.188 r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/Q
                         net (fo=14, routed)          0.896     5.084    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[3]
    SLICE_X103Y143       LUT4 (Prop_lut4_I1_O)        0.043     5.127 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.356     5.484    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X102Y140       LUT5 (Prop_lut5_I4_O)        0.043     5.527 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.703     6.229    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X96Y139        LUT6 (Prop_lut6_I1_O)        0.043     6.272 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.537     6.810    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X101Y140       LUT6 (Prop_lut6_I1_O)        0.043     6.853 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.706     7.559    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X100Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_in1
    SLICE_X100Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[6]/C
                         clock pessimism              0.343    13.944    
                         clock uncertainty           -0.035    13.908    
    SLICE_X100Y146       FDRE (Setup_fdre_C_CE)      -0.201    13.707    CDCE0/FSM_onehot_cfg_state_machine_reg[6]
  -------------------------------------------------------------------
                         required time                         13.707    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.395ns (11.208%)  route 3.129ns (88.792%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 13.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285     3.965    CDCE0/clk_in1
    SLICE_X101Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y146       FDRE (Prop_fdre_C_Q)         0.223     4.188 r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/Q
                         net (fo=14, routed)          0.896     5.084    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[3]
    SLICE_X103Y143       LUT4 (Prop_lut4_I1_O)        0.043     5.127 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.356     5.484    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X102Y140       LUT5 (Prop_lut5_I4_O)        0.043     5.527 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.703     6.229    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X96Y139        LUT6 (Prop_lut6_I1_O)        0.043     6.272 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.537     6.810    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X101Y140       LUT6 (Prop_lut6_I1_O)        0.043     6.853 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.636     7.489    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X102Y144       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.204    13.651    CDCE0/clk_in1
    SLICE_X102Y144       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[14]/C
                         clock pessimism              0.318    13.970    
                         clock uncertainty           -0.035    13.934    
    SLICE_X102Y144       FDRE (Setup_fdre_C_CE)      -0.201    13.733    CDCE0/FSM_onehot_cfg_state_machine_reg[14]
  -------------------------------------------------------------------
                         required time                         13.733    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.395ns (11.208%)  route 3.129ns (88.792%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 13.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285     3.965    CDCE0/clk_in1
    SLICE_X101Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y146       FDRE (Prop_fdre_C_Q)         0.223     4.188 r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/Q
                         net (fo=14, routed)          0.896     5.084    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[3]
    SLICE_X103Y143       LUT4 (Prop_lut4_I1_O)        0.043     5.127 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.356     5.484    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X102Y140       LUT5 (Prop_lut5_I4_O)        0.043     5.527 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.703     6.229    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X96Y139        LUT6 (Prop_lut6_I1_O)        0.043     6.272 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.537     6.810    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X101Y140       LUT6 (Prop_lut6_I1_O)        0.043     6.853 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.636     7.489    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X102Y144       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.204    13.651    CDCE0/clk_in1
    SLICE_X102Y144       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[16]/C
                         clock pessimism              0.318    13.970    
                         clock uncertainty           -0.035    13.934    
    SLICE_X102Y144       FDRE (Setup_fdre_C_CE)      -0.201    13.733    CDCE0/FSM_onehot_cfg_state_machine_reg[16]
  -------------------------------------------------------------------
                         required time                         13.733    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.395ns (11.208%)  route 3.129ns (88.792%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 13.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285     3.965    CDCE0/clk_in1
    SLICE_X101Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y146       FDRE (Prop_fdre_C_Q)         0.223     4.188 r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/Q
                         net (fo=14, routed)          0.896     5.084    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[3]
    SLICE_X103Y143       LUT4 (Prop_lut4_I1_O)        0.043     5.127 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.356     5.484    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X102Y140       LUT5 (Prop_lut5_I4_O)        0.043     5.527 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.703     6.229    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X96Y139        LUT6 (Prop_lut6_I1_O)        0.043     6.272 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.537     6.810    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X101Y140       LUT6 (Prop_lut6_I1_O)        0.043     6.853 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.636     7.489    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X103Y144       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.204    13.651    CDCE0/clk_in1
    SLICE_X103Y144       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[17]/C
                         clock pessimism              0.318    13.970    
                         clock uncertainty           -0.035    13.934    
    SLICE_X103Y144       FDRE (Setup_fdre_C_CE)      -0.201    13.733    CDCE0/FSM_onehot_cfg_state_machine_reg[17]
  -------------------------------------------------------------------
                         required time                         13.733    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.395ns (11.208%)  route 3.129ns (88.792%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 13.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285     3.965    CDCE0/clk_in1
    SLICE_X101Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y146       FDRE (Prop_fdre_C_Q)         0.223     4.188 r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/Q
                         net (fo=14, routed)          0.896     5.084    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[3]
    SLICE_X103Y143       LUT4 (Prop_lut4_I1_O)        0.043     5.127 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.356     5.484    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X102Y140       LUT5 (Prop_lut5_I4_O)        0.043     5.527 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.703     6.229    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X96Y139        LUT6 (Prop_lut6_I1_O)        0.043     6.272 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.537     6.810    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X101Y140       LUT6 (Prop_lut6_I1_O)        0.043     6.853 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.636     7.489    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X103Y144       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.204    13.651    CDCE0/clk_in1
    SLICE_X103Y144       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[18]/C
                         clock pessimism              0.318    13.970    
                         clock uncertainty           -0.035    13.934    
    SLICE_X103Y144       FDRE (Setup_fdre_C_CE)      -0.201    13.733    CDCE0/FSM_onehot_cfg_state_machine_reg[18]
  -------------------------------------------------------------------
                         required time                         13.733    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.395ns (11.369%)  route 3.079ns (88.631%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285     3.965    CDCE0/clk_in1
    SLICE_X101Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y146       FDRE (Prop_fdre_C_Q)         0.223     4.188 r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/Q
                         net (fo=14, routed)          0.896     5.084    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[3]
    SLICE_X103Y143       LUT4 (Prop_lut4_I1_O)        0.043     5.127 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.356     5.484    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X102Y140       LUT5 (Prop_lut5_I4_O)        0.043     5.527 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.703     6.229    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X96Y139        LUT6 (Prop_lut6_I1_O)        0.043     6.272 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.537     6.810    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X101Y140       LUT6 (Prop_lut6_I1_O)        0.043     6.853 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.586     7.439    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X101Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_in1
    SLICE_X101Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
                         clock pessimism              0.364    13.965    
                         clock uncertainty           -0.035    13.929    
    SLICE_X101Y146       FDRE (Setup_fdre_C_CE)      -0.201    13.728    CDCE0/FSM_onehot_cfg_state_machine_reg[3]
  -------------------------------------------------------------------
                         required time                         13.728    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.395ns (11.369%)  route 3.079ns (88.631%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.285     3.965    CDCE0/clk_in1
    SLICE_X101Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y146       FDRE (Prop_fdre_C_Q)         0.223     4.188 r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/Q
                         net (fo=14, routed)          0.896     5.084    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[3]
    SLICE_X103Y143       LUT4 (Prop_lut4_I1_O)        0.043     5.127 r  CDCE0/phy_data[30]_i_2/O
                         net (fo=9, routed)           0.356     5.484    CDCE0/phy_data[30]_i_2_n_0
    SLICE_X102Y140       LUT5 (Prop_lut5_I4_O)        0.043     5.527 r  CDCE0/FSM_onehot_cfg_state_machine[22]_i_2/O
                         net (fo=11, routed)          0.703     6.229    CDCE0/FSM_onehot_cfg_state_machine[22]_i_2_n_0
    SLICE_X96Y139        LUT6 (Prop_lut6_I1_O)        0.043     6.272 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_3/O
                         net (fo=1, routed)           0.537     6.810    CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine_reg[23]
    SLICE_X101Y140       LUT6 (Prop_lut6_I1_O)        0.043     6.853 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.586     7.439    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X101Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_in1
    SLICE_X101Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[8]/C
                         clock pessimism              0.364    13.965    
                         clock uncertainty           -0.035    13.929    
    SLICE_X101Y146       FDRE (Setup_fdre_C_CE)      -0.201    13.728    CDCE0/FSM_onehot_cfg_state_machine_reg[8]
  -------------------------------------------------------------------
                         required time                         13.728    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  6.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.630%)  route 0.094ns (48.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.609     1.671    CDCE0/clk_in1
    SLICE_X103Y142       FDRE                                         r  CDCE0/phy_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y142       FDRE (Prop_fdre_C_Q)         0.100     1.771 r  CDCE0/phy_data_reg[18]/Q
                         net (fo=1, routed)           0.094     1.865    CDCE0/SPI_MASTER_CLKGEN/D[15]
    SLICE_X104Y142       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.809     2.109    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X104Y142       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[18]/C
                         clock pessimism             -0.423     1.685    
    SLICE_X104Y142       FDRE (Hold_fdre_C_D)         0.059     1.744    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.609     1.671    CDCE0/clk_in1
    SLICE_X103Y142       FDRE                                         r  CDCE0/phy_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y142       FDRE (Prop_fdre_C_Q)         0.100     1.771 r  CDCE0/phy_data_reg[24]/Q
                         net (fo=1, routed)           0.094     1.865    CDCE0/SPI_MASTER_CLKGEN/D[20]
    SLICE_X104Y142       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.809     2.109    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X104Y142       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[24]/C
                         clock pessimism             -0.423     1.685    
    SLICE_X104Y142       FDRE (Hold_fdre_C_D)         0.042     1.727    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.490%)  route 0.102ns (50.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.611     1.673    CDCE0/clk_in1
    SLICE_X106Y142       FDRE                                         r  CDCE0/phy_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.100     1.773 r  CDCE0/phy_data_reg[0]/Q
                         net (fo=1, routed)           0.102     1.875    CDCE0/SPI_MASTER_CLKGEN/D[0]
    SLICE_X105Y142       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.809     2.109    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X105Y142       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[0]/C
                         clock pessimism             -0.405     1.703    
    SLICE_X105Y142       FDRE (Hold_fdre_C_D)         0.032     1.735    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.709%)  route 0.097ns (49.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.609     1.671    CDCE0/clk_in1
    SLICE_X102Y141       FDSE                                         r  CDCE0/phy_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y141       FDSE (Prop_fdse_C_Q)         0.100     1.771 r  CDCE0/phy_data_reg[30]/Q
                         net (fo=1, routed)           0.097     1.868    CDCE0/SPI_MASTER_CLKGEN/D[26]
    SLICE_X104Y141       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.809     2.109    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X104Y141       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[30]/C
                         clock pessimism             -0.423     1.685    
    SLICE_X104Y141       FDRE (Hold_fdre_C_D)         0.040     1.725    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.854%)  route 0.105ns (51.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.609     1.671    CDCE0/clk_in1
    SLICE_X102Y140       FDRE                                         r  CDCE0/phy_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y140       FDRE (Prop_fdre_C_Q)         0.100     1.771 r  CDCE0/phy_data_reg[29]/Q
                         net (fo=1, routed)           0.105     1.876    CDCE0/SPI_MASTER_CLKGEN/D[25]
    SLICE_X103Y141       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.809     2.109    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X103Y141       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[29]/C
                         clock pessimism             -0.423     1.685    
    SLICE_X103Y141       FDRE (Hold_fdre_C_D)         0.043     1.728    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.206%)  route 0.092ns (41.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.581     1.643    CDCE0/clk_in1
    SLICE_X101Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y146       FDRE (Prop_fdre_C_Q)         0.100     1.743 f  CDCE0/FSM_onehot_cfg_state_machine_reg[3]/Q
                         net (fo=14, routed)          0.092     1.835    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[3]
    SLICE_X100Y146       LUT6 (Prop_lut6_I3_O)        0.028     1.863 r  CDCE0/FSM_onehot_cfg_state_machine[6]_i_1/O
                         net (fo=1, routed)           0.000     1.863    CDCE0/FSM_onehot_cfg_state_machine[6]_i_1_n_0
    SLICE_X100Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.781     2.081    CDCE0/clk_in1
    SLICE_X100Y146       FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[6]/C
                         clock pessimism             -0.426     1.654    
    SLICE_X100Y146       FDRE (Hold_fdre_C_D)         0.061     1.715    CDCE0/FSM_onehot_cfg_state_machine_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.874%)  route 0.101ns (50.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.610     1.672    CDCE0/clk_in1
    SLICE_X103Y143       FDRE                                         r  CDCE0/phy_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y143       FDRE (Prop_fdre_C_Q)         0.100     1.772 r  CDCE0/phy_data_reg[27]/Q
                         net (fo=1, routed)           0.101     1.873    CDCE0/SPI_MASTER_CLKGEN/D[23]
    SLICE_X104Y142       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.809     2.109    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X104Y142       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[27]/C
                         clock pessimism             -0.423     1.685    
    SLICE_X104Y142       FDRE (Hold_fdre_C_D)         0.038     1.723    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.757%)  route 0.097ns (49.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.609     1.671    CDCE0/clk_in1
    SLICE_X102Y140       FDRE                                         r  CDCE0/phy_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y140       FDRE (Prop_fdre_C_Q)         0.100     1.771 r  CDCE0/phy_data_reg[11]/Q
                         net (fo=1, routed)           0.097     1.868    CDCE0/SPI_MASTER_CLKGEN/D[11]
    SLICE_X103Y141       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.809     2.109    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X103Y141       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[11]/C
                         clock pessimism             -0.423     1.685    
    SLICE_X103Y141       FDRE (Hold_fdre_C_D)         0.032     1.717    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.566%)  route 0.102ns (50.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.609     1.671    CDCE0/clk_in1
    SLICE_X102Y141       FDSE                                         r  CDCE0/phy_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y141       FDSE (Prop_fdse_C_Q)         0.100     1.771 r  CDCE0/phy_data_reg[25]/Q
                         net (fo=1, routed)           0.102     1.873    CDCE0/SPI_MASTER_CLKGEN/D[21]
    SLICE_X104Y140       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.809     2.109    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X104Y140       FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[25]/C
                         clock pessimism             -0.423     1.685    
    SLICE_X104Y140       FDRE (Hold_fdre_C_D)         0.032     1.717    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/CK_CONFIG_DONE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.320%)  route 0.121ns (48.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X99Y139        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y139        FDRE (Prop_fdre_C_Q)         0.100     1.741 f  CDCE0/FSM_onehot_cfg_state_machine_reg[1]/Q
                         net (fo=59, routed)          0.121     1.863    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[1]
    SLICE_X100Y139       LUT5 (Prop_lut5_I2_O)        0.028     1.891 r  CDCE0/CK_CONFIG_DONE_i_1/O
                         net (fo=1, routed)           0.000     1.891    CDCE0/CK_CONFIG_DONE_i_1_n_0
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.779     2.079    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
                         clock pessimism             -0.405     1.673    
    SLICE_X100Y139       FDRE (Hold_fdre_C_D)         0.060     1.733    CDCE0/CK_CONFIG_DONE_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         10.000      8.592      BUFGCTRL_X0Y6    clk_100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X107Y140   CDCE0/SPI_MASTER_CLKGEN/Inst_spi_timing_module/contatore_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X104Y142   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[24]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X104Y142   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[27]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X104Y142   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[28]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X105Y142   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X104Y142   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[31]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X103Y141   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X103Y141   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X107Y140   CDCE0/SPI_MASTER_CLKGEN/Inst_spi_timing_module/contatore_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X104Y142   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[24]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X104Y142   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[27]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X104Y142   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[28]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X105Y142   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X104Y142   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[31]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X103Y141   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X103Y141   CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[6]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X102Y139   CDCE0/gate_SPI_CLK_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X99Y137    CDCE0/lockCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X98Y137    CDCE0/lockCounter_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X98Y137    CDCE0/lockCounter_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X98Y137    CDCE0/lockCounter_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X98Y137    CDCE0/lockCounter_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X100Y139   CDCE0/CK_CONFIG_DONE_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X99Y141    CDCE0/FSM_onehot_cfg_state_machine_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0    adcs/dcm_ref/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.144ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.500ns (11.228%)  route 3.953ns (88.772%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.335ns = ( 46.335 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X85Y102        FDRE                                         r  adcs/aaprog.delay_end_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.204     7.179 r  adcs/aaprog.delay_end_reg[7]/Q
                         net (fo=3, routed)           0.511     7.690    adcs/aaprog.delay_end_reg_n_0_[7]
    SLICE_X85Y101        LUT4 (Prop_lut4_I1_O)        0.124     7.814 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_9/O
                         net (fo=1, routed)           0.454     8.267    adcs/aaprog.SMADC_CS_CTRL[0]_i_9_n_0
    SLICE_X85Y106        LUT5 (Prop_lut5_I4_O)        0.043     8.310 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_4/O
                         net (fo=1, routed)           0.533     8.844    adcs/aaprog.SMADC_CS_CTRL[0]_i_4_n_0
    SLICE_X85Y103        LUT4 (Prop_lut4_I0_O)        0.043     8.887 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.516     9.403    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X90Y103        LUT6 (Prop_lut6_I5_O)        0.043     9.446 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.553     9.999    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X88Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.042 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.385    11.428    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X84Y100        FDRE                                         r  adcs/aaprog.delay_end_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.148    46.335    adcs/dcm_ref_n_2
    SLICE_X84Y100        FDRE                                         r  adcs/aaprog.delay_end_reg[1]/C
                         clock pessimism              0.614    46.950    
                         clock uncertainty           -0.074    46.875    
    SLICE_X84Y100        FDRE (Setup_fdre_C_R)       -0.304    46.571    adcs/aaprog.delay_end_reg[1]
  -------------------------------------------------------------------
                         required time                         46.571    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                 35.144    

Slack (MET) :             35.144ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.500ns (11.228%)  route 3.953ns (88.772%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.335ns = ( 46.335 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X85Y102        FDRE                                         r  adcs/aaprog.delay_end_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.204     7.179 r  adcs/aaprog.delay_end_reg[7]/Q
                         net (fo=3, routed)           0.511     7.690    adcs/aaprog.delay_end_reg_n_0_[7]
    SLICE_X85Y101        LUT4 (Prop_lut4_I1_O)        0.124     7.814 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_9/O
                         net (fo=1, routed)           0.454     8.267    adcs/aaprog.SMADC_CS_CTRL[0]_i_9_n_0
    SLICE_X85Y106        LUT5 (Prop_lut5_I4_O)        0.043     8.310 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_4/O
                         net (fo=1, routed)           0.533     8.844    adcs/aaprog.SMADC_CS_CTRL[0]_i_4_n_0
    SLICE_X85Y103        LUT4 (Prop_lut4_I0_O)        0.043     8.887 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.516     9.403    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X90Y103        LUT6 (Prop_lut6_I5_O)        0.043     9.446 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.553     9.999    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X88Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.042 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.385    11.428    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X84Y100        FDRE                                         r  adcs/aaprog.delay_end_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.148    46.335    adcs/dcm_ref_n_2
    SLICE_X84Y100        FDRE                                         r  adcs/aaprog.delay_end_reg[2]/C
                         clock pessimism              0.614    46.950    
                         clock uncertainty           -0.074    46.875    
    SLICE_X84Y100        FDRE (Setup_fdre_C_R)       -0.304    46.571    adcs/aaprog.delay_end_reg[2]
  -------------------------------------------------------------------
                         required time                         46.571    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                 35.144    

Slack (MET) :             35.181ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.500ns (11.266%)  route 3.938ns (88.734%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.335ns = ( 46.335 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X85Y102        FDRE                                         r  adcs/aaprog.delay_end_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.204     7.179 r  adcs/aaprog.delay_end_reg[7]/Q
                         net (fo=3, routed)           0.511     7.690    adcs/aaprog.delay_end_reg_n_0_[7]
    SLICE_X85Y101        LUT4 (Prop_lut4_I1_O)        0.124     7.814 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_9/O
                         net (fo=1, routed)           0.454     8.267    adcs/aaprog.SMADC_CS_CTRL[0]_i_9_n_0
    SLICE_X85Y106        LUT5 (Prop_lut5_I4_O)        0.043     8.310 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_4/O
                         net (fo=1, routed)           0.533     8.844    adcs/aaprog.SMADC_CS_CTRL[0]_i_4_n_0
    SLICE_X85Y103        LUT4 (Prop_lut4_I0_O)        0.043     8.887 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.516     9.403    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X90Y103        LUT6 (Prop_lut6_I5_O)        0.043     9.446 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.553     9.999    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X88Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.042 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.371    11.413    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X86Y101        FDRE                                         r  adcs/aaprog.delay_end_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.148    46.335    adcs/dcm_ref_n_2
    SLICE_X86Y101        FDRE                                         r  adcs/aaprog.delay_end_reg[0]/C
                         clock pessimism              0.614    46.950    
                         clock uncertainty           -0.074    46.875    
    SLICE_X86Y101        FDRE (Setup_fdre_C_R)       -0.281    46.594    adcs/aaprog.delay_end_reg[0]
  -------------------------------------------------------------------
                         required time                         46.594    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                 35.181    

Slack (MET) :             35.221ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.500ns (11.426%)  route 3.876ns (88.574%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.335ns = ( 46.335 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X85Y102        FDRE                                         r  adcs/aaprog.delay_end_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.204     7.179 r  adcs/aaprog.delay_end_reg[7]/Q
                         net (fo=3, routed)           0.511     7.690    adcs/aaprog.delay_end_reg_n_0_[7]
    SLICE_X85Y101        LUT4 (Prop_lut4_I1_O)        0.124     7.814 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_9/O
                         net (fo=1, routed)           0.454     8.267    adcs/aaprog.SMADC_CS_CTRL[0]_i_9_n_0
    SLICE_X85Y106        LUT5 (Prop_lut5_I4_O)        0.043     8.310 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_4/O
                         net (fo=1, routed)           0.533     8.844    adcs/aaprog.SMADC_CS_CTRL[0]_i_4_n_0
    SLICE_X85Y103        LUT4 (Prop_lut4_I0_O)        0.043     8.887 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.516     9.403    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X90Y103        LUT6 (Prop_lut6_I5_O)        0.043     9.446 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.553     9.999    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X88Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.042 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.308    11.351    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X84Y101        FDRE                                         r  adcs/aaprog.delay_end_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.148    46.335    adcs/dcm_ref_n_2
    SLICE_X84Y101        FDRE                                         r  adcs/aaprog.delay_end_reg[6]/C
                         clock pessimism              0.614    46.950    
                         clock uncertainty           -0.074    46.875    
    SLICE_X84Y101        FDRE (Setup_fdre_C_R)       -0.304    46.571    adcs/aaprog.delay_end_reg[6]
  -------------------------------------------------------------------
                         required time                         46.571    
                         arrival time                         -11.351    
  -------------------------------------------------------------------
                         slack                                 35.221    

Slack (MET) :             35.270ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.500ns (11.558%)  route 3.826ns (88.442%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 46.334 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X85Y102        FDRE                                         r  adcs/aaprog.delay_end_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.204     7.179 r  adcs/aaprog.delay_end_reg[7]/Q
                         net (fo=3, routed)           0.511     7.690    adcs/aaprog.delay_end_reg_n_0_[7]
    SLICE_X85Y101        LUT4 (Prop_lut4_I1_O)        0.124     7.814 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_9/O
                         net (fo=1, routed)           0.454     8.267    adcs/aaprog.SMADC_CS_CTRL[0]_i_9_n_0
    SLICE_X85Y106        LUT5 (Prop_lut5_I4_O)        0.043     8.310 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_4/O
                         net (fo=1, routed)           0.533     8.844    adcs/aaprog.SMADC_CS_CTRL[0]_i_4_n_0
    SLICE_X85Y103        LUT4 (Prop_lut4_I0_O)        0.043     8.887 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.516     9.403    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X90Y103        LUT6 (Prop_lut6_I5_O)        0.043     9.446 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.553     9.999    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X88Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.042 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.258    11.301    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X84Y107        FDRE                                         r  adcs/aaprog.delay_end_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.147    46.334    adcs/dcm_ref_n_2
    SLICE_X84Y107        FDRE                                         r  adcs/aaprog.delay_end_reg[29]/C
                         clock pessimism              0.614    46.949    
                         clock uncertainty           -0.074    46.874    
    SLICE_X84Y107        FDRE (Setup_fdre_C_R)       -0.304    46.570    adcs/aaprog.delay_end_reg[29]
  -------------------------------------------------------------------
                         required time                         46.570    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                 35.270    

Slack (MET) :             35.270ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.500ns (11.558%)  route 3.826ns (88.442%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 46.334 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X85Y102        FDRE                                         r  adcs/aaprog.delay_end_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.204     7.179 r  adcs/aaprog.delay_end_reg[7]/Q
                         net (fo=3, routed)           0.511     7.690    adcs/aaprog.delay_end_reg_n_0_[7]
    SLICE_X85Y101        LUT4 (Prop_lut4_I1_O)        0.124     7.814 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_9/O
                         net (fo=1, routed)           0.454     8.267    adcs/aaprog.SMADC_CS_CTRL[0]_i_9_n_0
    SLICE_X85Y106        LUT5 (Prop_lut5_I4_O)        0.043     8.310 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_4/O
                         net (fo=1, routed)           0.533     8.844    adcs/aaprog.SMADC_CS_CTRL[0]_i_4_n_0
    SLICE_X85Y103        LUT4 (Prop_lut4_I0_O)        0.043     8.887 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.516     9.403    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X90Y103        LUT6 (Prop_lut6_I5_O)        0.043     9.446 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.553     9.999    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X88Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.042 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.258    11.301    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X84Y107        FDRE                                         r  adcs/aaprog.delay_end_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.147    46.334    adcs/dcm_ref_n_2
    SLICE_X84Y107        FDRE                                         r  adcs/aaprog.delay_end_reg[30]/C
                         clock pessimism              0.614    46.949    
                         clock uncertainty           -0.074    46.874    
    SLICE_X84Y107        FDRE (Setup_fdre_C_R)       -0.304    46.570    adcs/aaprog.delay_end_reg[30]
  -------------------------------------------------------------------
                         required time                         46.570    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                 35.270    

Slack (MET) :             35.270ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.500ns (11.558%)  route 3.826ns (88.442%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 46.334 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X85Y102        FDRE                                         r  adcs/aaprog.delay_end_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.204     7.179 r  adcs/aaprog.delay_end_reg[7]/Q
                         net (fo=3, routed)           0.511     7.690    adcs/aaprog.delay_end_reg_n_0_[7]
    SLICE_X85Y101        LUT4 (Prop_lut4_I1_O)        0.124     7.814 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_9/O
                         net (fo=1, routed)           0.454     8.267    adcs/aaprog.SMADC_CS_CTRL[0]_i_9_n_0
    SLICE_X85Y106        LUT5 (Prop_lut5_I4_O)        0.043     8.310 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_4/O
                         net (fo=1, routed)           0.533     8.844    adcs/aaprog.SMADC_CS_CTRL[0]_i_4_n_0
    SLICE_X85Y103        LUT4 (Prop_lut4_I0_O)        0.043     8.887 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.516     9.403    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X90Y103        LUT6 (Prop_lut6_I5_O)        0.043     9.446 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.553     9.999    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X88Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.042 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.258    11.301    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X84Y107        FDRE                                         r  adcs/aaprog.delay_end_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.147    46.334    adcs/dcm_ref_n_2
    SLICE_X84Y107        FDRE                                         r  adcs/aaprog.delay_end_reg[31]/C
                         clock pessimism              0.614    46.949    
                         clock uncertainty           -0.074    46.874    
    SLICE_X84Y107        FDRE (Setup_fdre_C_R)       -0.304    46.570    adcs/aaprog.delay_end_reg[31]
  -------------------------------------------------------------------
                         required time                         46.570    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                 35.270    

Slack (MET) :             35.301ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.500ns (11.639%)  route 3.796ns (88.361%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.335ns = ( 46.335 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X85Y102        FDRE                                         r  adcs/aaprog.delay_end_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.204     7.179 r  adcs/aaprog.delay_end_reg[7]/Q
                         net (fo=3, routed)           0.511     7.690    adcs/aaprog.delay_end_reg_n_0_[7]
    SLICE_X85Y101        LUT4 (Prop_lut4_I1_O)        0.124     7.814 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_9/O
                         net (fo=1, routed)           0.454     8.267    adcs/aaprog.SMADC_CS_CTRL[0]_i_9_n_0
    SLICE_X85Y106        LUT5 (Prop_lut5_I4_O)        0.043     8.310 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_4/O
                         net (fo=1, routed)           0.533     8.844    adcs/aaprog.SMADC_CS_CTRL[0]_i_4_n_0
    SLICE_X85Y103        LUT4 (Prop_lut4_I0_O)        0.043     8.887 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.516     9.403    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X90Y103        LUT6 (Prop_lut6_I5_O)        0.043     9.446 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.553     9.999    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X88Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.042 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.228    11.271    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X84Y104        FDRE                                         r  adcs/aaprog.delay_end_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.148    46.335    adcs/dcm_ref_n_2
    SLICE_X84Y104        FDRE                                         r  adcs/aaprog.delay_end_reg[17]/C
                         clock pessimism              0.614    46.950    
                         clock uncertainty           -0.074    46.875    
    SLICE_X84Y104        FDRE (Setup_fdre_C_R)       -0.304    46.571    adcs/aaprog.delay_end_reg[17]
  -------------------------------------------------------------------
                         required time                         46.571    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                 35.301    

Slack (MET) :             35.301ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.500ns (11.639%)  route 3.796ns (88.361%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.335ns = ( 46.335 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X85Y102        FDRE                                         r  adcs/aaprog.delay_end_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.204     7.179 r  adcs/aaprog.delay_end_reg[7]/Q
                         net (fo=3, routed)           0.511     7.690    adcs/aaprog.delay_end_reg_n_0_[7]
    SLICE_X85Y101        LUT4 (Prop_lut4_I1_O)        0.124     7.814 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_9/O
                         net (fo=1, routed)           0.454     8.267    adcs/aaprog.SMADC_CS_CTRL[0]_i_9_n_0
    SLICE_X85Y106        LUT5 (Prop_lut5_I4_O)        0.043     8.310 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_4/O
                         net (fo=1, routed)           0.533     8.844    adcs/aaprog.SMADC_CS_CTRL[0]_i_4_n_0
    SLICE_X85Y103        LUT4 (Prop_lut4_I0_O)        0.043     8.887 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.516     9.403    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X90Y103        LUT6 (Prop_lut6_I5_O)        0.043     9.446 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.553     9.999    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X88Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.042 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.228    11.271    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X84Y104        FDRE                                         r  adcs/aaprog.delay_end_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.148    46.335    adcs/dcm_ref_n_2
    SLICE_X84Y104        FDRE                                         r  adcs/aaprog.delay_end_reg[18]/C
                         clock pessimism              0.614    46.950    
                         clock uncertainty           -0.074    46.875    
    SLICE_X84Y104        FDRE (Setup_fdre_C_R)       -0.304    46.571    adcs/aaprog.delay_end_reg[18]
  -------------------------------------------------------------------
                         required time                         46.571    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                 35.301    

Slack (MET) :             35.301ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.500ns (11.639%)  route 3.796ns (88.361%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.335ns = ( 46.335 - 40.000 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X85Y102        FDRE                                         r  adcs/aaprog.delay_end_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.204     7.179 r  adcs/aaprog.delay_end_reg[7]/Q
                         net (fo=3, routed)           0.511     7.690    adcs/aaprog.delay_end_reg_n_0_[7]
    SLICE_X85Y101        LUT4 (Prop_lut4_I1_O)        0.124     7.814 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_9/O
                         net (fo=1, routed)           0.454     8.267    adcs/aaprog.SMADC_CS_CTRL[0]_i_9_n_0
    SLICE_X85Y106        LUT5 (Prop_lut5_I4_O)        0.043     8.310 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_4/O
                         net (fo=1, routed)           0.533     8.844    adcs/aaprog.SMADC_CS_CTRL[0]_i_4_n_0
    SLICE_X85Y103        LUT4 (Prop_lut4_I0_O)        0.043     8.887 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.516     9.403    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X90Y103        LUT6 (Prop_lut6_I5_O)        0.043     9.446 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.553     9.999    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X88Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.042 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.228    11.271    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X84Y104        FDRE                                         r  adcs/aaprog.delay_end_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.148    46.335    adcs/dcm_ref_n_2
    SLICE_X84Y104        FDRE                                         r  adcs/aaprog.delay_end_reg[19]/C
                         clock pessimism              0.614    46.950    
                         clock uncertainty           -0.074    46.875    
    SLICE_X84Y104        FDRE (Setup_fdre_C_R)       -0.304    46.571    adcs/aaprog.delay_end_reg[19]
  -------------------------------------------------------------------
                         required time                         46.571    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                 35.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 adcs/aaprog.reset_sm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.reset_sm_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.130ns (54.537%)  route 0.108ns (45.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.580     2.873    adcs/dcm_ref_n_2
    SLICE_X97Y107        FDCE                                         r  adcs/aaprog.reset_sm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y107        FDCE (Prop_fdce_C_Q)         0.100     2.973 r  adcs/aaprog.reset_sm_reg[1]/Q
                         net (fo=14, routed)          0.108     3.081    adcs/aaprog.reset_sm_reg_n_0_[1]
    SLICE_X96Y107        LUT2 (Prop_lut2_I1_O)        0.030     3.111 r  adcs/aaprog.reset_sm_d[1]_i_1/O
                         net (fo=1, routed)           0.000     3.111    adcs/aaprog.reset_sm_d[1]_i_1_n_0
    SLICE_X96Y107        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X96Y107        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[1]/C
                         clock pessimism             -0.703     2.884    
    SLICE_X96Y107        FDRE (Hold_fdre_C_D)         0.075     2.959    adcs/aaprog.reset_sm_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 adcs/aaprog.reset_sm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.reset_sm_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.133ns (54.278%)  route 0.112ns (45.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.580     2.873    adcs/dcm_ref_n_2
    SLICE_X97Y107        FDCE                                         r  adcs/aaprog.reset_sm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y107        FDCE (Prop_fdce_C_Q)         0.100     2.973 r  adcs/aaprog.reset_sm_reg[1]/Q
                         net (fo=14, routed)          0.112     3.085    adcs/aaprog.reset_sm_reg_n_0_[1]
    SLICE_X96Y107        LUT3 (Prop_lut3_I1_O)        0.033     3.118 r  adcs/aaprog.reset_sm_d[3]_i_2/O
                         net (fo=1, routed)           0.000     3.118    adcs/aaprog.reset_sm_d[3]_i_2_n_0
    SLICE_X96Y107        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X96Y107        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[3]/C
                         clock pessimism             -0.703     2.884    
    SLICE_X96Y107        FDRE (Hold_fdre_C_D)         0.075     2.959    adcs/aaprog.reset_sm_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 adcs/aaprog.reset_sm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.reset_sm_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.326%)  route 0.112ns (46.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.580     2.873    adcs/dcm_ref_n_2
    SLICE_X97Y107        FDCE                                         r  adcs/aaprog.reset_sm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y107        FDCE (Prop_fdce_C_Q)         0.100     2.973 f  adcs/aaprog.reset_sm_reg[1]/Q
                         net (fo=14, routed)          0.112     3.085    adcs/aaprog.reset_sm_reg_n_0_[1]
    SLICE_X96Y107        LUT3 (Prop_lut3_I1_O)        0.028     3.113 r  adcs/aaprog.reset_sm_d[2]_i_1/O
                         net (fo=1, routed)           0.000     3.113    adcs/aaprog.reset_sm_d[2]_i_1_n_0
    SLICE_X96Y107        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X96Y107        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[2]/C
                         clock pessimism             -0.703     2.884    
    SLICE_X96Y107        FDRE (Hold_fdre_C_D)         0.060     2.944    adcs/aaprog.reset_sm_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 adcs/aaprog.serdes_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.serdes_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.847%)  route 0.101ns (44.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.580     2.873    adcs/dcm_ref_n_2
    SLICE_X97Y108        FDRE                                         r  adcs/aaprog.serdes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y108        FDRE (Prop_fdre_C_Q)         0.100     2.973 r  adcs/aaprog.serdes_reset_reg/Q
                         net (fo=51, routed)          0.101     3.074    adcs/aaprog.serdes_reset_reg_n_0
    SLICE_X97Y108        LUT6 (Prop_lut6_I5_O)        0.028     3.102 r  adcs/aaprog.serdes_reset_i_1/O
                         net (fo=1, routed)           0.000     3.102    adcs/aaprog.serdes_reset_i_1_n_0
    SLICE_X97Y108        FDRE                                         r  adcs/aaprog.serdes_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X97Y108        FDRE                                         r  adcs/aaprog.serdes_reset_reg/C
                         clock pessimism             -0.714     2.873    
    SLICE_X97Y108        FDRE (Hold_fdre_C_D)         0.060     2.933    adcs/aaprog.serdes_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 adcs/aaprog.reset_sm_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.293%)  route 0.117ns (47.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.580     2.873    adcs/dcm_ref_n_2
    SLICE_X96Y107        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y107        FDRE (Prop_fdre_C_Q)         0.100     2.973 r  adcs/aaprog.reset_sm_d_reg[2]/Q
                         net (fo=1, routed)           0.117     3.090    adcs/reset_sm_d[2]
    SLICE_X97Y107        LUT6 (Prop_lut6_I2_O)        0.028     3.118 r  adcs/aaprog.reset_sm[2]_i_1/O
                         net (fo=1, routed)           0.000     3.118    adcs/aaprog.reset_sm[2]_i_1_n_0
    SLICE_X97Y107        FDCE                                         r  adcs/aaprog.reset_sm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X97Y107        FDCE                                         r  adcs/aaprog.reset_sm_reg[2]/C
                         clock pessimism             -0.703     2.884    
    SLICE_X97Y107        FDCE (Hold_fdce_C_D)         0.060     2.944    adcs/aaprog.reset_sm_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 adcs/aaprog.delay_rs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.658%)  route 0.106ns (45.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.580     2.873    adcs/dcm_ref_n_2
    SLICE_X95Y109        FDRE                                         r  adcs/aaprog.delay_rs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y109        FDRE (Prop_fdre_C_Q)         0.100     2.973 r  adcs/aaprog.delay_rs_reg[5]/Q
                         net (fo=4, routed)           0.106     3.079    adcs/delay_rs[5]
    SLICE_X95Y109        LUT5 (Prop_lut5_I4_O)        0.028     3.107 r  adcs/aaprog.delay_rs[5]_i_1/O
                         net (fo=1, routed)           0.000     3.107    adcs/aaprog.delay_rs[5]_i_1_n_0
    SLICE_X95Y109        FDRE                                         r  adcs/aaprog.delay_rs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.780     3.588    adcs/dcm_ref_n_2
    SLICE_X95Y109        FDRE                                         r  adcs/aaprog.delay_rs_reg[5]/C
                         clock pessimism             -0.714     2.873    
    SLICE_X95Y109        FDRE (Hold_fdre_C_D)         0.060     2.933    adcs/aaprog.delay_rs_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.107    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 adcs/aaprog.SMADC_CS_CTRL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMADC_CS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.339%)  route 0.161ns (55.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.581     2.874    adcs/dcm_ref_n_2
    SLICE_X97Y103        FDRE                                         r  adcs/aaprog.SMADC_CS_CTRL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y103        FDRE (Prop_fdre_C_Q)         0.100     2.974 r  adcs/aaprog.SMADC_CS_CTRL_reg[0]/Q
                         net (fo=1, routed)           0.161     3.135    adcs/aaprog.SMADC_CS_CTRL_reg_n_0_[0]
    SLICE_X98Y103        LUT3 (Prop_lut3_I0_O)        0.028     3.163 r  adcs/aaprog.SMADC_CS[0]_i_2/O
                         net (fo=1, routed)           0.000     3.163    adcs/aaprog.SMADC_CS[0]_i_2_n_0
    SLICE_X98Y103        FDRE                                         r  adcs/aaprog.SMADC_CS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X98Y103        FDRE                                         r  adcs/aaprog.SMADC_CS_reg[0]/C
                         clock pessimism             -0.700     2.888    
    SLICE_X98Y103        FDRE (Hold_fdre_C_D)         0.087     2.975    adcs/aaprog.SMADC_CS_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.163    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.218ns (77.193%)  route 0.064ns (22.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.581     2.874    adcs/dcm_ref_n_2
    SLICE_X92Y104        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDSE (Prop_fdse_C_Q)         0.118     2.992 r  adcs/aaprog.WATCH_DOG_reg[11]/Q
                         net (fo=3, routed)           0.064     3.057    adcs/aaprog.WATCH_DOG_reg_n_0_[11]
    SLICE_X92Y104        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.100     3.157 r  adcs/aaprog.WATCH_DOG_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.157    adcs/aaprog.WATCH_DOG_reg[10]_i_1_n_4
    SLICE_X92Y104        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X92Y104        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[12]/C
                         clock pessimism             -0.714     2.874    
    SLICE_X92Y104        FDSE (Hold_fdse_C_D)         0.092     2.966    adcs/aaprog.WATCH_DOG_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.218ns (77.193%)  route 0.064ns (22.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.581     2.874    adcs/dcm_ref_n_2
    SLICE_X92Y106        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y106        FDSE (Prop_fdse_C_Q)         0.118     2.992 r  adcs/aaprog.WATCH_DOG_reg[19]/Q
                         net (fo=3, routed)           0.064     3.057    adcs/aaprog.WATCH_DOG_reg_n_0_[19]
    SLICE_X92Y106        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.100     3.157 r  adcs/aaprog.WATCH_DOG_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.157    adcs/aaprog.WATCH_DOG_reg[17]_i_1_n_4
    SLICE_X92Y106        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X92Y106        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[20]/C
                         clock pessimism             -0.714     2.874    
    SLICE_X92Y106        FDSE (Hold_fdse_C_D)         0.092     2.966    adcs/aaprog.WATCH_DOG_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 adcs/aaprog.delay_rs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.190ns (72.567%)  route 0.072ns (27.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.579     2.872    adcs/dcm_ref_n_2
    SLICE_X93Y110        FDRE                                         r  adcs/aaprog.delay_rs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y110        FDRE (Prop_fdre_C_Q)         0.100     2.972 r  adcs/aaprog.delay_rs_reg[13]/Q
                         net (fo=3, routed)           0.072     3.044    adcs/delay_rs[13]
    SLICE_X93Y110        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     3.134 r  adcs/aaprog.delay_rs_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.000     3.134    adcs/aaprog.delay_rs_reg[15]_i_3_n_6
    SLICE_X93Y110        FDRE                                         r  adcs/aaprog.delay_rs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.779     3.587    adcs/dcm_ref_n_2
    SLICE_X93Y110        FDRE                                         r  adcs/aaprog.delay_rs_reg[14]/C
                         clock pessimism             -0.714     2.872    
    SLICE_X93Y110        FDRE (Hold_fdre_C_D)         0.071     2.943    adcs/aaprog.delay_rs_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y4    adcs/dcm_ref/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X97Y101    adcs/aaprog.SMADCwordwrite_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X97Y101    adcs/aaprog.SMADCwordwrite_reg[17]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X97Y102    adcs/aaprog.SMADCwordwrite_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X97Y101    adcs/aaprog.SMADCwordwrite_reg[22]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X97Y102    adcs/aaprog.SMADCwordwrite_reg[3]/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X91Y100    adcs/aaprog.SMdelay_reg[13]/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X91Y100    adcs/aaprog.SMdelay_reg[14]/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X91Y101    adcs/aaprog.SMdelay_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDSE/C              n/a            0.400         20.000      19.600     SLICE_X91Y100    adcs/aaprog.SMdelay_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         20.000      19.600     SLICE_X91Y100    adcs/aaprog.SMdelay_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         20.000      19.600     SLICE_X91Y101    adcs/aaprog.SMdelay_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X96Y107    adcs/aaprog.reset_sm_d_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X96Y107    adcs/aaprog.reset_sm_d_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X97Y101    adcs/aaprog.SMADCwordwrite_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X97Y101    adcs/aaprog.SMADCwordwrite_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X97Y101    adcs/aaprog.SMADCwordwrite_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X97Y101    adcs/aaprog.SMADCwordwrite_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X97Y102    adcs/aaprog.SMADCwordwrite_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X95Y100    adcs/aaprog.SMADC_1_CLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X99Y101    adcs/aaprog.SMADC_1_MOSI_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X96Y100    adcs/aaprog.SMADC_1_RESET_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X97Y103    adcs/aaprog.SMADC_CS_CTRL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X98Y103    adcs/aaprog.SMADC_CS_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X93Y102    adcs/aaprog.SMADC_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X95Y102    adcs/aaprog.SMADC_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X93Y102    adcs/aaprog.SMADC_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X95Y102    adcs/aaprog.SMADC_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X93Y101    adcs/aaprog.SMADCnew_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_ftdi
  To Clock:  clk_ftdi

Setup :            0  Failing Endpoints,  Worst Slack        4.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/data_valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 0.330ns (6.355%)  route 4.862ns (93.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.508     4.523    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y60        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.204     4.727 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.965     7.693    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X109Y21        LUT1 (Prop_lut1_I0_O)        0.126     7.819 r  USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1/O
                         net (fo=40, routed)          1.897     9.716    USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1_n_0
    SLICE_X109Y44        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/data_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.546    14.321    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X109Y44        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/data_valid_reg/C
                         clock pessimism              0.255    14.576    
                         clock uncertainty           -0.035    14.541    
    SLICE_X109Y44        FDRE (Setup_fdre_C_CE)      -0.201    14.340    USBInterface/Inst_ft600_fifo245_core/data_valid_reg
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 0.330ns (6.355%)  route 4.862ns (93.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.508     4.523    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y60        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.204     4.727 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.965     7.693    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X109Y21        LUT1 (Prop_lut1_I0_O)        0.126     7.819 r  USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1/O
                         net (fo=40, routed)          1.897     9.716    USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1_n_0
    SLICE_X109Y44        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.546    14.321    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X109Y44        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[17]/C
                         clock pessimism              0.255    14.576    
                         clock uncertainty           -0.035    14.541    
    SLICE_X109Y44        FDRE (Setup_fdre_C_CE)      -0.201    14.340    USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[17]
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_FTDI_RXFN_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 0.330ns (6.355%)  route 4.862ns (93.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.508     4.523    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y60        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.204     4.727 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.965     7.693    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X109Y21        LUT1 (Prop_lut1_I0_O)        0.126     7.819 r  USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1/O
                         net (fo=40, routed)          1.897     9.716    USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1_n_0
    SLICE_X109Y44        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_FTDI_RXFN_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.546    14.321    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X109Y44        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_FTDI_RXFN_reg/C
                         clock pessimism              0.255    14.576    
                         clock uncertainty           -0.035    14.541    
    SLICE_X109Y44        FDRE (Setup_fdre_C_CE)      -0.201    14.340    USBInterface/Inst_ft600_fifo245_core/int_FTDI_RXFN_reg
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 0.330ns (6.585%)  route 4.681ns (93.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.508     4.523    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y60        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.204     4.727 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.965     7.693    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X109Y21        LUT1 (Prop_lut1_I0_O)        0.126     7.819 r  USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1/O
                         net (fo=40, routed)          1.716     9.534    USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1_n_0
    SLICE_X109Y41        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.544    14.319    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X109Y41        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[2]/C
                         clock pessimism              0.255    14.574    
                         clock uncertainty           -0.035    14.539    
    SLICE_X109Y41        FDRE (Setup_fdre_C_CE)      -0.201    14.338    USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_wr_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.330ns (6.774%)  route 4.542ns (93.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.508     4.523    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y60        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.204     4.727 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.965     7.693    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X109Y21        LUT1 (Prop_lut1_I0_O)        0.126     7.819 r  USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1/O
                         net (fo=40, routed)          1.576     9.395    USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1_n_0
    SLICE_X97Y32         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_wr_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.485    14.260    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X97Y32         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_wr_reg/C
                         clock pessimism              0.255    14.515    
                         clock uncertainty           -0.035    14.480    
    SLICE_X97Y32         FDRE (Setup_fdre_C_CE)      -0.201    14.279    USBInterface/Inst_ft600_fifo245_core/int_wr_reg
  -------------------------------------------------------------------
                         required time                         14.279    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 0.330ns (6.828%)  route 4.503ns (93.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.508     4.523    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y60        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.204     4.727 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.965     7.693    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X109Y21        LUT1 (Prop_lut1_I0_O)        0.126     7.819 r  USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1/O
                         net (fo=40, routed)          1.538     9.356    USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1_n_0
    SLICE_X107Y39        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.543    14.318    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X107Y39        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[25]/C
                         clock pessimism              0.255    14.573    
                         clock uncertainty           -0.035    14.538    
    SLICE_X107Y39        FDRE (Setup_fdre_C_CE)      -0.201    14.337    USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[25]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 0.330ns (6.828%)  route 4.503ns (93.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.508     4.523    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y60        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.204     4.727 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.965     7.693    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X109Y21        LUT1 (Prop_lut1_I0_O)        0.126     7.819 r  USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1/O
                         net (fo=40, routed)          1.538     9.356    USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1_n_0
    SLICE_X107Y39        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.543    14.318    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X107Y39        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[9]/C
                         clock pessimism              0.255    14.573    
                         clock uncertainty           -0.035    14.538    
    SLICE_X107Y39        FDRE (Setup_fdre_C_CE)      -0.201    14.337    USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[9]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.330ns (6.966%)  route 4.407ns (93.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.508     4.523    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y60        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.204     4.727 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.965     7.693    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X109Y21        LUT1 (Prop_lut1_I0_O)        0.126     7.819 r  USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1/O
                         net (fo=40, routed)          1.442     9.261    USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1_n_0
    SLICE_X106Y37        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.542    14.317    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y37        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[23]/C
                         clock pessimism              0.255    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X106Y37        FDRE (Setup_fdre_C_CE)      -0.201    14.336    USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[23]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.330ns (6.966%)  route 4.407ns (93.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.508     4.523    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y60        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.204     4.727 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.965     7.693    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X109Y21        LUT1 (Prop_lut1_I0_O)        0.126     7.819 r  USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1/O
                         net (fo=40, routed)          1.442     9.261    USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1_n_0
    SLICE_X106Y37        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.542    14.317    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y37        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[3]/C
                         clock pessimism              0.255    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X106Y37        FDRE (Setup_fdre_C_CE)      -0.201    14.336    USBInterface/Inst_ft600_fifo245_core/int_FTDI_DIN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/fifo_reset_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 0.330ns (7.061%)  route 4.344ns (92.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 14.254 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.508     4.523    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y60        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.204     4.727 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         2.965     7.693    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X109Y21        LUT1 (Prop_lut1_I0_O)        0.126     7.819 r  USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1/O
                         net (fo=40, routed)          1.378     9.197    USBInterface/Inst_ft600_fifo245_core/FTDI_SIWU_i_1_n_0
    SLICE_X97Y26         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/fifo_reset_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.479    14.254    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X97Y26         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/fifo_reset_reg/C
                         clock pessimism              0.255    14.509    
                         clock uncertainty           -0.035    14.474    
    SLICE_X97Y26         FDRE (Setup_fdre_C_CE)      -0.201    14.273    USBInterface/Inst_ft600_fifo245_core/fifo_reset_reg
  -------------------------------------------------------------------
                         required time                         14.273    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.676     1.922    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X95Y29         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     2.077    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X95Y29         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.914     2.399    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X95Y29         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.477     1.922    
    SLICE_X95Y29         FDRE (Hold_fdre_C_D)         0.049     1.971    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.200%)  route 0.052ns (28.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.676     1.922    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X100Y29        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y29        FDRE (Prop_fdre_C_Q)         0.100     2.022 r  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[27]/Q
                         net (fo=1, routed)           0.052     2.074    USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg_n_0_[27]
    SLICE_X101Y29        LUT3 (Prop_lut3_I2_O)        0.028     2.102 r  USBInterface/Inst_ft600_fifo245_core/timeout_counter[43]_i_1/O
                         net (fo=1, routed)           0.000     2.102    USBInterface/Inst_ft600_fifo245_core/timeout_counter[43]
    SLICE_X101Y29        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.914     2.399    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X101Y29        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[43]/C
                         clock pessimism             -0.466     1.933    
    SLICE_X101Y29        FDRE (Hold_fdre_C_D)         0.061     1.994    USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.676     1.922    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X95Y29         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     2.077    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X95Y29         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.914     2.399    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X95Y29         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.477     1.922    
    SLICE_X95Y29         FDRE (Hold_fdre_C_D)         0.047     1.969    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.677     1.923    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X95Y30         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.100     2.023 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     2.078    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X95Y30         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.915     2.400    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X95Y30         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.477     1.923    
    SLICE_X95Y30         FDRE (Hold_fdre_C_D)         0.047     1.970    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.676     1.922    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X95Y29         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.077    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X95Y29         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.914     2.399    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X95Y29         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.477     1.922    
    SLICE_X95Y29         FDRE (Hold_fdre_C_D)         0.047     1.969    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y28         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y28         FDPE (Prop_fdpe_C_Q)         0.100     2.021 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.076    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X97Y28         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.913     2.398    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y28         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.477     1.921    
    SLICE_X97Y28         FDPE (Hold_fdpe_C_D)         0.047     1.968    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.672     1.918    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y25         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y25         FDRE (Prop_fdre_C_Q)         0.100     2.018 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     2.073    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X95Y25         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.909     2.394    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y25         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.476     1.918    
    SLICE_X95Y25         FDRE (Hold_fdre_C_D)         0.047     1.965    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.674     1.920    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y27         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDRE (Prop_fdre_C_Q)         0.100     2.020 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     2.075    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X93Y27         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.912     2.397    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y27         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.477     1.920    
    SLICE_X93Y27         FDRE (Hold_fdre_C_D)         0.047     1.967    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.672     1.918    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X95Y25         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y25         FDRE (Prop_fdre_C_Q)         0.100     2.018 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.073    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X95Y25         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.909     2.394    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X95Y25         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.476     1.918    
    SLICE_X95Y25         FDRE (Hold_fdre_C_D)         0.047     1.965    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.383%)  route 0.054ns (29.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.673     1.919    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X100Y23        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y23        FDRE (Prop_fdre_C_Q)         0.100     2.019 r  USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg[3]/Q
                         net (fo=1, routed)           0.054     2.073    USBInterface/Inst_ft600_fifo245_core/T_timeout_counter_reg_n_0_[3]
    SLICE_X101Y23        LUT3 (Prop_lut3_I2_O)        0.028     2.101 r  USBInterface/Inst_ft600_fifo245_core/timeout_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.101    USBInterface/Inst_ft600_fifo245_core/timeout_counter[19]
    SLICE_X101Y23        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.910     2.395    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X101Y23        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[19]/C
                         clock pessimism             -0.465     1.930    
    SLICE_X101Y23        FDRE (Hold_fdre_C_D)         0.060     1.990    USBInterface/Inst_ft600_fifo245_core/timeout_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ftdi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FTDI_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X5Y14   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X5Y8    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3  FTDI_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            0.750         10.000      9.250      SLICE_X98Y30   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X98Y30   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X98Y30   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X95Y29   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X95Y29   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/C
Min Period        n/a     FDPE/C              n/a            0.750         10.000      9.250      SLICE_X97Y28   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X109Y90  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/iECLK_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X97Y28   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X94Y28   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X104Y72  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X105Y71  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X104Y72  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X105Y71  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK4_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X104Y77  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK5_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X104Y72  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK7_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X105Y71  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK7_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X107Y73  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK7_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X97Y29   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X98Y29   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X109Y91  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/dummytime_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X107Y84  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/dummytime_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X108Y91  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/dummytime_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X108Y91  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/dummytime_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X107Y84  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/dummytime_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X107Y85  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/dummytime_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X107Y85  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/dummytime_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X107Y85  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/Inst_spi93lc56_16bit/dummytime_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  D_LVDS_DCLK

Setup :            0  Failing Endpoints,  Worst Slack       15.228ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.228ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.672ns  (logic 0.236ns (35.104%)  route 0.436ns (64.896%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X104Y122       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.436     0.672    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X103Y122       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X103Y122       FDRE (Setup_fdre_C_D)       -0.081    15.900    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.900    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                 15.228    

Slack (MET) :             15.286ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.692ns  (logic 0.259ns (37.445%)  route 0.433ns (62.555%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X104Y122       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.433     0.692    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X105Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X105Y123       FDRE (Setup_fdre_C_D)       -0.003    15.978    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         15.978    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                 15.286    

Slack (MET) :             15.289ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.687ns  (logic 0.223ns (32.473%)  route 0.464ns (67.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.464     0.687    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X102Y121       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X102Y121       FDRE (Setup_fdre_C_D)       -0.005    15.976    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.976    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                 15.289    

Slack (MET) :             15.304ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.589ns  (logic 0.204ns (34.652%)  route 0.385ns (65.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.385     0.589    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X102Y120       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X102Y120       FDRE (Setup_fdre_C_D)       -0.088    15.893    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.893    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                 15.304    

Slack (MET) :             15.386ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.506ns  (logic 0.236ns (46.639%)  route 0.270ns (53.361%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X104Y122       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.270     0.506    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X103Y122       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X103Y122       FDRE (Setup_fdre_C_D)       -0.089    15.892    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                 15.386    

Slack (MET) :             15.396ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.500ns  (logic 0.204ns (40.814%)  route 0.296ns (59.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.296     0.500    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X102Y121       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X102Y121       FDRE (Setup_fdre_C_D)       -0.085    15.896    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.896    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 15.396    

Slack (MET) :             15.432ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.573ns  (logic 0.259ns (45.237%)  route 0.314ns (54.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X104Y122       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.314     0.573    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X104Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X104Y123       FDRE (Setup_fdre_C_D)        0.024    16.005    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.005    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                 15.432    

Slack (MET) :             15.452ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.634%)  route 0.300ns (57.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X102Y122       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.300     0.523    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X102Y121       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X102Y121       FDRE (Setup_fdre_C_D)       -0.006    15.975    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 15.452    

Slack (MET) :             15.452ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.524ns  (logic 0.259ns (49.452%)  route 0.265ns (50.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y121                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X104Y121       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.265     0.524    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X103Y121       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X103Y121       FDRE (Setup_fdre_C_D)       -0.005    15.976    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         15.976    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                 15.452    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.216ns  (logic 0.266ns (4.279%)  route 5.950ns (95.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.378    38.563    adcs/CK_CONFIG_DONE
    SLICE_X97Y102        LUT5 (Prop_lut5_I0_O)        0.043    38.606 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          1.572    40.177    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X99Y109        FDRE                                         r  adcs/aaprog.idx_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X99Y109        FDRE                                         r  adcs/aaprog.idx_reg[29]/C
                         clock pessimism              0.232    46.571    
                         clock uncertainty           -0.154    46.417    
    SLICE_X99Y109        FDRE (Setup_fdre_C_R)       -0.304    46.113    adcs/aaprog.idx_reg[29]
  -------------------------------------------------------------------
                         required time                         46.113    
                         arrival time                         -40.177    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.216ns  (logic 0.266ns (4.279%)  route 5.950ns (95.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.378    38.563    adcs/CK_CONFIG_DONE
    SLICE_X97Y102        LUT5 (Prop_lut5_I0_O)        0.043    38.606 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          1.572    40.177    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X99Y109        FDRE                                         r  adcs/aaprog.idx_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X99Y109        FDRE                                         r  adcs/aaprog.idx_reg[30]/C
                         clock pessimism              0.232    46.571    
                         clock uncertainty           -0.154    46.417    
    SLICE_X99Y109        FDRE (Setup_fdre_C_R)       -0.304    46.113    adcs/aaprog.idx_reg[30]
  -------------------------------------------------------------------
                         required time                         46.113    
                         arrival time                         -40.177    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.216ns  (logic 0.266ns (4.279%)  route 5.950ns (95.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.378    38.563    adcs/CK_CONFIG_DONE
    SLICE_X97Y102        LUT5 (Prop_lut5_I0_O)        0.043    38.606 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          1.572    40.177    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X99Y109        FDRE                                         r  adcs/aaprog.idx_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X99Y109        FDRE                                         r  adcs/aaprog.idx_reg[31]/C
                         clock pessimism              0.232    46.571    
                         clock uncertainty           -0.154    46.417    
    SLICE_X99Y109        FDRE (Setup_fdre_C_R)       -0.304    46.113    adcs/aaprog.idx_reg[31]
  -------------------------------------------------------------------
                         required time                         46.113    
                         arrival time                         -40.177    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.130ns  (logic 0.266ns (4.339%)  route 5.864ns (95.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.378    38.563    adcs/CK_CONFIG_DONE
    SLICE_X97Y102        LUT5 (Prop_lut5_I0_O)        0.043    38.606 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          1.486    40.092    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X99Y108        FDRE                                         r  adcs/aaprog.idx_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X99Y108        FDRE                                         r  adcs/aaprog.idx_reg[25]/C
                         clock pessimism              0.232    46.571    
                         clock uncertainty           -0.154    46.417    
    SLICE_X99Y108        FDRE (Setup_fdre_C_R)       -0.304    46.113    adcs/aaprog.idx_reg[25]
  -------------------------------------------------------------------
                         required time                         46.113    
                         arrival time                         -40.092    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.130ns  (logic 0.266ns (4.339%)  route 5.864ns (95.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.378    38.563    adcs/CK_CONFIG_DONE
    SLICE_X97Y102        LUT5 (Prop_lut5_I0_O)        0.043    38.606 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          1.486    40.092    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X99Y108        FDRE                                         r  adcs/aaprog.idx_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X99Y108        FDRE                                         r  adcs/aaprog.idx_reg[26]/C
                         clock pessimism              0.232    46.571    
                         clock uncertainty           -0.154    46.417    
    SLICE_X99Y108        FDRE (Setup_fdre_C_R)       -0.304    46.113    adcs/aaprog.idx_reg[26]
  -------------------------------------------------------------------
                         required time                         46.113    
                         arrival time                         -40.092    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.130ns  (logic 0.266ns (4.339%)  route 5.864ns (95.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.378    38.563    adcs/CK_CONFIG_DONE
    SLICE_X97Y102        LUT5 (Prop_lut5_I0_O)        0.043    38.606 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          1.486    40.092    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X99Y108        FDRE                                         r  adcs/aaprog.idx_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X99Y108        FDRE                                         r  adcs/aaprog.idx_reg[27]/C
                         clock pessimism              0.232    46.571    
                         clock uncertainty           -0.154    46.417    
    SLICE_X99Y108        FDRE (Setup_fdre_C_R)       -0.304    46.113    adcs/aaprog.idx_reg[27]
  -------------------------------------------------------------------
                         required time                         46.113    
                         arrival time                         -40.092    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.130ns  (logic 0.266ns (4.339%)  route 5.864ns (95.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.378    38.563    adcs/CK_CONFIG_DONE
    SLICE_X97Y102        LUT5 (Prop_lut5_I0_O)        0.043    38.606 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          1.486    40.092    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X99Y108        FDRE                                         r  adcs/aaprog.idx_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X99Y108        FDRE                                         r  adcs/aaprog.idx_reg[28]/C
                         clock pessimism              0.232    46.571    
                         clock uncertainty           -0.154    46.417    
    SLICE_X99Y108        FDRE (Setup_fdre_C_R)       -0.304    46.113    adcs/aaprog.idx_reg[28]
  -------------------------------------------------------------------
                         required time                         46.113    
                         arrival time                         -40.092    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.041ns  (logic 0.266ns (4.403%)  route 5.775ns (95.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.378    38.563    adcs/CK_CONFIG_DONE
    SLICE_X97Y102        LUT5 (Prop_lut5_I0_O)        0.043    38.606 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          1.397    40.003    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X99Y107        FDRE                                         r  adcs/aaprog.idx_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X99Y107        FDRE                                         r  adcs/aaprog.idx_reg[21]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X99Y107        FDRE (Setup_fdre_C_R)       -0.304    46.114    adcs/aaprog.idx_reg[21]
  -------------------------------------------------------------------
                         required time                         46.114    
                         arrival time                         -40.003    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.041ns  (logic 0.266ns (4.403%)  route 5.775ns (95.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.378    38.563    adcs/CK_CONFIG_DONE
    SLICE_X97Y102        LUT5 (Prop_lut5_I0_O)        0.043    38.606 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          1.397    40.003    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X99Y107        FDRE                                         r  adcs/aaprog.idx_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X99Y107        FDRE                                         r  adcs/aaprog.idx_reg[22]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X99Y107        FDRE (Setup_fdre_C_R)       -0.304    46.114    adcs/aaprog.idx_reg[22]
  -------------------------------------------------------------------
                         required time                         46.114    
                         arrival time                         -40.003    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.idx_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.041ns  (logic 0.266ns (4.403%)  route 5.775ns (95.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.378    38.563    adcs/CK_CONFIG_DONE
    SLICE_X97Y102        LUT5 (Prop_lut5_I0_O)        0.043    38.606 r  adcs/aaprog.idx[31]_i_1/O
                         net (fo=32, routed)          1.397    40.003    adcs/aaprog.idx[31]_i_1_n_0
    SLICE_X99Y107        FDRE                                         r  adcs/aaprog.idx_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X99Y107        FDRE                                         r  adcs/aaprog.idx_reg[23]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X99Y107        FDRE (Setup_fdre_C_R)       -0.304    46.114    adcs/aaprog.idx_reg[23]
  -------------------------------------------------------------------
                         required time                         46.114    
                         arrival time                         -40.003    
  -------------------------------------------------------------------
                         slack                                  6.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADCnew_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.214ns (5.585%)  route 3.618ns (94.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.150     3.597    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.178     3.775 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.618     7.393    adcs/CK_CONFIG_DONE
    SLICE_X93Y101        LUT6 (Prop_lut6_I0_O)        0.036     7.429 r  adcs/aaprog.SMADCnew[0]_i_1/O
                         net (fo=1, routed)           0.000     7.429    adcs/aaprog.SMADCnew[0]_i_1_n_0
    SLICE_X93Y101        FDRE                                         r  adcs/aaprog.SMADCnew_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X93Y101        FDRE                                         r  adcs/aaprog.SMADCnew_reg[0]/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X93Y101        FDRE (Hold_fdre_C_D)         0.153     7.053    adcs/aaprog.SMADCnew_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.053    
                         arrival time                           7.429    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADCnew_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.214ns (5.575%)  route 3.624ns (94.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.980ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.150     3.597    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.178     3.775 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.624     7.400    adcs/CK_CONFIG_DONE
    SLICE_X96Y103        LUT6 (Prop_lut6_I0_O)        0.036     7.436 r  adcs/aaprog.SMADCnew[3]_i_1/O
                         net (fo=1, routed)           0.000     7.436    adcs/aaprog.SMADCnew[3]_i_1_n_0
    SLICE_X96Y103        FDRE                                         r  adcs/aaprog.SMADCnew_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.285     6.980    adcs/dcm_ref_n_2
    SLICE_X96Y103        FDRE                                         r  adcs/aaprog.SMADCnew_reg[3]/C
                         clock pessimism             -0.232     6.747    
                         clock uncertainty            0.154     6.901    
    SLICE_X96Y103        FDRE (Hold_fdre_C_D)         0.154     7.055    adcs/aaprog.SMADCnew_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.055    
                         arrival time                           7.436    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADCnew_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.214ns (5.569%)  route 3.628ns (94.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.980ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.150     3.597    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.178     3.775 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.628     7.403    adcs/CK_CONFIG_DONE
    SLICE_X96Y102        LUT6 (Prop_lut6_I0_O)        0.036     7.439 r  adcs/aaprog.SMADCnew[1]_i_1/O
                         net (fo=1, routed)           0.000     7.439    adcs/aaprog.SMADCnew[1]_i_1_n_0
    SLICE_X96Y102        FDRE                                         r  adcs/aaprog.SMADCnew_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.285     6.980    adcs/dcm_ref_n_2
    SLICE_X96Y102        FDRE                                         r  adcs/aaprog.SMADCnew_reg[1]/C
                         clock pessimism             -0.232     6.747    
                         clock uncertainty            0.154     6.901    
    SLICE_X96Y102        FDRE (Hold_fdre_C_D)         0.153     7.054    adcs/aaprog.SMADCnew_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.054    
                         arrival time                           7.439    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.start_bitsleep_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.214ns (5.498%)  route 3.679ns (94.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.978ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.150     3.597    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.178     3.775 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.679     7.454    adcs/CK_CONFIG_DONE
    SLICE_X89Y103        LUT6 (Prop_lut6_I0_O)        0.036     7.490 r  adcs/aaprog.start_bitsleep_i_1/O
                         net (fo=1, routed)           0.000     7.490    adcs/aaprog.start_bitsleep_i_1_n_0
    SLICE_X89Y103        FDRE                                         r  adcs/aaprog.start_bitsleep_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.283     6.978    adcs/dcm_ref_n_2
    SLICE_X89Y103        FDRE                                         r  adcs/aaprog.start_bitsleep_reg/C
                         clock pessimism             -0.232     6.745    
                         clock uncertainty            0.154     6.899    
    SLICE_X89Y103        FDRE (Hold_fdre_C_D)         0.154     7.053    adcs/aaprog.start_bitsleep_reg
  -------------------------------------------------------------------
                         required time                         -7.053    
                         arrival time                           7.490    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.sbitlock1_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.178ns (4.580%)  route 3.709ns (95.420%))
  Logic Levels:           0  
  Clock Path Skew:        3.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.980ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.150     3.597    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.178     3.775 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.709     7.484    adcs/CK_CONFIG_DONE
    SLICE_X98Y100        FDRE                                         r  adcs/aaprog.sbitlock1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.285     6.980    adcs/dcm_ref_n_2
    SLICE_X98Y100        FDRE                                         r  adcs/aaprog.sbitlock1_reg/C
                         clock pessimism             -0.232     6.747    
                         clock uncertainty            0.154     6.901    
    SLICE_X98Y100        FDRE (Hold_fdre_C_CE)        0.040     6.941    adcs/aaprog.sbitlock1_reg
  -------------------------------------------------------------------
                         required time                         -6.941    
                         arrival time                           7.484    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.ssbitlock1_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.178ns (4.525%)  route 3.756ns (95.475%))
  Logic Levels:           0  
  Clock Path Skew:        3.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.150     3.597    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.178     3.775 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.756     7.531    adcs/CK_CONFIG_DONE
    SLICE_X90Y100        FDRE                                         r  adcs/aaprog.ssbitlock1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X90Y100        FDRE                                         r  adcs/aaprog.ssbitlock1_reg/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X90Y100        FDRE (Hold_fdre_C_CE)        0.040     6.940    adcs/aaprog.ssbitlock1_reg
  -------------------------------------------------------------------
                         required time                         -6.940    
                         arrival time                           7.531    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.214ns (5.240%)  route 3.870ns (94.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.150     3.597    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.178     3.775 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.870     7.645    adcs/CK_CONFIG_DONE
    SLICE_X91Y102        LUT6 (Prop_lut6_I0_O)        0.036     7.681 r  adcs/aaprog.SMdelay[9]_i_1/O
                         net (fo=1, routed)           0.000     7.681    adcs/aaprog.SMdelay[9]_i_1_n_0
    SLICE_X91Y102        FDRE                                         r  adcs/aaprog.SMdelay_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X91Y102        FDRE                                         r  adcs/aaprog.SMdelay_reg[9]/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X91Y102        FDRE (Hold_fdre_C_D)         0.154     7.054    adcs/aaprog.SMdelay_reg[9]
  -------------------------------------------------------------------
                         required time                         -7.054    
                         arrival time                           7.681    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.214ns (5.215%)  route 3.890ns (94.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.150     3.597    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.178     3.775 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.890     7.665    adcs/CK_CONFIG_DONE
    SLICE_X91Y102        LUT6 (Prop_lut6_I0_O)        0.036     7.701 r  adcs/aaprog.SMdelay[8]_i_1/O
                         net (fo=1, routed)           0.000     7.701    adcs/aaprog.SMdelay[8]_i_1_n_0
    SLICE_X91Y102        FDRE                                         r  adcs/aaprog.SMdelay_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X91Y102        FDRE                                         r  adcs/aaprog.SMdelay_reg[8]/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X91Y102        FDRE (Hold_fdre_C_D)         0.153     7.053    adcs/aaprog.SMdelay_reg[8]
  -------------------------------------------------------------------
                         required time                         -7.053    
                         arrival time                           7.701    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.214ns (5.287%)  route 3.834ns (94.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.150     3.597    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.178     3.775 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.268     7.043    adcs/CK_CONFIG_DONE
    SLICE_X93Y106        LUT6 (Prop_lut6_I0_O)        0.036     7.079 r  adcs/aaprog.WATCH_DOG[31]_i_2/O
                         net (fo=32, routed)          0.566     7.645    adcs/aaprog.WATCH_DOG[31]_i_2_n_0
    SLICE_X92Y102        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X92Y102        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[1]/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X92Y102        FDRE (Hold_fdre_C_CE)        0.040     6.940    adcs/aaprog.WATCH_DOG_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.940    
                         arrival time                           7.645    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.214ns (5.287%)  route 3.834ns (94.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.150     3.597    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.178     3.775 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.268     7.043    adcs/CK_CONFIG_DONE
    SLICE_X93Y106        LUT6 (Prop_lut6_I0_O)        0.036     7.079 r  adcs/aaprog.WATCH_DOG[31]_i_2/O
                         net (fo=32, routed)          0.566     7.645    adcs/aaprog.WATCH_DOG[31]_i_2_n_0
    SLICE_X92Y102        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X92Y102        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[2]/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X92Y102        FDRE (Hold_fdre_C_CE)        0.040     6.940    adcs/aaprog.WATCH_DOG_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.940    
                         arrival time                           7.645    
  -------------------------------------------------------------------
                         slack                                  0.705    





---------------------------------------------------------------------------------------------------
From Clock:  D_LVDS_DCLK
  To Clock:  clk_ftdi

Setup :            0  Failing Endpoints,  Worst Slack        5.512ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.653ns  (logic 0.204ns (31.261%)  route 0.449ns (68.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y25                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X93Y25         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.449     0.653    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X93Y27         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X93Y27         FDRE (Setup_fdre_C_D)       -0.085     6.165    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.165    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.604ns  (logic 0.236ns (39.083%)  route 0.368ns (60.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y29                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X92Y29         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.368     0.604    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X95Y29         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X95Y29         FDRE (Setup_fdre_C_D)       -0.089     6.161    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.161    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.576ns  (logic 0.204ns (35.398%)  route 0.372ns (64.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y25                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X93Y25         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.372     0.576    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X95Y25         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X95Y25         FDRE (Setup_fdre_C_D)       -0.092     6.158    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.158    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.507ns  (logic 0.236ns (46.543%)  route 0.271ns (53.457%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y30                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X92Y30         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.271     0.507    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X95Y30         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X95Y30         FDRE (Setup_fdre_C_D)       -0.090     6.160    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.607ns  (logic 0.223ns (36.764%)  route 0.384ns (63.236%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y25                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X93Y25         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.384     0.607    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X92Y25         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X92Y25         FDRE (Setup_fdre_C_D)        0.022     6.272    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.272    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.567ns  (logic 0.259ns (45.643%)  route 0.308ns (54.357%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y29                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X92Y29         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.308     0.567    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X96Y29         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X96Y29         FDRE (Setup_fdre_C_D)       -0.009     6.241    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.511ns  (logic 0.236ns (46.155%)  route 0.275ns (53.845%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y29                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X92Y29         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.275     0.511    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X94Y29         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X94Y29         FDRE (Setup_fdre_C_D)       -0.062     6.188    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.188    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.545ns  (logic 0.259ns (47.564%)  route 0.286ns (52.436%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y29                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X92Y29         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.286     0.545    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X95Y29         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X95Y29         FDRE (Setup_fdre_C_D)       -0.009     6.241    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.523ns  (logic 0.259ns (49.547%)  route 0.264ns (50.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y30                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X92Y30         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.264     0.523    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X95Y30         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X95Y30         FDRE (Setup_fdre_C_D)       -0.009     6.241    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.514ns  (logic 0.223ns (43.397%)  route 0.291ns (56.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y25                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X93Y25         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.291     0.514    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X93Y24         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X93Y24         FDRE (Setup_fdre_C_D)       -0.009     6.241    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  5.727    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack       14.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.495ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.223ns (19.583%)  route 0.916ns (80.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 18.849 - 15.981 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.613     3.276    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDPE (Prop_fdpe_C_Q)         0.223     3.499 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.916     4.415    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X106Y120       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.513    18.849    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X106Y120       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    19.157    
                         clock uncertainty           -0.035    19.122    
    SLICE_X106Y120       FDCE (Recov_fdce_C_CLR)     -0.212    18.910    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                 14.495    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.223ns (21.585%)  route 0.810ns (78.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 18.850 - 15.981 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.613     3.276    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDPE (Prop_fdpe_C_Q)         0.223     3.499 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.810     4.309    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X104Y120       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.514    18.850    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X104Y120       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    19.158    
                         clock uncertainty           -0.035    19.123    
    SLICE_X104Y120       FDCE (Recov_fdce_C_CLR)     -0.154    18.969    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.223ns (21.585%)  route 0.810ns (78.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 18.850 - 15.981 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.613     3.276    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDPE (Prop_fdpe_C_Q)         0.223     3.499 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.810     4.309    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X104Y120       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.514    18.850    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X104Y120       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.308    19.158    
                         clock uncertainty           -0.035    19.123    
    SLICE_X104Y120       FDCE (Recov_fdce_C_CLR)     -0.154    18.969    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.223ns (21.585%)  route 0.810ns (78.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 18.850 - 15.981 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.613     3.276    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDPE (Prop_fdpe_C_Q)         0.223     3.499 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.810     4.309    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X104Y120       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.514    18.850    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X104Y120       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.308    19.158    
                         clock uncertainty           -0.035    19.123    
    SLICE_X104Y120       FDCE (Recov_fdce_C_CLR)     -0.154    18.969    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.223ns (21.585%)  route 0.810ns (78.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 18.850 - 15.981 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.613     3.276    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDPE (Prop_fdpe_C_Q)         0.223     3.499 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.810     4.309    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X104Y120       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.514    18.850    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X104Y120       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.308    19.158    
                         clock uncertainty           -0.035    19.123    
    SLICE_X104Y120       FDCE (Recov_fdce_C_CLR)     -0.154    18.969    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.673ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.223ns (23.271%)  route 0.735ns (76.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 18.847 - 15.981 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.613     3.276    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDPE (Prop_fdpe_C_Q)         0.223     3.499 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.735     4.235    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y121       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.511    18.847    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y121       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.308    19.155    
                         clock uncertainty           -0.035    19.120    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.212    18.908    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -4.235    
  -------------------------------------------------------------------
                         slack                                 14.673    

Slack (MET) :             14.673ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.223ns (23.271%)  route 0.735ns (76.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 18.847 - 15.981 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.613     3.276    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDPE (Prop_fdpe_C_Q)         0.223     3.499 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.735     4.235    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y121       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.511    18.847    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y121       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    19.155    
                         clock uncertainty           -0.035    19.120    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.212    18.908    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -4.235    
  -------------------------------------------------------------------
                         slack                                 14.673    

Slack (MET) :             14.673ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.223ns (23.271%)  route 0.735ns (76.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 18.847 - 15.981 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.613     3.276    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDPE (Prop_fdpe_C_Q)         0.223     3.499 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.735     4.235    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y121       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.511    18.847    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y121       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.308    19.155    
                         clock uncertainty           -0.035    19.120    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.212    18.908    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -4.235    
  -------------------------------------------------------------------
                         slack                                 14.673    

Slack (MET) :             14.673ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.223ns (23.271%)  route 0.735ns (76.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 18.847 - 15.981 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.613     3.276    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDPE (Prop_fdpe_C_Q)         0.223     3.499 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.735     4.235    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y121       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.511    18.847    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y121       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.308    19.155    
                         clock uncertainty           -0.035    19.120    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.212    18.908    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -4.235    
  -------------------------------------------------------------------
                         slack                                 14.673    

Slack (MET) :             14.673ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.223ns (23.271%)  route 0.735ns (76.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 18.847 - 15.981 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.613     3.276    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDPE (Prop_fdpe_C_Q)         0.223     3.499 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.735     4.235    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y121       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.511    18.847    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y121       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.308    19.155    
                         clock uncertainty           -0.035    19.120    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.212    18.908    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -4.235    
  -------------------------------------------------------------------
                         slack                                 14.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.913%)  route 0.149ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.292     1.390    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y124        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y124        FDPE (Prop_fdpe_C_Q)         0.091     1.481 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     1.630    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X101Y124       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.327     1.635    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.210     1.425    
    SLICE_X101Y124       FDCE (Remov_fdce_C_CLR)     -0.107     1.318    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.913%)  route 0.149ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.292     1.390    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y124        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y124        FDPE (Prop_fdpe_C_Q)         0.091     1.481 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     1.630    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X101Y124       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.327     1.635    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.210     1.425    
    SLICE_X101Y124       FDCE (Remov_fdce_C_CLR)     -0.107     1.318    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.913%)  route 0.149ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.292     1.390    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y124        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y124        FDPE (Prop_fdpe_C_Q)         0.091     1.481 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     1.630    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X101Y124       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.327     1.635    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.210     1.425    
    SLICE_X101Y124       FDCE (Remov_fdce_C_CLR)     -0.107     1.318    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.913%)  route 0.149ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.292     1.390    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y124        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y124        FDPE (Prop_fdpe_C_Q)         0.091     1.481 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     1.630    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X101Y124       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.327     1.635    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.210     1.425    
    SLICE_X101Y124       FDPE (Remov_fdpe_C_PRE)     -0.110     1.315    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.913%)  route 0.149ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.292     1.390    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y124        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y124        FDPE (Prop_fdpe_C_Q)         0.091     1.481 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     1.630    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X101Y124       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.327     1.635    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.210     1.425    
    SLICE_X101Y124       FDPE (Remov_fdpe_C_PRE)     -0.110     1.315    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.913%)  route 0.149ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.292     1.390    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y124        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y124        FDPE (Prop_fdpe_C_Q)         0.091     1.481 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     1.630    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X101Y124       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.327     1.635    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.210     1.425    
    SLICE_X101Y124       FDPE (Remov_fdpe_C_PRE)     -0.110     1.315    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.913%)  route 0.149ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.292     1.390    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y124        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y124        FDPE (Prop_fdpe_C_Q)         0.091     1.481 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     1.630    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X101Y124       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.327     1.635    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.210     1.425    
    SLICE_X101Y124       FDPE (Remov_fdpe_C_PRE)     -0.110     1.315    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.913%)  route 0.149ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.292     1.390    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y124        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y124        FDPE (Prop_fdpe_C_Q)         0.091     1.481 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     1.630    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X101Y124       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.327     1.635    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.210     1.425    
    SLICE_X101Y124       FDPE (Remov_fdpe_C_PRE)     -0.110     1.315    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.270%)  route 0.147ns (61.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.292     1.390    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X99Y124        FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y124        FDPE (Prop_fdpe_C_Q)         0.091     1.481 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.147     1.628    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X99Y123        FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.329     1.637    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y123        FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.235     1.402    
    SLICE_X99Y123        FDCE (Remov_fdce_C_CLR)     -0.107     1.295    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.091ns (35.369%)  route 0.166ns (64.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.291     1.389    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDPE (Prop_fdpe_C_Q)         0.091     1.480 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.166     1.646    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X106Y124       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X106Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.210     1.395    
    SLICE_X106Y124       FDPE (Remov_fdpe_C_PRE)     -0.110     1.285    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  D_LVDS_DCLK
  To Clock:  D_LVDS_DCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U52/COUNTER_REGISTER_reg[24]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.836ns  (logic 0.622ns (21.931%)  route 2.214ns (78.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 15.290 - 11.250 ) 
    Source Clock Delay      (SCD):    4.544ns = ( 9.544 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.593     9.544    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y14         RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.166 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         2.214    12.380    U52/doutb[0]
    SLICE_X81Y53         FDCE                                         f  U52/COUNTER_REGISTER_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.317    15.290    U52/lopt
    SLICE_X81Y53         FDCE                                         r  U52/COUNTER_REGISTER_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.243    15.533    
                         clock uncertainty           -0.035    15.498    
    SLICE_X81Y53         FDCE (Recov_fdce_C_CLR)     -0.208    15.290    U52/COUNTER_REGISTER_reg[24]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U52/COUNTER_REGISTER_reg[25]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.836ns  (logic 0.622ns (21.931%)  route 2.214ns (78.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 15.290 - 11.250 ) 
    Source Clock Delay      (SCD):    4.544ns = ( 9.544 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.593     9.544    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y14         RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.166 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         2.214    12.380    U52/doutb[0]
    SLICE_X81Y53         FDCE                                         f  U52/COUNTER_REGISTER_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.317    15.290    U52/lopt
    SLICE_X81Y53         FDCE                                         r  U52/COUNTER_REGISTER_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.243    15.533    
                         clock uncertainty           -0.035    15.498    
    SLICE_X81Y53         FDCE (Recov_fdce_C_CLR)     -0.208    15.290    U52/COUNTER_REGISTER_reg[25]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U52/COUNTER_REGISTER_reg[26]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.836ns  (logic 0.622ns (21.931%)  route 2.214ns (78.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 15.290 - 11.250 ) 
    Source Clock Delay      (SCD):    4.544ns = ( 9.544 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.593     9.544    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y14         RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.166 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         2.214    12.380    U52/doutb[0]
    SLICE_X81Y53         FDCE                                         f  U52/COUNTER_REGISTER_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.317    15.290    U52/lopt
    SLICE_X81Y53         FDCE                                         r  U52/COUNTER_REGISTER_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.243    15.533    
                         clock uncertainty           -0.035    15.498    
    SLICE_X81Y53         FDCE (Recov_fdce_C_CLR)     -0.208    15.290    U52/COUNTER_REGISTER_reg[26]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U52/COUNTER_REGISTER_reg[27]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.836ns  (logic 0.622ns (21.931%)  route 2.214ns (78.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 15.290 - 11.250 ) 
    Source Clock Delay      (SCD):    4.544ns = ( 9.544 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.593     9.544    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y14         RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.166 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         2.214    12.380    U52/doutb[0]
    SLICE_X81Y53         FDCE                                         f  U52/COUNTER_REGISTER_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.317    15.290    U52/lopt
    SLICE_X81Y53         FDCE                                         r  U52/COUNTER_REGISTER_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.243    15.533    
                         clock uncertainty           -0.035    15.498    
    SLICE_X81Y53         FDCE (Recov_fdce_C_CLR)     -0.208    15.290    U52/COUNTER_REGISTER_reg[27]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U52/COUNTER_REGISTER_reg[28]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.769ns  (logic 0.622ns (22.463%)  route 2.147ns (77.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 15.290 - 11.250 ) 
    Source Clock Delay      (SCD):    4.544ns = ( 9.544 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.593     9.544    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y14         RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.166 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         2.147    12.313    U52/doutb[0]
    SLICE_X81Y54         FDCE                                         f  U52/COUNTER_REGISTER_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.317    15.290    U52/lopt
    SLICE_X81Y54         FDCE                                         r  U52/COUNTER_REGISTER_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.243    15.533    
                         clock uncertainty           -0.035    15.498    
    SLICE_X81Y54         FDCE (Recov_fdce_C_CLR)     -0.208    15.290    U52/COUNTER_REGISTER_reg[28]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U52/COUNTER_REGISTER_reg[29]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.769ns  (logic 0.622ns (22.463%)  route 2.147ns (77.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 15.290 - 11.250 ) 
    Source Clock Delay      (SCD):    4.544ns = ( 9.544 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.593     9.544    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y14         RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.166 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         2.147    12.313    U52/doutb[0]
    SLICE_X81Y54         FDCE                                         f  U52/COUNTER_REGISTER_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.317    15.290    U52/lopt
    SLICE_X81Y54         FDCE                                         r  U52/COUNTER_REGISTER_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.243    15.533    
                         clock uncertainty           -0.035    15.498    
    SLICE_X81Y54         FDCE (Recov_fdce_C_CLR)     -0.208    15.290    U52/COUNTER_REGISTER_reg[29]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U52/COUNTER_REGISTER_reg[30]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.769ns  (logic 0.622ns (22.463%)  route 2.147ns (77.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 15.290 - 11.250 ) 
    Source Clock Delay      (SCD):    4.544ns = ( 9.544 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.593     9.544    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y14         RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.166 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         2.147    12.313    U52/doutb[0]
    SLICE_X81Y54         FDCE                                         f  U52/COUNTER_REGISTER_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.317    15.290    U52/lopt
    SLICE_X81Y54         FDCE                                         r  U52/COUNTER_REGISTER_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.243    15.533    
                         clock uncertainty           -0.035    15.498    
    SLICE_X81Y54         FDCE (Recov_fdce_C_CLR)     -0.208    15.290    U52/COUNTER_REGISTER_reg[30]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U52/COUNTER_REGISTER_reg[31]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.769ns  (logic 0.622ns (22.463%)  route 2.147ns (77.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 15.290 - 11.250 ) 
    Source Clock Delay      (SCD):    4.544ns = ( 9.544 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.593     9.544    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y14         RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.166 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         2.147    12.313    U52/doutb[0]
    SLICE_X81Y54         FDCE                                         f  U52/COUNTER_REGISTER_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.317    15.290    U52/lopt
    SLICE_X81Y54         FDCE                                         r  U52/COUNTER_REGISTER_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.243    15.533    
                         clock uncertainty           -0.035    15.498    
    SLICE_X81Y54         FDCE (Recov_fdce_C_CLR)     -0.208    15.290    U52/COUNTER_REGISTER_reg[31]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.956ns  (logic 0.228ns (7.714%)  route 2.728ns (92.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 15.163 - 11.250 ) 
    Source Clock Delay      (SCD):    4.220ns = ( 9.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.269     9.220    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X100Y122       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y122       FDPE (Prop_fdpe_C_Q)         0.228     9.448 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=49, routed)          2.728    12.176    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X103Y123       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.190    15.163    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/lopt
    SLICE_X103Y123       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.314    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X103Y123       FDCE (Recov_fdce_C_CLR)     -0.208    15.234    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        2.956ns  (logic 0.228ns (7.714%)  route 2.728ns (92.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 15.163 - 11.250 ) 
    Source Clock Delay      (SCD):    4.220ns = ( 9.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.269     9.220    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X100Y122       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y122       FDPE (Prop_fdpe_C_Q)         0.228     9.448 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=49, routed)          2.728    12.176    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X103Y123       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        1.190    15.163    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/lopt
    SLICE_X103Y123       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.314    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X103Y123       FDCE (Recov_fdce_C_CLR)     -0.208    15.234    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  3.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/InternalCounter_reg[10]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.337ns  (logic 0.112ns (33.201%)  route 0.225ns (66.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 7.388 - 5.000 ) 
    Source Clock Delay      (SCD):    1.943ns = ( 6.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.633     6.943    U9/xpm_cdc_async_rst_inst/lopt
    SLICE_X88Y50         FDPE                                         r  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.112     7.055 f  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=64, routed)          0.225     7.280    U9/InternalReset
    SLICE_X94Y49         FDCE                                         f  U9/InternalCounter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.926     7.388    U9/lopt
    SLICE_X94Y49         FDCE                                         r  U9/InternalCounter_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.208    
    SLICE_X94Y49         FDCE (Remov_fdce_C_CLR)     -0.080     7.128    U9/InternalCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.128    
                         arrival time                           7.280    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/InternalCounter_reg[11]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.337ns  (logic 0.112ns (33.201%)  route 0.225ns (66.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 7.388 - 5.000 ) 
    Source Clock Delay      (SCD):    1.943ns = ( 6.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.633     6.943    U9/xpm_cdc_async_rst_inst/lopt
    SLICE_X88Y50         FDPE                                         r  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.112     7.055 f  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=64, routed)          0.225     7.280    U9/InternalReset
    SLICE_X94Y49         FDCE                                         f  U9/InternalCounter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.926     7.388    U9/lopt
    SLICE_X94Y49         FDCE                                         r  U9/InternalCounter_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.208    
    SLICE_X94Y49         FDCE (Remov_fdce_C_CLR)     -0.080     7.128    U9/InternalCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.128    
                         arrival time                           7.280    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/InternalCounter_reg[8]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.337ns  (logic 0.112ns (33.201%)  route 0.225ns (66.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 7.388 - 5.000 ) 
    Source Clock Delay      (SCD):    1.943ns = ( 6.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.633     6.943    U9/xpm_cdc_async_rst_inst/lopt
    SLICE_X88Y50         FDPE                                         r  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.112     7.055 f  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=64, routed)          0.225     7.280    U9/InternalReset
    SLICE_X94Y49         FDCE                                         f  U9/InternalCounter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.926     7.388    U9/lopt
    SLICE_X94Y49         FDCE                                         r  U9/InternalCounter_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.208    
    SLICE_X94Y49         FDCE (Remov_fdce_C_CLR)     -0.080     7.128    U9/InternalCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -7.128    
                         arrival time                           7.280    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/InternalCounter_reg[9]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.337ns  (logic 0.112ns (33.201%)  route 0.225ns (66.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 7.388 - 5.000 ) 
    Source Clock Delay      (SCD):    1.943ns = ( 6.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.633     6.943    U9/xpm_cdc_async_rst_inst/lopt
    SLICE_X88Y50         FDPE                                         r  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.112     7.055 f  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=64, routed)          0.225     7.280    U9/InternalReset
    SLICE_X94Y49         FDCE                                         f  U9/InternalCounter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.926     7.388    U9/lopt
    SLICE_X94Y49         FDCE                                         r  U9/InternalCounter_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.208    
    SLICE_X94Y49         FDCE (Remov_fdce_C_CLR)     -0.080     7.128    U9/InternalCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -7.128    
                         arrival time                           7.280    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        1.346ns  (logic 0.098ns (7.280%)  route 1.248ns (92.720%))
  Logic Levels:           0  
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 8.411 - 5.000 ) 
    Source Clock Delay      (SCD):    1.982ns = ( 6.982 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.672     6.982    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X96Y25         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDPE (Prop_fdpe_C_Q)         0.098     7.080 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           1.248     8.328    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X94Y23         FDPE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.998     7.460    iD_LVDS_DCLK_BUFG
    SLICE_X92Y97         LUT1 (Prop_lut1_I0_O)        0.035     7.495 r  xpm_cdc_single_inst_i_1/O
                         net (fo=36, routed)          0.916     8.411    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X94Y23         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.152     8.258    
    SLICE_X94Y23         FDPE (Remov_fdpe_C_PRE)     -0.090     8.168    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -8.168    
                         arrival time                           8.328    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        1.346ns  (logic 0.098ns (7.280%)  route 1.248ns (92.720%))
  Logic Levels:           0  
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 8.411 - 5.000 ) 
    Source Clock Delay      (SCD):    1.982ns = ( 6.982 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.672     6.982    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X96Y25         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDPE (Prop_fdpe_C_Q)         0.098     7.080 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           1.248     8.328    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X94Y23         FDPE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.998     7.460    iD_LVDS_DCLK_BUFG
    SLICE_X92Y97         LUT1 (Prop_lut1_I0_O)        0.035     7.495 r  xpm_cdc_single_inst_i_1/O
                         net (fo=36, routed)          0.916     8.411    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X94Y23         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.152     8.258    
    SLICE_X94Y23         FDPE (Remov_fdpe_C_PRE)     -0.090     8.168    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -8.168    
                         arrival time                           8.328    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/InternalCounter_reg[4]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.345ns  (logic 0.112ns (32.472%)  route 0.233ns (67.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 7.388 - 5.000 ) 
    Source Clock Delay      (SCD):    1.943ns = ( 6.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.633     6.943    U9/xpm_cdc_async_rst_inst/lopt
    SLICE_X88Y50         FDPE                                         r  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.112     7.055 f  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=64, routed)          0.233     7.288    U9/InternalReset
    SLICE_X94Y48         FDCE                                         f  U9/InternalCounter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.926     7.388    U9/lopt
    SLICE_X94Y48         FDCE                                         r  U9/InternalCounter_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.208    
    SLICE_X94Y48         FDCE (Remov_fdce_C_CLR)     -0.080     7.128    U9/InternalCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.128    
                         arrival time                           7.288    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/InternalCounter_reg[5]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.345ns  (logic 0.112ns (32.472%)  route 0.233ns (67.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 7.388 - 5.000 ) 
    Source Clock Delay      (SCD):    1.943ns = ( 6.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.633     6.943    U9/xpm_cdc_async_rst_inst/lopt
    SLICE_X88Y50         FDPE                                         r  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.112     7.055 f  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=64, routed)          0.233     7.288    U9/InternalReset
    SLICE_X94Y48         FDCE                                         f  U9/InternalCounter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.926     7.388    U9/lopt
    SLICE_X94Y48         FDCE                                         r  U9/InternalCounter_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.208    
    SLICE_X94Y48         FDCE (Remov_fdce_C_CLR)     -0.080     7.128    U9/InternalCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.128    
                         arrival time                           7.288    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/InternalCounter_reg[6]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.345ns  (logic 0.112ns (32.472%)  route 0.233ns (67.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 7.388 - 5.000 ) 
    Source Clock Delay      (SCD):    1.943ns = ( 6.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.633     6.943    U9/xpm_cdc_async_rst_inst/lopt
    SLICE_X88Y50         FDPE                                         r  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.112     7.055 f  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=64, routed)          0.233     7.288    U9/InternalReset
    SLICE_X94Y48         FDCE                                         f  U9/InternalCounter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.926     7.388    U9/lopt
    SLICE_X94Y48         FDCE                                         r  U9/InternalCounter_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.208    
    SLICE_X94Y48         FDCE (Remov_fdce_C_CLR)     -0.080     7.128    U9/InternalCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.128    
                         arrival time                           7.288    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U9/InternalCounter_reg[7]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.345ns  (logic 0.112ns (32.472%)  route 0.233ns (67.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 7.388 - 5.000 ) 
    Source Clock Delay      (SCD):    1.943ns = ( 6.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.633     6.943    U9/xpm_cdc_async_rst_inst/lopt
    SLICE_X88Y50         FDPE                                         r  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDPE (Prop_fdpe_C_Q)         0.112     7.055 f  U9/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=64, routed)          0.233     7.288    U9/InternalReset
    SLICE_X94Y48         FDCE                                         f  U9/InternalCounter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6263, routed)        0.926     7.388    U9/lopt
    SLICE_X94Y48         FDCE                                         r  U9/InternalCounter_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.208    
    SLICE_X94Y48         FDCE (Remov_fdce_C_CLR)     -0.080     7.128    U9/InternalCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -7.128    
                         arrival time                           7.288    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ftdi
  To Clock:  clk_ftdi

Setup :            0  Failing Endpoints,  Worst Slack        8.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.223ns (20.406%)  route 0.870ns (79.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.610     4.625    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y26         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y26         FDPE (Prop_fdpe_C_Q)         0.223     4.848 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.870     5.718    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X93Y26         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.478    14.253    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X93Y26         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.351    14.604    
                         clock uncertainty           -0.035    14.569    
    SLICE_X93Y26         FDCE (Recov_fdce_C_CLR)     -0.212    14.357    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.223ns (20.406%)  route 0.870ns (79.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.610     4.625    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y26         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y26         FDPE (Prop_fdpe_C_Q)         0.223     4.848 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.870     5.718    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X93Y26         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.478    14.253    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X93Y26         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.351    14.604    
                         clock uncertainty           -0.035    14.569    
    SLICE_X93Y26         FDCE (Recov_fdce_C_CLR)     -0.212    14.357    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.223ns (20.406%)  route 0.870ns (79.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.610     4.625    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y26         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y26         FDPE (Prop_fdpe_C_Q)         0.223     4.848 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.870     5.718    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X93Y26         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.478    14.253    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X93Y26         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.351    14.604    
                         clock uncertainty           -0.035    14.569    
    SLICE_X93Y26         FDCE (Recov_fdce_C_CLR)     -0.212    14.357    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.223ns (20.406%)  route 0.870ns (79.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.610     4.625    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y26         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y26         FDPE (Prop_fdpe_C_Q)         0.223     4.848 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.870     5.718    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X93Y26         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.478    14.253    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X93Y26         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.351    14.604    
                         clock uncertainty           -0.035    14.569    
    SLICE_X93Y26         FDCE (Recov_fdce_C_CLR)     -0.212    14.357    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.259ns (26.584%)  route 0.715ns (73.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.617     4.632    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y30         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y30         FDPE (Prop_fdpe_C_Q)         0.259     4.891 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.715     5.606    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X97Y31         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.484    14.259    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X97Y31         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/C
                         clock pessimism              0.351    14.610    
                         clock uncertainty           -0.035    14.575    
    SLICE_X97Y31         FDCE (Recov_fdce_C_CLR)     -0.212    14.363    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.259ns (26.584%)  route 0.715ns (73.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.617     4.632    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y30         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y30         FDPE (Prop_fdpe_C_Q)         0.259     4.891 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.715     5.606    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X97Y31         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.484    14.259    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X97Y31         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/C
                         clock pessimism              0.351    14.610    
                         clock uncertainty           -0.035    14.575    
    SLICE_X97Y31         FDCE (Recov_fdce_C_CLR)     -0.212    14.363    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.840ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.204ns (22.467%)  route 0.704ns (77.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.508     4.523    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y60        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.204     4.727 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         0.704     5.431    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X108Y45        FDPE                                         f  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.546    14.321    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X108Y45        FDPE                                         r  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.255    14.576    
                         clock uncertainty           -0.035    14.541    
    SLICE_X108Y45        FDPE (Recov_fdpe_C_PRE)     -0.270    14.271    USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  8.840    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.204ns (22.467%)  route 0.704ns (77.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.508     4.523    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y60        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.204     4.727 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         0.704     5.431    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X108Y45        FDCE                                         f  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.546    14.321    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X108Y45        FDCE                                         r  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.255    14.576    
                         clock uncertainty           -0.035    14.541    
    SLICE_X108Y45        FDCE (Recov_fdce_C_CLR)     -0.237    14.304    USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.204ns (22.467%)  route 0.704ns (77.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.508     4.523    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y60        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.204     4.727 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         0.704     5.431    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X108Y45        FDCE                                         f  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.546    14.321    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X108Y45        FDCE                                         r  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.255    14.576    
                         clock uncertainty           -0.035    14.541    
    SLICE_X108Y45        FDCE (Recov_fdce_C_CLR)     -0.237    14.304    USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.204ns (22.467%)  route 0.704ns (77.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.508     4.523    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y60        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.204     4.727 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         0.704     5.431    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X108Y45        FDCE                                         f  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.546    14.321    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X108Y45        FDCE                                         r  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.255    14.576    
                         clock uncertainty           -0.035    14.541    
    SLICE_X108Y45        FDCE (Recov_fdce_C_CLR)     -0.237    14.304    USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  8.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.091ns (20.776%)  route 0.347ns (79.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.662     1.908    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y60        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.091     1.999 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         0.347     2.346    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X108Y45        FDCE                                         f  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.956     2.441    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X108Y45        FDCE                                         r  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.267     2.174    
    SLICE_X108Y45        FDCE (Remov_fdce_C_CLR)     -0.088     2.086    USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.091ns (20.776%)  route 0.347ns (79.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.662     1.908    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y60        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.091     1.999 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         0.347     2.346    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X108Y45        FDCE                                         f  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.956     2.441    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X108Y45        FDCE                                         r  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.267     2.174    
    SLICE_X108Y45        FDCE (Remov_fdce_C_CLR)     -0.088     2.086    USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.091ns (20.776%)  route 0.347ns (79.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.662     1.908    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y60        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.091     1.999 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         0.347     2.346    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X108Y45        FDCE                                         f  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.956     2.441    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X108Y45        FDCE                                         r  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.267     2.174    
    SLICE_X108Y45        FDCE (Remov_fdce_C_CLR)     -0.088     2.086    USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.091ns (20.776%)  route 0.347ns (79.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.662     1.908    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X106Y60        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDRE (Prop_fdre_C_Q)         0.091     1.999 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         0.347     2.346    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X108Y45        FDPE                                         f  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.956     2.441    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X108Y45        FDPE                                         r  USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.267     2.174    
    SLICE_X108Y45        FDPE (Remov_fdpe_C_PRE)     -0.090     2.084    USBInterface/Inst_ft600_fifo245_core/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.091ns (46.877%)  route 0.103ns (53.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y28         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y28         FDPE (Prop_fdpe_C_Q)         0.091     2.012 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.103     2.115    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X97Y29         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.914     2.399    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X97Y29         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.465     1.934    
    SLICE_X97Y29         FDCE (Remov_fdce_C_CLR)     -0.107     1.827    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.058%)  route 0.142ns (60.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y28         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y28         FDPE (Prop_fdpe_C_Q)         0.091     2.012 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.142     2.154    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y30         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.915     2.400    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y30         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.465     1.935    
    SLICE_X98Y30         FDCE (Remov_fdce_C_CLR)     -0.088     1.847    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.058%)  route 0.142ns (60.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y28         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y28         FDPE (Prop_fdpe_C_Q)         0.091     2.012 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.142     2.154    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y30         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.915     2.400    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y30         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.465     1.935    
    SLICE_X98Y30         FDCE (Remov_fdce_C_CLR)     -0.088     1.847    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.058%)  route 0.142ns (60.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y28         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y28         FDPE (Prop_fdpe_C_Q)         0.091     2.012 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.142     2.154    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y30         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.915     2.400    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y30         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.465     1.935    
    SLICE_X98Y30         FDPE (Remov_fdpe_C_PRE)     -0.090     1.845    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.058%)  route 0.142ns (60.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y28         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y28         FDPE (Prop_fdpe_C_Q)         0.091     2.012 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.142     2.154    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y30         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.915     2.400    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y30         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.465     1.935    
    SLICE_X98Y30         FDPE (Remov_fdpe_C_PRE)     -0.090     1.845    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.058%)  route 0.142ns (60.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y28         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y28         FDPE (Prop_fdpe_C_Q)         0.091     2.012 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.142     2.154    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y30         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.915     2.400    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y30         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.465     1.935    
    SLICE_X98Y30         FDPE (Remov_fdpe_C_PRE)     -0.090     1.845    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.309    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.840ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.031ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.213ns  (logic 0.266ns (5.102%)  route 4.947ns (94.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.890    38.074    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.043    38.117 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.058    39.175    adcs/ADCreset
    SLICE_X97Y107        FDCE                                         f  adcs/aaprog.reset_sm_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X97Y107        FDCE                                         r  adcs/aaprog.reset_sm_reg[0]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X97Y107        FDCE (Recov_fdce_C_CLR)     -0.212    46.206    adcs/aaprog.reset_sm_reg[0]
  -------------------------------------------------------------------
                         required time                         46.206    
                         arrival time                         -39.175    
  -------------------------------------------------------------------
                         slack                                  7.031    

Slack (MET) :             7.031ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.213ns  (logic 0.266ns (5.102%)  route 4.947ns (94.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.890    38.074    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.043    38.117 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.058    39.175    adcs/ADCreset
    SLICE_X97Y107        FDCE                                         f  adcs/aaprog.reset_sm_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X97Y107        FDCE                                         r  adcs/aaprog.reset_sm_reg[1]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X97Y107        FDCE (Recov_fdce_C_CLR)     -0.212    46.206    adcs/aaprog.reset_sm_reg[1]
  -------------------------------------------------------------------
                         required time                         46.206    
                         arrival time                         -39.175    
  -------------------------------------------------------------------
                         slack                                  7.031    

Slack (MET) :             7.031ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.213ns  (logic 0.266ns (5.102%)  route 4.947ns (94.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.890    38.074    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.043    38.117 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.058    39.175    adcs/ADCreset
    SLICE_X97Y107        FDCE                                         f  adcs/aaprog.reset_sm_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X97Y107        FDCE                                         r  adcs/aaprog.reset_sm_reg[2]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X97Y107        FDCE (Recov_fdce_C_CLR)     -0.212    46.206    adcs/aaprog.reset_sm_reg[2]
  -------------------------------------------------------------------
                         required time                         46.206    
                         arrival time                         -39.175    
  -------------------------------------------------------------------
                         slack                                  7.031    

Slack (MET) :             7.031ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.213ns  (logic 0.266ns (5.102%)  route 4.947ns (94.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.890    38.074    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.043    38.117 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.058    39.175    adcs/ADCreset
    SLICE_X97Y107        FDCE                                         f  adcs/aaprog.reset_sm_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X97Y107        FDCE                                         r  adcs/aaprog.reset_sm_reg[3]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X97Y107        FDCE (Recov_fdce_C_CLR)     -0.212    46.206    adcs/aaprog.reset_sm_reg[3]
  -------------------------------------------------------------------
                         required time                         46.206    
                         arrival time                         -39.175    
  -------------------------------------------------------------------
                         slack                                  7.031    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.197ns  (logic 0.266ns (5.119%)  route 4.931ns (94.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.890    38.074    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.043    38.117 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.041    39.158    adcs/ADCreset
    SLICE_X94Y108        FDCE                                         f  adcs/aaprog.SMID_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X94Y108        FDCE                                         r  adcs/aaprog.SMID_reg[28]/C
                         clock pessimism              0.232    46.570    
                         clock uncertainty           -0.154    46.416    
    SLICE_X94Y108        FDCE (Recov_fdce_C_CLR)     -0.154    46.262    adcs/aaprog.SMID_reg[28]
  -------------------------------------------------------------------
                         required time                         46.262    
                         arrival time                         -39.158    
  -------------------------------------------------------------------
                         slack                                  7.104    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.197ns  (logic 0.266ns (5.119%)  route 4.931ns (94.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.890    38.074    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.043    38.117 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.041    39.158    adcs/ADCreset
    SLICE_X94Y108        FDCE                                         f  adcs/aaprog.SMID_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X94Y108        FDCE                                         r  adcs/aaprog.SMID_reg[29]/C
                         clock pessimism              0.232    46.570    
                         clock uncertainty           -0.154    46.416    
    SLICE_X94Y108        FDCE (Recov_fdce_C_CLR)     -0.154    46.262    adcs/aaprog.SMID_reg[29]
  -------------------------------------------------------------------
                         required time                         46.262    
                         arrival time                         -39.158    
  -------------------------------------------------------------------
                         slack                                  7.104    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.197ns  (logic 0.266ns (5.119%)  route 4.931ns (94.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.890    38.074    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.043    38.117 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.041    39.158    adcs/ADCreset
    SLICE_X94Y108        FDCE                                         f  adcs/aaprog.SMID_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X94Y108        FDCE                                         r  adcs/aaprog.SMID_reg[30]/C
                         clock pessimism              0.232    46.570    
                         clock uncertainty           -0.154    46.416    
    SLICE_X94Y108        FDCE (Recov_fdce_C_CLR)     -0.154    46.262    adcs/aaprog.SMID_reg[30]
  -------------------------------------------------------------------
                         required time                         46.262    
                         arrival time                         -39.158    
  -------------------------------------------------------------------
                         slack                                  7.104    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.197ns  (logic 0.266ns (5.119%)  route 4.931ns (94.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.890    38.074    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.043    38.117 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.041    39.158    adcs/ADCreset
    SLICE_X94Y108        FDCE                                         f  adcs/aaprog.SMID_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X94Y108        FDCE                                         r  adcs/aaprog.SMID_reg[31]/C
                         clock pessimism              0.232    46.570    
                         clock uncertainty           -0.154    46.416    
    SLICE_X94Y108        FDCE (Recov_fdce_C_CLR)     -0.154    46.262    adcs/aaprog.SMID_reg[31]
  -------------------------------------------------------------------
                         required time                         46.262    
                         arrival time                         -39.158    
  -------------------------------------------------------------------
                         slack                                  7.104    

Slack (MET) :             7.114ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.187ns  (logic 0.266ns (5.128%)  route 4.921ns (94.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.890    38.074    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.043    38.117 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.032    39.149    adcs/ADCreset
    SLICE_X94Y107        FDCE                                         f  adcs/aaprog.SMID_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X94Y107        FDCE                                         r  adcs/aaprog.SMID_reg[24]/C
                         clock pessimism              0.232    46.571    
                         clock uncertainty           -0.154    46.417    
    SLICE_X94Y107        FDCE (Recov_fdce_C_CLR)     -0.154    46.263    adcs/aaprog.SMID_reg[24]
  -------------------------------------------------------------------
                         required time                         46.263    
                         arrival time                         -39.149    
  -------------------------------------------------------------------
                         slack                                  7.114    

Slack (MET) :             7.114ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        5.187ns  (logic 0.266ns (5.128%)  route 4.921ns (94.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 33.962 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.282    33.962    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.223    34.185 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.890    38.074    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.043    38.117 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.032    39.149    adcs/ADCreset
    SLICE_X94Y107        FDCE                                         f  adcs/aaprog.SMID_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X94Y107        FDCE                                         r  adcs/aaprog.SMID_reg[25]/C
                         clock pessimism              0.232    46.571    
                         clock uncertainty           -0.154    46.417    
    SLICE_X94Y107        FDCE (Recov_fdce_C_CLR)     -0.154    46.263    adcs/aaprog.SMID_reg[25]
  -------------------------------------------------------------------
                         required time                         46.263    
                         arrival time                         -39.149    
  -------------------------------------------------------------------
                         slack                                  7.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[16]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.128ns (4.824%)  route 2.526ns (95.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.152     3.893    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.028     3.921 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.374     4.295    adcs/ADCreset
    SLICE_X94Y105        FDCE                                         f  adcs/aaprog.SMID_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X94Y105        FDCE                                         r  adcs/aaprog.SMID_reg[16]/C
                         clock pessimism             -0.237     3.351    
                         clock uncertainty            0.154     3.505    
    SLICE_X94Y105        FDCE (Remov_fdce_C_CLR)     -0.050     3.455    adcs/aaprog.SMID_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           4.295    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[17]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.128ns (4.824%)  route 2.526ns (95.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.152     3.893    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.028     3.921 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.374     4.295    adcs/ADCreset
    SLICE_X94Y105        FDCE                                         f  adcs/aaprog.SMID_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X94Y105        FDCE                                         r  adcs/aaprog.SMID_reg[17]/C
                         clock pessimism             -0.237     3.351    
                         clock uncertainty            0.154     3.505    
    SLICE_X94Y105        FDCE (Remov_fdce_C_CLR)     -0.050     3.455    adcs/aaprog.SMID_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           4.295    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[18]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.128ns (4.824%)  route 2.526ns (95.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.152     3.893    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.028     3.921 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.374     4.295    adcs/ADCreset
    SLICE_X94Y105        FDCE                                         f  adcs/aaprog.SMID_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X94Y105        FDCE                                         r  adcs/aaprog.SMID_reg[18]/C
                         clock pessimism             -0.237     3.351    
                         clock uncertainty            0.154     3.505    
    SLICE_X94Y105        FDCE (Remov_fdce_C_CLR)     -0.050     3.455    adcs/aaprog.SMID_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           4.295    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[19]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.128ns (4.824%)  route 2.526ns (95.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.152     3.893    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.028     3.921 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.374     4.295    adcs/ADCreset
    SLICE_X94Y105        FDCE                                         f  adcs/aaprog.SMID_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X94Y105        FDCE                                         r  adcs/aaprog.SMID_reg[19]/C
                         clock pessimism             -0.237     3.351    
                         clock uncertainty            0.154     3.505    
    SLICE_X94Y105        FDCE (Remov_fdce_C_CLR)     -0.050     3.455    adcs/aaprog.SMID_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           4.295    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[10]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.128ns (4.715%)  route 2.587ns (95.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.152     3.893    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.028     3.921 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.435     4.356    adcs/ADCreset
    SLICE_X94Y103        FDCE                                         f  adcs/aaprog.SMID_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X94Y103        FDCE                                         r  adcs/aaprog.SMID_reg[10]/C
                         clock pessimism             -0.237     3.351    
                         clock uncertainty            0.154     3.505    
    SLICE_X94Y103        FDCE (Remov_fdce_C_CLR)     -0.050     3.455    adcs/aaprog.SMID_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           4.356    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[11]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.128ns (4.715%)  route 2.587ns (95.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.152     3.893    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.028     3.921 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.435     4.356    adcs/ADCreset
    SLICE_X94Y103        FDCE                                         f  adcs/aaprog.SMID_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X94Y103        FDCE                                         r  adcs/aaprog.SMID_reg[11]/C
                         clock pessimism             -0.237     3.351    
                         clock uncertainty            0.154     3.505    
    SLICE_X94Y103        FDCE (Remov_fdce_C_CLR)     -0.050     3.455    adcs/aaprog.SMID_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           4.356    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[8]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.128ns (4.715%)  route 2.587ns (95.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.152     3.893    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.028     3.921 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.435     4.356    adcs/ADCreset
    SLICE_X94Y103        FDCE                                         f  adcs/aaprog.SMID_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X94Y103        FDCE                                         r  adcs/aaprog.SMID_reg[8]/C
                         clock pessimism             -0.237     3.351    
                         clock uncertainty            0.154     3.505    
    SLICE_X94Y103        FDCE (Remov_fdce_C_CLR)     -0.050     3.455    adcs/aaprog.SMID_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           4.356    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[9]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.128ns (4.715%)  route 2.587ns (95.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.152     3.893    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.028     3.921 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.435     4.356    adcs/ADCreset
    SLICE_X94Y103        FDCE                                         f  adcs/aaprog.SMID_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X94Y103        FDCE                                         r  adcs/aaprog.SMID_reg[9]/C
                         clock pessimism             -0.237     3.351    
                         clock uncertainty            0.154     3.505    
    SLICE_X94Y103        FDCE (Remov_fdce_C_CLR)     -0.050     3.455    adcs/aaprog.SMID_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           4.356    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.128ns (4.697%)  route 2.597ns (95.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.152     3.893    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.028     3.921 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.446     4.366    adcs/ADCreset
    SLICE_X94Y102        FDCE                                         f  adcs/aaprog.SMID_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.782     3.590    adcs/dcm_ref_n_2
    SLICE_X94Y102        FDCE                                         r  adcs/aaprog.SMID_reg[4]/C
                         clock pessimism             -0.237     3.352    
                         clock uncertainty            0.154     3.506    
    SLICE_X94Y102        FDCE (Remov_fdce_C_CLR)     -0.050     3.456    adcs/aaprog.SMID_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.456    
                         arrival time                           4.366    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[5]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.128ns (4.697%)  route 2.597ns (95.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X100Y139       FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y139       FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.152     3.893    CDCE0/CK_CONFIG_DONE
    SLICE_X97Y105        LUT1 (Prop_lut1_I0_O)        0.028     3.921 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.446     4.366    adcs/ADCreset
    SLICE_X94Y102        FDCE                                         f  adcs/aaprog.SMID_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.782     3.590    adcs/dcm_ref_n_2
    SLICE_X94Y102        FDCE                                         r  adcs/aaprog.SMID_reg[5]/C
                         clock pessimism             -0.237     3.352    
                         clock uncertainty            0.154     3.506    
    SLICE_X94Y102        FDCE (Remov_fdce_C_CLR)     -0.050     3.456    adcs/aaprog.SMID_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.456    
                         arrival time                           4.366    
  -------------------------------------------------------------------
                         slack                                  0.910    





