Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue May  3 13:18:22 2022
| Host         : PC-636 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.374        0.000                      0                   78        0.223        0.000                      0                   78        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.374        0.000                      0                   78        0.223        0.000                      0                   78        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.828ns (19.898%)  route 3.333ns (80.102%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.631     5.183    driver_seg_8/clk_en0/CLK
    SLICE_X0Y32          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.140     6.779    driver_seg_8/clk_en0/s_cnt_local_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     6.903 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.808     7.711    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     7.835 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.544     8.380    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.504 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.840     9.344    driver_seg_8/clk_en0/clear
    SLICE_X0Y32          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.886    driver_seg_8/clk_en0/CLK
    SLICE_X0Y32          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[0]/C
                         clock pessimism              0.297    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X0Y32          FDRE (Setup_fdre_C_R)       -0.429    14.718    driver_seg_8/clk_en0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.828ns (19.898%)  route 3.333ns (80.102%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.631     5.183    driver_seg_8/clk_en0/CLK
    SLICE_X0Y32          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.140     6.779    driver_seg_8/clk_en0/s_cnt_local_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     6.903 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.808     7.711    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     7.835 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.544     8.380    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.504 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.840     9.344    driver_seg_8/clk_en0/clear
    SLICE_X0Y32          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.886    driver_seg_8/clk_en0/CLK
    SLICE_X0Y32          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[1]/C
                         clock pessimism              0.297    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X0Y32          FDRE (Setup_fdre_C_R)       -0.429    14.718    driver_seg_8/clk_en0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.828ns (19.898%)  route 3.333ns (80.102%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.631     5.183    driver_seg_8/clk_en0/CLK
    SLICE_X0Y32          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.140     6.779    driver_seg_8/clk_en0/s_cnt_local_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     6.903 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.808     7.711    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     7.835 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.544     8.380    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.504 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.840     9.344    driver_seg_8/clk_en0/clear
    SLICE_X0Y32          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.886    driver_seg_8/clk_en0/CLK
    SLICE_X0Y32          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[2]/C
                         clock pessimism              0.297    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X0Y32          FDRE (Setup_fdre_C_R)       -0.429    14.718    driver_seg_8/clk_en0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.828ns (19.898%)  route 3.333ns (80.102%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.631     5.183    driver_seg_8/clk_en0/CLK
    SLICE_X0Y32          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.140     6.779    driver_seg_8/clk_en0/s_cnt_local_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     6.903 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.808     7.711    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     7.835 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.544     8.380    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.504 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.840     9.344    driver_seg_8/clk_en0/clear
    SLICE_X0Y32          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.886    driver_seg_8/clk_en0/CLK
    SLICE_X0Y32          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism              0.297    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X0Y32          FDRE (Setup_fdre_C_R)       -0.429    14.718    driver_seg_8/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.402%)  route 3.230ns (79.598%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.631     5.183    driver_seg_8/clk_en0/CLK
    SLICE_X0Y32          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.140     6.779    driver_seg_8/clk_en0/s_cnt_local_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     6.903 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.808     7.711    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     7.835 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.544     8.380    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.504 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.737     9.241    driver_seg_8/clk_en0/clear
    SLICE_X0Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.520    14.892    driver_seg_8/clk_en0/CLK
    SLICE_X0Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X0Y39          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_8/clk_en0/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.402%)  route 3.230ns (79.598%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.631     5.183    driver_seg_8/clk_en0/CLK
    SLICE_X0Y32          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.140     6.779    driver_seg_8/clk_en0/s_cnt_local_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     6.903 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.808     7.711    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     7.835 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.544     8.380    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.504 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.737     9.241    driver_seg_8/clk_en0/clear
    SLICE_X0Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.520    14.892    driver_seg_8/clk_en0/CLK
    SLICE_X0Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[29]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X0Y39          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_8/clk_en0/s_cnt_local_reg[29]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.402%)  route 3.230ns (79.598%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.631     5.183    driver_seg_8/clk_en0/CLK
    SLICE_X0Y32          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.140     6.779    driver_seg_8/clk_en0/s_cnt_local_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     6.903 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.808     7.711    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     7.835 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.544     8.380    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.504 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.737     9.241    driver_seg_8/clk_en0/clear
    SLICE_X0Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.520    14.892    driver_seg_8/clk_en0/CLK
    SLICE_X0Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[30]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X0Y39          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_8/clk_en0/s_cnt_local_reg[30]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.828ns (20.595%)  route 3.192ns (79.405%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.631     5.183    driver_seg_8/clk_en0/CLK
    SLICE_X0Y32          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.140     6.779    driver_seg_8/clk_en0/s_cnt_local_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     6.903 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.808     7.711    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     7.835 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.544     8.380    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.504 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.699     9.203    driver_seg_8/clk_en0/clear
    SLICE_X0Y33          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.515    14.887    driver_seg_8/clk_en0/CLK
    SLICE_X0Y33          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[4]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429    14.695    driver_seg_8/clk_en0/s_cnt_local_reg[4]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.828ns (20.595%)  route 3.192ns (79.405%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.631     5.183    driver_seg_8/clk_en0/CLK
    SLICE_X0Y32          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.140     6.779    driver_seg_8/clk_en0/s_cnt_local_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     6.903 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.808     7.711    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     7.835 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.544     8.380    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.504 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.699     9.203    driver_seg_8/clk_en0/clear
    SLICE_X0Y33          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.515    14.887    driver_seg_8/clk_en0/CLK
    SLICE_X0Y33          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429    14.695    driver_seg_8/clk_en0/s_cnt_local_reg[5]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.828ns (20.595%)  route 3.192ns (79.405%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.631     5.183    driver_seg_8/clk_en0/CLK
    SLICE_X0Y32          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.140     6.779    driver_seg_8/clk_en0/s_cnt_local_reg[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     6.903 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.808     7.711    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     7.835 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.544     8.380    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.504 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.699     9.203    driver_seg_8/clk_en0/clear
    SLICE_X0Y33          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.515    14.887    driver_seg_8/clk_en0/CLK
    SLICE_X0Y33          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[6]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429    14.695    driver_seg_8/clk_en0/s_cnt_local_reg[6]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  5.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 driver_seg_8/bin_cnt0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/dig_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.316%)  route 0.144ns (43.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.504    driver_seg_8/bin_cnt0/CLK
    SLICE_X1Y32          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  driver_seg_8/bin_cnt0/s_cnt_local_reg[2]/Q
                         net (fo=12, routed)          0.144     1.790    driver_seg_8/s_cnt[2]
    SLICE_X1Y33          LUT3 (Prop_lut3_I0_O)        0.045     1.835 r  driver_seg_8/dig_o[7]_i_1/O
                         net (fo=1, routed)           0.000     1.835    driver_seg_8/p_0_in[7]
    SLICE_X1Y33          FDRE                                         r  driver_seg_8/dig_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     2.019    driver_seg_8/CLK
    SLICE_X1Y33          FDRE                                         r  driver_seg_8/dig_o_reg[7]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.092     1.611    driver_seg_8/dig_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.504    driver_seg_8/bin_cnt0/CLK
    SLICE_X1Y32          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=13, routed)          0.179     1.825    driver_seg_8/bin_cnt0/s_cnt[0]
    SLICE_X1Y32          LUT4 (Prop_lut4_I2_O)        0.042     1.867 r  driver_seg_8/bin_cnt0/s_cnt_local[1]_i_1/O
                         net (fo=1, routed)           0.000     1.867    driver_seg_8/bin_cnt0/s_cnt_local[1]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.018    driver_seg_8/bin_cnt0/CLK
    SLICE_X1Y32          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.107     1.611    driver_seg_8/bin_cnt0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/s_txt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.504    driver_seg_8/bin_cnt0/CLK
    SLICE_X1Y32          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=13, routed)          0.181     1.827    driver_seg_8/bin_cnt0/s_cnt[0]
    SLICE_X1Y32          LUT4 (Prop_lut4_I2_O)        0.043     1.870 r  driver_seg_8/bin_cnt0/s_txt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    driver_seg_8/bin_cnt0_n_2
    SLICE_X1Y32          FDRE                                         r  driver_seg_8/s_txt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.018    driver_seg_8/CLK
    SLICE_X1Y32          FDRE                                         r  driver_seg_8/s_txt_reg[0]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.107     1.611    driver_seg_8/s_txt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.504    driver_seg_8/bin_cnt0/CLK
    SLICE_X1Y32          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=13, routed)          0.179     1.825    driver_seg_8/bin_cnt0/s_cnt[0]
    SLICE_X1Y32          LUT3 (Prop_lut3_I0_O)        0.045     1.870 r  driver_seg_8/bin_cnt0/s_cnt_local[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    driver_seg_8/bin_cnt0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.018    driver_seg_8/bin_cnt0/CLK
    SLICE_X1Y32          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.091     1.595    driver_seg_8/bin_cnt0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/bin_cnt0/s_cnt_local_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.504    driver_seg_8/bin_cnt0/CLK
    SLICE_X1Y32          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=13, routed)          0.181     1.827    driver_seg_8/bin_cnt0/s_cnt[0]
    SLICE_X1Y32          LUT5 (Prop_lut5_I2_O)        0.045     1.872 r  driver_seg_8/bin_cnt0/s_cnt_local[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    driver_seg_8/bin_cnt0/s_cnt_local[2]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.018    driver_seg_8/bin_cnt0/CLK
    SLICE_X1Y32          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[2]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.092     1.596    driver_seg_8/bin_cnt0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     1.507    driver_seg_8/clk_en0/CLK
    SLICE_X0Y37          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  driver_seg_8/clk_en0/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           0.133     1.781    driver_seg_8/clk_en0/s_cnt_local_reg[22]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  driver_seg_8/clk_en0/s_cnt_local_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    driver_seg_8/clk_en0/s_cnt_local_reg[20]_i_1_n_5
    SLICE_X0Y37          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.864     2.022    driver_seg_8/clk_en0/CLK
    SLICE_X0Y37          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[22]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105     1.612    driver_seg_8/clk_en0/s_cnt_local_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.506    driver_seg_8/clk_en0/CLK
    SLICE_X0Y34          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.133     1.780    driver_seg_8/clk_en0/s_cnt_local_reg[10]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1_n_5
    SLICE_X0Y34          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.862     2.020    driver_seg_8/clk_en0/CLK
    SLICE_X0Y34          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    driver_seg_8/clk_en0/s_cnt_local_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.506    driver_seg_8/clk_en0/CLK
    SLICE_X0Y35          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  driver_seg_8/clk_en0/s_cnt_local_reg[14]/Q
                         net (fo=2, routed)           0.134     1.781    driver_seg_8/clk_en0/s_cnt_local_reg[14]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1_n_5
    SLICE_X0Y35          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     2.021    driver_seg_8/clk_en0/CLK
    SLICE_X0Y35          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[14]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105     1.611    driver_seg_8/clk_en0/s_cnt_local_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.508    driver_seg_8/clk_en0/CLK
    SLICE_X0Y38          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/Q
                         net (fo=2, routed)           0.134     1.783    driver_seg_8/clk_en0/s_cnt_local_reg[26]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.894 r  driver_seg_8/clk_en0/s_cnt_local_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    driver_seg_8/clk_en0/s_cnt_local_reg[24]_i_1_n_5
    SLICE_X0Y38          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     2.024    driver_seg_8/clk_en0/CLK
    SLICE_X0Y38          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105     1.613    driver_seg_8/clk_en0/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.508    driver_seg_8/clk_en0/CLK
    SLICE_X0Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg_8/clk_en0/s_cnt_local_reg[30]/Q
                         net (fo=2, routed)           0.134     1.783    driver_seg_8/clk_en0/s_cnt_local_reg[30]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.894 r  driver_seg_8/clk_en0/s_cnt_local_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    driver_seg_8/clk_en0/s_cnt_local_reg[28]_i_1_n_5
    SLICE_X0Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     2.024    driver_seg_8/clk_en0/CLK
    SLICE_X0Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[30]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105     1.613    driver_seg_8/clk_en0/s_cnt_local_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32     driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32     driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32     driver_seg_8/bin_cnt0/s_cnt_local_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32     driver_seg_8/clk_en0/ce_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     driver_seg_8/clk_en0/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34     driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34     driver_seg_8/clk_en0/s_cnt_local_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35     driver_seg_8/clk_en0/s_cnt_local_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35     driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     driver_seg_8/bin_cnt0/s_cnt_local_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     driver_seg_8/clk_en0/ce_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     driver_seg_8/clk_en0/s_cnt_local_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     driver_seg_8/clk_en0/s_cnt_local_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     driver_seg_8/clk_en0/s_cnt_local_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     driver_seg_8/clk_en0/s_cnt_local_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     driver_seg_8/clk_en0/s_cnt_local_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38     driver_seg_8/clk_en0/s_cnt_local_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38     driver_seg_8/clk_en0/s_cnt_local_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38     driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38     driver_seg_8/clk_en0/s_cnt_local_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39     driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39     driver_seg_8/clk_en0/s_cnt_local_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39     driver_seg_8/clk_en0/s_cnt_local_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     driver_seg_8/bin_cnt0/s_cnt_local_reg[2]/C



