# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:21 on Feb 25,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 11:24:21 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:21 on Feb 25,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 11:24:22 on Feb 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:22 on Feb 25,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 11:24:22 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:22 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:24:22 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:22 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 11:24:22 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:22 on Feb 25,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:24:22 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:22 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 11:24:22 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:23 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 11:24:23 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:23 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 11:24:23 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:23 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 11:24:23 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:23 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 11:24:23 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Feb 25,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:24:24 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Feb 25,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:24:24 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 11:24:24 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 11:24:24 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Feb 25,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 11:24:24 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on Feb 25,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 11:24:25 on Feb 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:25 on Feb 25,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 11:24:25 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:25 on Feb 25,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 11:24:25 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 11:24:26 on Feb 25,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test01_AddiB.arm
# ** Note: $stop    : ./ARMCPU.sv(153)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 153
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:26 on Feb 25,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 12:49:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:26 on Feb 25,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 12:49:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:26 on Feb 25,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 12:49:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:26 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:49:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:27 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 12:49:27 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:27 on Feb 25,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:49:27 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:27 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 12:49:27 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:27 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 12:49:27 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:27 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 12:49:28 on Feb 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:28 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 12:49:28 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:28 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 12:49:28 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:28 on Feb 25,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:49:28 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:28 on Feb 25,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:49:28 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:28 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 12:49:28 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:29 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 12:49:29 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:29 on Feb 25,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 12:49:29 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:29 on Feb 25,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 12:49:29 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:29 on Feb 25,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 12:49:29 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:29 on Feb 25,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 12:49:29 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 12:49:32 on Feb 25,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# ** Error: (vsim-3033) ./ARMCPU.sv(53): Instantiation of 'delayInstr' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ARMCPU_testbench/armcp File: ./ARMCPU.sv
#         Searched libraries:
#             C:/Users/nikol/Documents/EE469/Lab 3/CPU/work
# ** Error: (vsim-3033) ./ARMCPU.sv(54): Instantiation of 'delaySlot' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ARMCPU_testbench/armcp File: ./ARMCPU.sv
#         Searched libraries:
#             C:/Users/nikol/Documents/EE469/Lab 3/CPU/work
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 30
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:23 on Feb 25,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 12:51:24 on Feb 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:24 on Feb 25,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 12:51:24 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:24 on Feb 25,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 12:51:24 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:24 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:51:24 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:24 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 12:51:24 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:24 on Feb 25,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:51:24 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:24 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 12:51:24 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:24 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 12:51:25 on Feb 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:25 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 12:51:25 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:25 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 12:51:25 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:25 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 12:51:25 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:25 on Feb 25,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:51:25 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:25 on Feb 25,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:51:26 on Feb 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:26 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 12:51:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:26 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 12:51:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:26 on Feb 25,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 12:51:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:26 on Feb 25,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 12:51:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:26 on Feb 25,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 12:51:26 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:26 on Feb 25,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 12:51:27 on Feb 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:27 on Feb 25,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 12:51:27 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 12:49:32 on Feb 25,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-3017) ./ARMCPU.sv(54): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /ARMCPU_testbench/armcp/delayLogic File: ./delaySlot.sv
# ** Warning: (vsim-3722) ./ARMCPU.sv(54): [TFMPC] - Missing connection for port 'clk'.
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test05_Blt.arm
# ** Note: $stop    : ./ARMCPU.sv(157)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 157
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:31 on Feb 25,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 12:52:31 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:31 on Feb 25,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 12:52:31 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:31 on Feb 25,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 12:52:31 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:31 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:52:31 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:32 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 12:52:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:32 on Feb 25,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:52:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:32 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 12:52:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:32 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 12:52:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:32 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 12:52:32 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:32 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 12:52:33 on Feb 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:33 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 12:52:33 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:33 on Feb 25,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:52:33 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:33 on Feb 25,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:52:33 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:33 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 12:52:33 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:33 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 12:52:33 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:33 on Feb 25,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 12:52:34 on Feb 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:34 on Feb 25,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 12:52:34 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:34 on Feb 25,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 12:52:34 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:34 on Feb 25,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 12:52:34 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:34 on Feb 25,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 12:52:34 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 12:52:36 on Feb 25,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test05_Blt.arm
# ** Note: $stop    : ./ARMCPU.sv(157)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 157
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:13 on Feb 25,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 12:55:13 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:13 on Feb 25,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 12:55:13 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:13 on Feb 25,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 12:55:13 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:13 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:55:13 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:13 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 12:55:13 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:14 on Feb 25,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:55:14 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:14 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 12:55:14 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:14 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 12:55:14 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:14 on Feb 25,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 12:55:14 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:14 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 12:55:15 on Feb 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:15 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 12:55:15 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:15 on Feb 25,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:55:15 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:15 on Feb 25,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:55:15 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:15 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 12:55:15 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:15 on Feb 25,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 12:55:15 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:15 on Feb 25,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 12:55:15 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:15 on Feb 25,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 12:55:16 on Feb 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:16 on Feb 25,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 12:55:16 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:16 on Feb 25,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 12:55:16 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:16 on Feb 25,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 12:55:16 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 12:55:18 on Feb 25,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test05_Blt.arm
# ** Note: $stop    : ./ARMCPU.sv(157)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 157
# End time: 13:03:15 on Feb 25,2018, Elapsed time: 0:07:57
# Errors: 0, Warnings: 1
