\doxysection{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Global Defines}{\pageref{group___c_m_s_i_s__glob__defs}}{}
\item \contentsline{section}{Defines and Type Definitions}{\pageref{group___c_m_s_i_s__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Status and Control Registers}{\pageref{group___c_m_s_i_s___c_o_r_e}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Nested Vectored Interrupt Controller (N\+V\+IC)}{\pageref{group___c_m_s_i_s___n_v_i_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Control Block (S\+CB)}{\pageref{group___c_m_s_i_s___s_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Data Watchpoint and Trace (D\+WT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (T\+PI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Floating Point Unit (F\+PU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (I\+TM)}{\pageref{group___c_m_s_i_s___i_t_m}}{}
\item \contentsline{section}{Data Watchpoint and Trace (D\+WT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (T\+PI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Floating Point Unit (F\+PU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{System Controls not in S\+CB (S\+Cn\+S\+CB)}{\pageref{group___c_m_s_i_s___s_cn_s_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\item \contentsline{section}{Data Watchpoint and Trace (D\+WT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (T\+PI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Floating Point Unit (F\+PU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (I\+TM)}{\pageref{group___c_m_s_i_s___i_t_m}}{}
\item \contentsline{section}{Data Watchpoint and Trace (D\+WT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (T\+PI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Floating Point Unit (F\+PU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{H\+AL C\+R\+YP Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___a_e_s___aliased___defines}}{}
\item \contentsline{section}{H\+AL A\+DC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___a_d_c___aliased___defines}}{}
\item \contentsline{section}{H\+AL C\+EC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_e_c___aliased___defines}}{}
\item \contentsline{section}{H\+AL C\+O\+MP Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_o_m_p___aliased___defines}}{}
\item \contentsline{section}{H\+AL C\+O\+R\+T\+EX Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_o_r_t_e_x___aliased___defines}}{}
\item \contentsline{section}{H\+AL C\+RC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_r_c___aliased___defines}}{}
\item \contentsline{section}{H\+AL D\+AC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___d_a_c___aliased___defines}}{}
\item \contentsline{section}{H\+AL D\+MA Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___d_m_a___aliased___defines}}{}
\item \contentsline{section}{H\+AL F\+L\+A\+SH Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___f_l_a_s_h___aliased___defines}}{}
\item \contentsline{section}{H\+AL J\+P\+EG Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___j_p_e_g___aliased___macros}}{}
\item \contentsline{section}{H\+AL S\+Y\+S\+C\+FG Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___s_y_s_c_f_g___aliased___defines}}{}
\item \contentsline{section}{LL F\+MC Aliased Defines maintained for compatibility purpose}{\pageref{group___l_l___f_m_c___aliased___defines}}{}
\item \contentsline{section}{LL F\+S\+MC Aliased Defines maintained for legacy purpose}{\pageref{group___l_l___f_s_m_c___aliased___defines}}{}
\item \contentsline{section}{H\+AL G\+P\+IO Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___g_p_i_o___aliased___macros}}{}
\item \contentsline{section}{H\+AL H\+R\+T\+IM Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___h_r_t_i_m___aliased___macros}}{}
\item \contentsline{section}{H\+AL I2C Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___i2_c___aliased___defines}}{}
\item \contentsline{section}{H\+AL I\+R\+DA Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___i_r_d_a___aliased___defines}}{}
\item \contentsline{section}{H\+AL I\+W\+DG Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___i_w_d_g___aliased___defines}}{}
\item \contentsline{section}{H\+AL L\+P\+T\+IM Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___l_p_t_i_m___aliased___defines}}{}
\item \contentsline{section}{H\+AL N\+A\+ND Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___n_a_n_d___aliased___defines}}{}
\item \contentsline{section}{H\+AL N\+OR Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___n_o_r___aliased___defines}}{}
\item \contentsline{section}{H\+AL O\+P\+A\+MP Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___o_p_a_m_p___aliased___defines}}{}
\item \contentsline{section}{H\+AL I2S Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___i2_s___aliased___defines}}{}
\item \contentsline{section}{H\+AL P\+C\+C\+A\+RD Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___p_c_c_a_r_d___aliased___defines}}{}
\item \contentsline{section}{H\+AL R\+TC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___r_t_c___aliased___defines}}{}
\item \contentsline{section}{H\+AL S\+M\+A\+R\+T\+C\+A\+RD Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines}}{}
\item \contentsline{section}{H\+AL S\+M\+B\+US Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___s_m_b_u_s___aliased___defines}}{}
\item \contentsline{section}{H\+AL S\+PI Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___s_p_i___aliased___defines}}{}
\item \contentsline{section}{H\+AL T\+IM Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___t_i_m___aliased___defines}}{}
\item \contentsline{section}{H\+AL T\+SC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___t_s_c___aliased___defines}}{}
\item \contentsline{section}{H\+AL U\+A\+RT Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___u_a_r_t___aliased___defines}}{}
\item \contentsline{section}{H\+AL U\+S\+A\+RT Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___u_s_a_r_t___aliased___defines}}{}
\item \contentsline{section}{H\+AL W\+W\+DG Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___w_w_d_g___aliased___defines}}{}
\item \contentsline{section}{H\+AL C\+AN Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_a_n___aliased___defines}}{}
\item \contentsline{section}{H\+AL E\+TH Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___e_t_h___aliased___defines}}{}
\item \contentsline{section}{H\+AL D\+C\+MI Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___d_c_m_i___aliased___defines}}{}
\item \contentsline{section}{H\+AL P\+PP Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___p_p_p___aliased___defines}}{}
\item \contentsline{section}{H\+AL C\+R\+YP Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___c_r_y_p___aliased___functions}}{}
\item \contentsline{section}{H\+AL H\+A\+SH Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___h_a_s_h___aliased___functions}}{}
\item \contentsline{section}{H\+AL Generic Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___aliased___functions}}{}
\item \contentsline{section}{H\+AL F\+L\+A\+SH Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___f_l_a_s_h___aliased___functions}}{}
\item \contentsline{section}{H\+AL I2C Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___i2_c___aliased___functions}}{}
\item \contentsline{section}{H\+AL P\+WR Aliased maintained for legacy purpose}{\pageref{group___h_a_l___p_w_r___aliased}}{}
\item \contentsline{section}{H\+AL S\+M\+B\+US Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___s_m_b_u_s___aliased___functions}}{}
\item \contentsline{section}{H\+AL S\+PI Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___s_p_i___aliased___functions}}{}
\item \contentsline{section}{H\+AL T\+IM Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___t_i_m___aliased___functions}}{}
\item \contentsline{section}{H\+AL U\+A\+RT Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___u_a_r_t___aliased___functions}}{}
\item \contentsline{section}{H\+AL L\+T\+DC Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___l_t_d_c___aliased___functions}}{}
\item \contentsline{section}{H\+AL P\+PP Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___p_p_p___aliased___functions}}{}
\item \contentsline{section}{H\+AL C\+R\+YP Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___a_e_s___aliased___macros}}{}
\item \contentsline{section}{H\+AL Generic Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___aliased___macros}}{}
\item \contentsline{section}{H\+AL A\+DC Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___a_d_c___aliased___macros}}{}
\item \contentsline{section}{H\+AL D\+AC Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___d_a_c___aliased___macros}}{}
\item \contentsline{section}{H\+AL D\+B\+G\+M\+CU Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___d_b_g_m_c_u___aliased___macros}}{}
\item \contentsline{section}{H\+AL C\+O\+MP Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___c_o_m_p___aliased___macros}}{}
\item \contentsline{section}{H\+AL F\+L\+A\+SH Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___f_l_a_s_h___aliased___macros}}{}
\item \contentsline{section}{H\+AL I2C Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___i2_c___aliased___macros}}{}
\item \contentsline{section}{H\+AL I2S Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___i2_s___aliased___macros}}{}
\item \contentsline{section}{H\+AL I\+R\+DA Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___i_r_d_a___aliased___macros}}{}
\item \contentsline{section}{H\+AL I\+W\+DG Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___i_w_d_g___aliased___macros}}{}
\item \contentsline{section}{H\+AL L\+P\+T\+IM Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___l_p_t_i_m___aliased___macros}}{}
\item \contentsline{section}{H\+AL O\+P\+A\+MP Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___o_p_a_m_p___aliased___macros}}{}
\item \contentsline{section}{H\+AL P\+WR Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___p_w_r___aliased___macros}}{}
\item \contentsline{section}{H\+AL R\+CC Aliased maintained for legacy purpose}{\pageref{group___h_a_l___r_c_c___aliased}}{}
\item \contentsline{section}{H\+AL R\+NG Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___r_n_g___aliased___macros}}{}
\item \contentsline{section}{H\+AL R\+TC Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___r_t_c___aliased___macros}}{}
\item \contentsline{section}{H\+AL SD Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_d___aliased___macros}}{}
\item \contentsline{section}{H\+AL S\+M\+A\+R\+T\+C\+A\+RD Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros}}{}
\item \contentsline{section}{H\+AL S\+M\+B\+US Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_m_b_u_s___aliased___macros}}{}
\item \contentsline{section}{H\+AL S\+PI Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_p_i___aliased___macros}}{}
\item \contentsline{section}{H\+AL U\+A\+RT Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___u_a_r_t___aliased___macros}}{}
\item \contentsline{section}{H\+AL U\+S\+A\+RT Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___u_s_a_r_t___aliased___macros}}{}
\item \contentsline{section}{H\+AL U\+SB Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___u_s_b___aliased___macros}}{}
\item \contentsline{section}{H\+AL T\+IM Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___t_i_m___aliased___macros}}{}
\item \contentsline{section}{H\+AL E\+TH Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___e_t_h___aliased___macros}}{}
\item \contentsline{section}{H\+AL L\+T\+DC Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___l_t_d_c___aliased___macros}}{}
\item \contentsline{section}{H\+AL S\+AI Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_a_i___aliased___macros}}{}
\item \contentsline{section}{H\+AL S\+P\+D\+I\+F\+RX Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_p_d_i_f_r_x___aliased___macros}}{}
\item \contentsline{section}{H\+AL H\+R\+T\+IM Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___h_r_t_i_m___aliased___functions}}{}
\item \contentsline{section}{H\+AL Q\+S\+PI Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___q_s_p_i___aliased___macros}}{}
\item \contentsline{section}{H\+AL P\+PP Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___p_p_p___aliased___macros}}{}
\item \contentsline{section}{C\+M\+S\+IS}{\pageref{group___c_m_s_i_s}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Stm32f1xx\+\_\+system}{\pageref{group__stm32f1xx__system}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+T\+M32\+F1xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Includes}{\pageref{group___s_t_m32_f1xx___system___private___includes}}{}
\item \contentsline{section}{S\+T\+M32\+F1xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___s_t_m32_f1xx___system___private___types_definitions}}{}
\item \contentsline{section}{S\+T\+M32\+F1xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___s_t_m32_f1xx___system___private___defines}}{}
\item \contentsline{section}{S\+T\+M32\+F1xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___s_t_m32_f1xx___system___private___macros}}{}
\item \contentsline{section}{S\+T\+M32\+F1xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___s_t_m32_f1xx___system___private___variables}}{}
\item \contentsline{section}{S\+T\+M32\+F1xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___s_t_m32_f1xx___system___private___function_prototypes}}{}
\item \contentsline{section}{S\+T\+M32\+F1xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___s_t_m32_f1xx___system___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f103x6}{\pageref{group__stm32f103x6}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macro}{\pageref{group___exported__macro}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f1xx}{\pageref{group__stm32f1xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Library\+\_\+configuration\+\_\+section}{\pageref{group___library__configuration__section}}{}
\item \contentsline{section}{Device\+\_\+\+Included}{\pageref{group___device___included}}{}
\item \contentsline{section}{Exported\+\_\+types}{\pageref{group___exported__types}}{}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f10x\+\_\+system}{\pageref{group__stm32f10x__system}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+T\+M32\+F10x\+\_\+\+System\+\_\+\+Includes}{\pageref{group___s_t_m32_f10x___system___includes}}{}
\item \contentsline{section}{S\+T\+M32\+F10x\+\_\+\+System\+\_\+\+Exported\+\_\+types}{\pageref{group___s_t_m32_f10x___system___exported__types}}{}
\item \contentsline{section}{S\+T\+M32\+F10x\+\_\+\+System\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___s_t_m32_f10x___system___exported___constants}}{}
\item \contentsline{section}{S\+T\+M32\+F10x\+\_\+\+System\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___s_t_m32_f10x___system___exported___macros}}{}
\item \contentsline{section}{S\+T\+M32\+F10x\+\_\+\+System\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___s_t_m32_f10x___system___exported___functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{S\+T\+M32\+F1xx\+\_\+\+H\+A\+L\+\_\+\+Driver}{\pageref{group___s_t_m32_f1xx___h_a_l___driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+M\+A\+Ex}{\pageref{group___d_m_a_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+MA Extended Exported Macros}{\pageref{group___d_m_a_ex___exported___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+MA Low density and Medium density product devices}{\pageref{group___d_m_a___low__density___medium__density___product__devices}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{E\+X\+TI}{\pageref{group___e_x_t_i}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{E\+X\+TI Exported Types}{\pageref{group___e_x_t_i___exported___types}}{}
\item \contentsline{section}{E\+X\+TI Exported Constants}{\pageref{group___e_x_t_i___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{E\+X\+TI Line}{\pageref{group___e_x_t_i___line}}{}
\item \contentsline{section}{E\+X\+TI Mode}{\pageref{group___e_x_t_i___mode}}{}
\item \contentsline{section}{E\+X\+TI Trigger}{\pageref{group___e_x_t_i___trigger}}{}
\item \contentsline{section}{E\+X\+TI G\+P\+I\+O\+Sel}{\pageref{group___e_x_t_i___g_p_i_o_sel}}{}
\end{DoxyCompactList}
\item \contentsline{section}{E\+X\+TI Exported Macros}{\pageref{group___e_x_t_i___exported___macros}}{}
\item \contentsline{section}{E\+X\+TI Private Constants}{\pageref{group___e_x_t_i___private___constants}}{}
\item \contentsline{section}{E\+X\+TI Private Macros}{\pageref{group___e_x_t_i___private___macros}}{}
\item \contentsline{section}{E\+X\+TI Exported Functions}{\pageref{group___e_x_t_i___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration functions}{\pageref{group___e_x_t_i___exported___functions___group1}}{}
\item \contentsline{section}{IO operation functions}{\pageref{group___e_x_t_i___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+Ex}{\pageref{group___g_p_i_o_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+Ex Exported Constants}{\pageref{group___g_p_i_o_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{E\+V\+E\+N\+T\+O\+UT Cortex Configuration}{\pageref{group___g_p_i_o_ex___e_v_e_n_t_o_u_t}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{E\+V\+E\+N\+T\+O\+UT Pin}{\pageref{group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_i_n}}{}
\item \contentsline{section}{E\+V\+E\+N\+T\+O\+UT Port}{\pageref{group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_o_r_t}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Alternate Function Remapping}{\pageref{group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+Ex Private Macros}{\pageref{group___g_p_i_o_ex___private___macros}}{}
\item \contentsline{section}{G\+P\+I\+O\+Ex\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___g_p_i_o_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+Ex\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___g_p_i_o_ex___exported___functions___group1}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{H\+AL}{\pageref{group___h_a_l}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{H\+AL Exported Constants}{\pageref{group___h_a_l___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Tick Frequency}{\pageref{group___h_a_l___t_i_c_k___f_r_e_q}}{}
\end{DoxyCompactList}
\item \contentsline{section}{H\+AL Exported Macros}{\pageref{group___h_a_l___exported___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Freeze Unfreeze Peripherals in Debug mode}{\pageref{group___d_b_g_m_c_u___freeze___unfreeze}}{}
\item \contentsline{section}{H\+AL Private Macros}{\pageref{group___h_a_l___private___macros}}{}
\item \contentsline{section}{H\+A\+L\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___h_a_l___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{H\+A\+L\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___h_a_l___exported___functions___group1}}{}
\item \contentsline{section}{H\+A\+L\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___h_a_l___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{H\+AL Private Variables}{\pageref{group___h_a_l___private___variables}}{}
\item \contentsline{section}{H\+AL Private Constants}{\pageref{group___h_a_l___private___constants}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+O\+R\+T\+EX}{\pageref{group___c_o_r_t_e_x}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Cortex Exported Types}{\pageref{group___c_o_r_t_e_x___exported___types}}{}
\item \contentsline{section}{C\+O\+R\+T\+EX Exported Constants}{\pageref{group___c_o_r_t_e_x___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+O\+R\+T\+EX Preemption Priority Group}{\pageref{group___c_o_r_t_e_x___preemption___priority___group}}{}
\item \contentsline{section}{C\+O\+R\+T\+EX \+\_\+\+Sys\+Tick clock source}{\pageref{group___c_o_r_t_e_x___sys_tick__clock__source}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+O\+R\+T\+EX Private Macros}{\pageref{group___c_o_r_t_e_x___private___macros}}{}
\item \contentsline{section}{C\+O\+R\+T\+E\+X\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___c_o_r_t_e_x___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+O\+R\+T\+E\+X\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___c_o_r_t_e_x___exported___functions___group1}}{}
\item \contentsline{section}{C\+O\+R\+T\+E\+X\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___c_o_r_t_e_x___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{D\+MA}{\pageref{group___d_m_a}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+MA Exported Types}{\pageref{group___d_m_a___exported___types}}{}
\item \contentsline{section}{D\+MA Exported Constants}{\pageref{group___d_m_a___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+MA Error Code}{\pageref{group___d_m_a___error___code}}{}
\item \contentsline{section}{D\+MA Data transfer direction}{\pageref{group___d_m_a___data__transfer__direction}}{}
\item \contentsline{section}{D\+MA Peripheral incremented mode}{\pageref{group___d_m_a___peripheral__incremented__mode}}{}
\item \contentsline{section}{D\+MA Memory incremented mode}{\pageref{group___d_m_a___memory__incremented__mode}}{}
\item \contentsline{section}{D\+MA Peripheral data size}{\pageref{group___d_m_a___peripheral__data__size}}{}
\item \contentsline{section}{D\+MA Memory data size}{\pageref{group___d_m_a___memory__data__size}}{}
\item \contentsline{section}{D\+MA mode}{\pageref{group___d_m_a__mode}}{}
\item \contentsline{section}{D\+MA Priority level}{\pageref{group___d_m_a___priority__level}}{}
\item \contentsline{section}{D\+MA interrupt enable definitions}{\pageref{group___d_m_a__interrupt__enable__definitions}}{}
\item \contentsline{section}{D\+MA flag definitions}{\pageref{group___d_m_a__flag__definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+MA Exported Macros}{\pageref{group___d_m_a___exported___macros}}{}
\item \contentsline{section}{D\+MA Private Macros}{\pageref{group___d_m_a___private___macros}}{}
\item \contentsline{section}{D\+M\+A\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___d_m_a___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+M\+A\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___d_m_a___exported___functions___group1}}{}
\item \contentsline{section}{D\+M\+A\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___d_m_a___exported___functions___group2}}{}
\item \contentsline{section}{D\+M\+A\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___d_m_a___exported___functions___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO}{\pageref{group___g_p_i_o}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO Exported Types}{\pageref{group___g_p_i_o___exported___types}}{}
\item \contentsline{section}{G\+P\+IO Exported Constants}{\pageref{group___g_p_i_o___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO pins define}{\pageref{group___g_p_i_o__pins__define}}{}
\item \contentsline{section}{G\+P\+IO mode define}{\pageref{group___g_p_i_o__mode__define}}{}
\item \contentsline{section}{G\+P\+IO speed define}{\pageref{group___g_p_i_o__speed__define}}{}
\item \contentsline{section}{G\+P\+IO pull define}{\pageref{group___g_p_i_o__pull__define}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO Exported Macros}{\pageref{group___g_p_i_o___exported___macros}}{}
\item \contentsline{section}{G\+P\+IO Private Constants}{\pageref{group___g_p_i_o___private___constants}}{}
\item \contentsline{section}{G\+P\+IO Private Macros}{\pageref{group___g_p_i_o___private___macros}}{}
\item \contentsline{section}{G\+P\+IO Private Functions}{\pageref{group___g_p_i_o___private___functions}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___g_p_i_o___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___g_p_i_o___exported___functions___group1}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___g_p_i_o___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{P\+WR}{\pageref{group___p_w_r}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+WR Exported Types}{\pageref{group___p_w_r___exported___types}}{}
\item \contentsline{section}{P\+WR Exported Constants}{\pageref{group___p_w_r___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+WR P\+VD detection level}{\pageref{group___p_w_r___p_v_d__detection__level}}{}
\item \contentsline{section}{P\+WR P\+VD Mode}{\pageref{group___p_w_r___p_v_d___mode}}{}
\item \contentsline{section}{P\+WR Wake\+Up Pins}{\pageref{group___p_w_r___wake_up___pins}}{}
\item \contentsline{section}{P\+WR Regulator state in S\+L\+E\+E\+P/\+S\+T\+OP mode}{\pageref{group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode}}{}
\item \contentsline{section}{P\+WR S\+L\+E\+EP mode entry}{\pageref{group___p_w_r___s_l_e_e_p__mode__entry}}{}
\item \contentsline{section}{P\+WR S\+T\+OP mode entry}{\pageref{group___p_w_r___s_t_o_p__mode__entry}}{}
\item \contentsline{section}{P\+WR Flag}{\pageref{group___p_w_r___flag}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+WR Exported Macros}{\pageref{group___p_w_r___exported___macros}}{}
\item \contentsline{section}{P\+WR Private Macros}{\pageref{group___p_w_r___private___macros}}{}
\item \contentsline{section}{P\+W\+R\+\_\+\+Private\+\_\+\+Constants}{\pageref{group___p_w_r___private___constants}}{}
\item \contentsline{section}{P\+WR Exported Functions}{\pageref{group___p_w_r___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group___p_w_r___exported___functions___group1}}{}
\item \contentsline{section}{Peripheral Control functions}{\pageref{group___p_w_r___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{R\+CC}{\pageref{group___r_c_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+CC Exported Types}{\pageref{group___r_c_c___exported___types}}{}
\item \contentsline{section}{R\+CC Exported Constants}{\pageref{group___r_c_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+LL Clock Source}{\pageref{group___r_c_c___p_l_l___clock___source}}{}
\item \contentsline{section}{Oscillator Type}{\pageref{group___r_c_c___oscillator___type}}{}
\item \contentsline{section}{H\+SE Config}{\pageref{group___r_c_c___h_s_e___config}}{}
\item \contentsline{section}{L\+SE Config}{\pageref{group___r_c_c___l_s_e___config}}{}
\item \contentsline{section}{H\+SI Config}{\pageref{group___r_c_c___h_s_i___config}}{}
\item \contentsline{section}{L\+SI Config}{\pageref{group___r_c_c___l_s_i___config}}{}
\item \contentsline{section}{P\+LL Config}{\pageref{group___r_c_c___p_l_l___config}}{}
\item \contentsline{section}{System Clock Type}{\pageref{group___r_c_c___system___clock___type}}{}
\item \contentsline{section}{System Clock Source}{\pageref{group___r_c_c___system___clock___source}}{}
\item \contentsline{section}{System Clock Source Status}{\pageref{group___r_c_c___system___clock___source___status}}{}
\item \contentsline{section}{A\+HB Clock Source}{\pageref{group___r_c_c___a_h_b___clock___source}}{}
\item \contentsline{section}{A\+P\+B1 A\+P\+B2 Clock Source}{\pageref{group___r_c_c___a_p_b1___a_p_b2___clock___source}}{}
\item \contentsline{section}{R\+TC Clock Source}{\pageref{group___r_c_c___r_t_c___clock___source}}{}
\item \contentsline{section}{M\+CO Index}{\pageref{group___r_c_c___m_c_o___index}}{}
\item \contentsline{section}{M\+CO Clock Prescaler}{\pageref{group___r_c_c___m_c_ox___clock___prescaler}}{}
\item \contentsline{section}{Interrupts}{\pageref{group___r_c_c___interrupt}}{}
\item \contentsline{section}{Flags}{\pageref{group___r_c_c___flag}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+CC Exported Macros}{\pageref{group___r_c_c___exported___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Peripheral Clock Enable Disable}{\pageref{group___r_c_c___peripheral___clock___enable___disable}}{}
\item \contentsline{section}{A\+HB Peripheral Clock Enable Disable Status}{\pageref{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status}}{}
\item \contentsline{section}{A\+P\+B1 Clock Enable Disable}{\pageref{group___r_c_c___a_p_b1___clock___enable___disable}}{}
\item \contentsline{section}{A\+P\+B1 Peripheral Clock Enable Disable Status}{\pageref{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status}}{}
\item \contentsline{section}{A\+P\+B2 Clock Enable Disable}{\pageref{group___r_c_c___a_p_b2___clock___enable___disable}}{}
\item \contentsline{section}{A\+P\+B2 Peripheral Clock Enable Disable Status}{\pageref{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status}}{}
\item \contentsline{section}{A\+P\+B1 Force Release Reset}{\pageref{group___r_c_c___a_p_b1___force___release___reset}}{}
\item \contentsline{section}{A\+P\+B2 Force Release Reset}{\pageref{group___r_c_c___a_p_b2___force___release___reset}}{}
\item \contentsline{section}{H\+SI Configuration}{\pageref{group___r_c_c___h_s_i___configuration}}{}
\item \contentsline{section}{L\+SI Configuration}{\pageref{group___r_c_c___l_s_i___configuration}}{}
\item \contentsline{section}{H\+SE Configuration}{\pageref{group___r_c_c___h_s_e___configuration}}{}
\item \contentsline{section}{L\+SE Configuration}{\pageref{group___r_c_c___l_s_e___configuration}}{}
\item \contentsline{section}{P\+LL Configuration}{\pageref{group___r_c_c___p_l_l___configuration}}{}
\item \contentsline{section}{Get Clock source}{\pageref{group___r_c_c___get___clock__source}}{}
\item \contentsline{section}{R\+CC Extended M\+C\+Ox Clock Config}{\pageref{group___r_c_c_ex___m_c_ox___clock___config}}{}
\item \contentsline{section}{R\+CC R\+TC Clock Configuration}{\pageref{group___r_c_c___r_t_c___clock___configuration}}{}
\item \contentsline{section}{Flags Interrupts Management}{\pageref{group___r_c_c___flags___interrupts___management}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___r_c_c___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___r_c_c___exported___functions___group1}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___r_c_c___exported___functions___group2}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+Private\+\_\+\+Constants}{\pageref{group___r_c_c___private___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+CC Timeout}{\pageref{group___r_c_c___timeout}}{}
\item \contentsline{section}{Register offsets}{\pageref{group___r_c_c___register___offset}}{}
\item \contentsline{section}{Bit\+Address Alias\+Region}{\pageref{group___r_c_c___bit_address___alias_region}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___r_c_c___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Alias define maintained for legacy}{\pageref{group___r_c_c___alias___for___legacy}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{T\+IM}{\pageref{group___t_i_m}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+IM Exported Types}{\pageref{group___t_i_m___exported___types}}{}
\item \contentsline{section}{T\+IM Exported Constants}{\pageref{group___t_i_m___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+IM Clear Input Source}{\pageref{group___t_i_m___clear_input___source}}{}
\item \contentsline{section}{T\+IM D\+MA Base Address}{\pageref{group___t_i_m___d_m_a___base__address}}{}
\item \contentsline{section}{T\+IM Event Source}{\pageref{group___t_i_m___event___source}}{}
\item \contentsline{section}{T\+IM Input Channel polarity}{\pageref{group___t_i_m___input___channel___polarity}}{}
\item \contentsline{section}{T\+IM E\+TR Polarity}{\pageref{group___t_i_m___e_t_r___polarity}}{}
\item \contentsline{section}{T\+IM E\+TR Prescaler}{\pageref{group___t_i_m___e_t_r___prescaler}}{}
\item \contentsline{section}{T\+IM Counter Mode}{\pageref{group___t_i_m___counter___mode}}{}
\item \contentsline{section}{T\+IM Clock Division}{\pageref{group___t_i_m___clock_division}}{}
\item \contentsline{section}{T\+IM Output Compare State}{\pageref{group___t_i_m___output___compare___state}}{}
\item \contentsline{section}{T\+IM Auto-\/\+Reload Preload}{\pageref{group___t_i_m___auto_reload_preload}}{}
\item \contentsline{section}{T\+IM Output Fast State}{\pageref{group___t_i_m___output___fast___state}}{}
\item \contentsline{section}{T\+IM Complementary Output Compare State}{\pageref{group___t_i_m___output___compare___n___state}}{}
\item \contentsline{section}{T\+IM Output Compare Polarity}{\pageref{group___t_i_m___output___compare___polarity}}{}
\item \contentsline{section}{T\+IM Complementary Output Compare Polarity}{\pageref{group___t_i_m___output___compare___n___polarity}}{}
\item \contentsline{section}{T\+IM Output Compare Idle State}{\pageref{group___t_i_m___output___compare___idle___state}}{}
\item \contentsline{section}{T\+IM Complementary Output Compare Idle State}{\pageref{group___t_i_m___output___compare___n___idle___state}}{}
\item \contentsline{section}{T\+IM Input Capture Polarity}{\pageref{group___t_i_m___input___capture___polarity}}{}
\item \contentsline{section}{T\+IM Encoder Input Polarity}{\pageref{group___t_i_m___encoder___input___polarity}}{}
\item \contentsline{section}{T\+IM Input Capture Selection}{\pageref{group___t_i_m___input___capture___selection}}{}
\item \contentsline{section}{T\+IM Input Capture Prescaler}{\pageref{group___t_i_m___input___capture___prescaler}}{}
\item \contentsline{section}{T\+IM One Pulse Mode}{\pageref{group___t_i_m___one___pulse___mode}}{}
\item \contentsline{section}{T\+IM Encoder Mode}{\pageref{group___t_i_m___encoder___mode}}{}
\item \contentsline{section}{T\+IM interrupt Definition}{\pageref{group___t_i_m___interrupt__definition}}{}
\item \contentsline{section}{T\+IM Commutation Source}{\pageref{group___t_i_m___commutation___source}}{}
\item \contentsline{section}{T\+IM D\+MA Sources}{\pageref{group___t_i_m___d_m_a__sources}}{}
\item \contentsline{section}{T\+IM Flag Definition}{\pageref{group___t_i_m___flag__definition}}{}
\item \contentsline{section}{T\+IM Channel}{\pageref{group___t_i_m___channel}}{}
\item \contentsline{section}{T\+IM Clock Source}{\pageref{group___t_i_m___clock___source}}{}
\item \contentsline{section}{T\+IM Clock Polarity}{\pageref{group___t_i_m___clock___polarity}}{}
\item \contentsline{section}{T\+IM Clock Prescaler}{\pageref{group___t_i_m___clock___prescaler}}{}
\item \contentsline{section}{T\+IM Clear Input Polarity}{\pageref{group___t_i_m___clear_input___polarity}}{}
\item \contentsline{section}{T\+IM Clear Input Prescaler}{\pageref{group___t_i_m___clear_input___prescaler}}{}
\item \contentsline{section}{T\+IM O\+S\+SR Off\+State Selection for Run mode state}{\pageref{group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state}}{}
\item \contentsline{section}{T\+IM O\+S\+SI Off\+State Selection for Idle mode state}{\pageref{group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state}}{}
\item \contentsline{section}{T\+IM Lock level}{\pageref{group___t_i_m___lock__level}}{}
\item \contentsline{section}{T\+IM Break Input Enable}{\pageref{group___t_i_m___break___input__enable__disable}}{}
\item \contentsline{section}{T\+IM Break Input Polarity}{\pageref{group___t_i_m___break___polarity}}{}
\item \contentsline{section}{T\+IM Automatic Output Enable}{\pageref{group___t_i_m___a_o_e___bit___set___reset}}{}
\item \contentsline{section}{T\+IM Master Mode Selection}{\pageref{group___t_i_m___master___mode___selection}}{}
\item \contentsline{section}{T\+IM Master/\+Slave Mode}{\pageref{group___t_i_m___master___slave___mode}}{}
\item \contentsline{section}{T\+IM Slave mode}{\pageref{group___t_i_m___slave___mode}}{}
\item \contentsline{section}{T\+IM Output Compare and P\+WM Modes}{\pageref{group___t_i_m___output___compare__and___p_w_m__modes}}{}
\item \contentsline{section}{T\+IM Trigger Selection}{\pageref{group___t_i_m___trigger___selection}}{}
\item \contentsline{section}{T\+IM Trigger Polarity}{\pageref{group___t_i_m___trigger___polarity}}{}
\item \contentsline{section}{T\+IM Trigger Prescaler}{\pageref{group___t_i_m___trigger___prescaler}}{}
\item \contentsline{section}{T\+IM T\+I1 Input Selection}{\pageref{group___t_i_m___t_i1___selection}}{}
\item \contentsline{section}{T\+IM D\+MA Burst Length}{\pageref{group___t_i_m___d_m_a___burst___length}}{}
\item \contentsline{section}{T\+IM D\+MA Handle Index}{\pageref{group___d_m_a___handle__index}}{}
\item \contentsline{section}{T\+IM Capture/\+Compare Channel State}{\pageref{group___channel___c_c___state}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+IM Exported Macros}{\pageref{group___t_i_m___exported___macros}}{}
\item \contentsline{section}{T\+IM Private Constants}{\pageref{group___t_i_m___private___constants}}{}
\item \contentsline{section}{T\+IM Private Macros}{\pageref{group___t_i_m___private___macros}}{}
\item \contentsline{section}{T\+IM Private Functions}{\pageref{group___t_i_m___private___functions}}{}
\item \contentsline{section}{T\+IM Exported Functions}{\pageref{group___t_i_m___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+IM Peripheral Control functions}{\pageref{group___t_i_m___exported___functions___group8}}{}
\item \contentsline{section}{T\+IM Callbacks functions}{\pageref{group___t_i_m___exported___functions___group9}}{}
\item \contentsline{section}{T\+IM Peripheral State functions}{\pageref{group___t_i_m___exported___functions___group10}}{}
\item \contentsline{section}{T\+IM Time Base functions}{\pageref{group___t_i_m___exported___functions___group1}}{}
\item \contentsline{section}{T\+IM Output Compare functions}{\pageref{group___t_i_m___exported___functions___group2}}{}
\item \contentsline{section}{T\+IM P\+WM functions}{\pageref{group___t_i_m___exported___functions___group3}}{}
\item \contentsline{section}{T\+IM Input Capture functions}{\pageref{group___t_i_m___exported___functions___group4}}{}
\item \contentsline{section}{T\+IM One Pulse functions}{\pageref{group___t_i_m___exported___functions___group5}}{}
\item \contentsline{section}{T\+IM Encoder functions}{\pageref{group___t_i_m___exported___functions___group6}}{}
\item \contentsline{section}{T\+IM I\+RQ handler management}{\pageref{group___t_i_m___exported___functions___group7}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{T\+I\+M\+Ex}{\pageref{group___t_i_m_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+IM Extended Exported Types}{\pageref{group___t_i_m_ex___exported___types}}{}
\item \contentsline{section}{T\+IM Extended Exported Constants}{\pageref{group___t_i_m_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+IM Extended Remapping}{\pageref{group___t_i_m_ex___remap}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+IM Extended Exported Macros}{\pageref{group___t_i_m_ex___exported___macros}}{}
\item \contentsline{section}{T\+IM Extended Private Macros}{\pageref{group___t_i_m_ex___private___macros}}{}
\item \contentsline{section}{T\+IM Extended Exported Functions}{\pageref{group___t_i_m_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Extended Timer Hall Sensor functions}{\pageref{group___t_i_m_ex___exported___functions___group1}}{}
\item \contentsline{section}{Extended Timer Complementary Output Compare functions}{\pageref{group___t_i_m_ex___exported___functions___group2}}{}
\item \contentsline{section}{Extended Timer Complementary P\+WM functions}{\pageref{group___t_i_m_ex___exported___functions___group3}}{}
\item \contentsline{section}{Extended Timer Complementary One Pulse functions}{\pageref{group___t_i_m_ex___exported___functions___group4}}{}
\item \contentsline{section}{Extended Peripheral Control functions}{\pageref{group___t_i_m_ex___exported___functions___group5}}{}
\item \contentsline{section}{Extended Callbacks functions}{\pageref{group___t_i_m_ex___exported___functions___group6}}{}
\item \contentsline{section}{Extended Peripheral State functions}{\pageref{group___t_i_m_ex___exported___functions___group7}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+I\+M\+Ex Private Functions}{\pageref{group___t_i_m_ex___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH}{\pageref{group___f_l_a_s_h}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Exported Types}{\pageref{group___f_l_a_s_h___exported___types}}{}
\item \contentsline{section}{F\+L\+A\+SH Exported Constants}{\pageref{group___f_l_a_s_h___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Error Codes}{\pageref{group___f_l_a_s_h___error___codes}}{}
\item \contentsline{section}{F\+L\+A\+SH Type Program}{\pageref{group___f_l_a_s_h___type___program}}{}
\item \contentsline{section}{F\+L\+A\+SH Latency}{\pageref{group___f_l_a_s_h___latency}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Exported Macros}{\pageref{group___f_l_a_s_h___exported___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Half Cycle}{\pageref{group___f_l_a_s_h___half___cycle}}{}
\item \contentsline{section}{F\+L\+A\+SH Prefetch}{\pageref{group___f_l_a_s_h___prefetch}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Private\+\_\+\+Constants}{\pageref{group___f_l_a_s_h___private___constants}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___f_l_a_s_h___private___macros}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___f_l_a_s_h___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___f_l_a_s_h___exported___functions___group1}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___f_l_a_s_h___exported___functions___group2}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___f_l_a_s_h___exported___functions___group3}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___f_l_a_s_h___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+S\+H\+Ex}{\pageref{group___f_l_a_s_h_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+S\+H\+Ex Exported Types}{\pageref{group___f_l_a_s_h_ex___exported___types}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+Ex Exported Constants}{\pageref{group___f_l_a_s_h_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Constants}{\pageref{group___f_l_a_s_h_ex___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Page Size}{\pageref{group___f_l_a_s_h_ex___page___size}}{}
\item \contentsline{section}{Type Erase}{\pageref{group___f_l_a_s_h_ex___type___erase}}{}
\item \contentsline{section}{Banks}{\pageref{group___f_l_a_s_h_ex___banks}}{}
\item \contentsline{section}{Flag definition}{\pageref{group___f_l_a_s_h___flag__definition}}{}
\item \contentsline{section}{Interrupt definition}{\pageref{group___f_l_a_s_h___interrupt__definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Option Byte Constants}{\pageref{group___f_l_a_s_h_ex___option_byte___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Option Bytes Type}{\pageref{group___f_l_a_s_h_ex___o_b___type}}{}
\item \contentsline{section}{Option Byte W\+RP State}{\pageref{group___f_l_a_s_h_ex___o_b___w_r_p___state}}{}
\item \contentsline{section}{Option Bytes Write Protection}{\pageref{group___f_l_a_s_h_ex___o_b___write___protection}}{}
\item \contentsline{section}{Option Byte Read Protection}{\pageref{group___f_l_a_s_h_ex___o_b___read___protection}}{}
\item \contentsline{section}{Option Byte I\+Watchdog}{\pageref{group___f_l_a_s_h_ex___o_b___i_watchdog}}{}
\item \contentsline{section}{Option Byte n\+R\+ST S\+T\+OP}{\pageref{group___f_l_a_s_h_ex___o_b__n_r_s_t___s_t_o_p}}{}
\item \contentsline{section}{Option Byte n\+R\+ST S\+T\+D\+BY}{\pageref{group___f_l_a_s_h_ex___o_b__n_r_s_t___s_t_d_b_y}}{}
\item \contentsline{section}{Option Byte Data Address}{\pageref{group___f_l_a_s_h_ex___o_b___data___address}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+S\+H\+Ex Exported Macros}{\pageref{group___f_l_a_s_h_ex___exported___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Interrupt}{\pageref{group___f_l_a_s_h___interrupt}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+S\+H\+Ex\+\_\+\+Private\+\_\+\+Constants}{\pageref{group___f_l_a_s_h_ex___private___constants}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+Ex\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___f_l_a_s_h_ex___private___macros}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+Ex\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___f_l_a_s_h_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+S\+H\+Ex\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___f_l_a_s_h_ex___exported___functions___group1}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+Ex\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___f_l_a_s_h_ex___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+Ex}{\pageref{group___r_c_c_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+Ex Exported Types}{\pageref{group___r_c_c_ex___exported___types}}{}
\item \contentsline{section}{R\+C\+C\+Ex Exported Constants}{\pageref{group___r_c_c_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Periph Clock Selection}{\pageref{group___r_c_c_ex___periph___clock___selection}}{}
\item \contentsline{section}{A\+DC Prescaler}{\pageref{group___r_c_c_ex___a_d_c___prescaler}}{}
\item \contentsline{section}{H\+SE Prediv1 Factor}{\pageref{group___r_c_c_ex___prediv1___factor}}{}
\item \contentsline{section}{P\+LL Multiplication Factor}{\pageref{group___r_c_c_ex___p_l_l___multiplication___factor}}{}
\item \contentsline{section}{M\+C\+O1 Clock Source}{\pageref{group___r_c_c_ex___m_c_o1___clock___source}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+Ex Exported Macros}{\pageref{group___r_c_c_ex___exported___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Peripheral Clock Enable Disable}{\pageref{group___r_c_c_ex___peripheral___clock___enable___disable}}{}
\item \contentsline{section}{A\+H\+B1 Peripheral Clock Enable Disable Status}{\pageref{group___r_c_c_ex___a_h_b1___peripheral___clock___enable___disable___status}}{}
\item \contentsline{section}{A\+P\+B1 Clock Enable Disable}{\pageref{group___r_c_c_ex___a_p_b1___clock___enable___disable}}{}
\item \contentsline{section}{A\+P\+B1 Peripheral Clock Enable Disable Status}{\pageref{group___r_c_c_ex___a_p_b1___peripheral___clock___enable___disable___status}}{}
\item \contentsline{section}{A\+P\+B2 Clock Enable Disable}{\pageref{group___r_c_c_ex___a_p_b2___clock___enable___disable}}{}
\item \contentsline{section}{A\+P\+B2 Peripheral Clock Enable Disable Status}{\pageref{group___r_c_c_ex___a_p_b2___peripheral___clock___enable___disable___status}}{}
\item \contentsline{section}{A\+P\+B1 Force Release Reset}{\pageref{group___r_c_c_ex___a_p_b1___force___release___reset}}{}
\item \contentsline{section}{A\+P\+B2 Force Release Reset}{\pageref{group___r_c_c_ex___a_p_b2___force___release___reset}}{}
\item \contentsline{section}{H\+SE Configuration}{\pageref{group___r_c_c_ex___h_s_e___configuration}}{}
\item \contentsline{section}{Peripheral Configuration}{\pageref{group___r_c_c_ex___peripheral___configuration}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+Ex\+\_\+\+Private\+\_\+\+Constants}{\pageref{group___r_c_c_ex___private___constants}}{}
\item \contentsline{section}{R\+C\+C\+Ex\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___r_c_c_ex___private___macros}}{}
\item \contentsline{section}{R\+C\+C\+Ex\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___r_c_c_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+Ex\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___r_c_c_ex___exported___functions___group1}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
