Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Jun  4 19:06:54 2025
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -file ../vivado-runs/post_route_timing_summary.rpt
| Design       : fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                32          
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  32          
TIMING-18  Warning   Missing input or output delay               1           
TIMING-20  Warning   Non-clocked latch                           256         
LATCH-1    Advisory  Existing latches in the design              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1264)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (512)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1264)
---------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (512)
--------------------------------------------------
 There are 512 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.318        0.000                      0                30489        0.024        0.000                      0                30489        3.000        0.000                       0                  7533  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkout0             {0.000 5.000}      10.000          100.000         
  clkout1             {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
  clkout0                   0.318        0.000                      0                30197        0.024        0.000                      0                30197        3.750        0.000                       0                  7431  
  clkout1                  15.699        0.000                      0                  260        0.184        0.000                      0                  260       12.000        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0       clkout1             1.184        0.000                      0                   43        0.461        0.000                      0                   43  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    MMCM_clock_gen_inst/clkin1_ibufg/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM_clock_gen_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    MMCM_clock_gen_inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.434ns  (logic 2.283ns (24.200%)  route 7.151ns (75.800%))
  Logic Levels:           11  (LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.575     5.096    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    MMCM_clock_gen_inst/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MMCM_clock_gen_inst/clkout0_buf/O
                         net (fo=7429, routed)        1.552     5.073    cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/clk
    SLICE_X13Y86         FDRE                                         r  cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/imm_reg_inst/without_reset.n_is_1.pipeline_stages_reg[0][4]/Q
                         net (fo=2, routed)           0.825     6.354    cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/mux2to1_aluop2_inst/i_in1[4]
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.149     6.503 f  cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/mux2to1_aluop2_inst/o_muxout[4]_INST_0/O
                         net (fo=69, routed)          1.081     7.584    cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/i_op2[4]
    SLICE_X12Y89         LUT4 (Prop_lut4_I2_O)        0.358     7.942 r  cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[2]_INST_0_i_6/O
                         net (fo=5, routed)           0.504     8.446    cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[2]_INST_0_i_6_n_0
    SLICE_X13Y89         LUT4 (Prop_lut4_I3_O)        0.328     8.774 r  cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.573     9.347    cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[0]_INST_0_i_16_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.471 r  cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[0]_INST_0_i_8/O
                         net (fo=2, routed)           0.616    10.088    cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/lopt_9
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124    10.212 r  cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/i_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.433    10.645    cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/i_2/O_n
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.124    10.769 r  cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.407    11.176    cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/i_1/O_n
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/i_0_LOPT_REMAP_1/O
                         net (fo=5, routed)           0.334    11.634    cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/store_unit_inst/i_addr[0]
    SLICE_X9Y85          LUT2 (Prop_lut2_I1_O)        0.124    11.758 f  cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/store_unit_inst/o_data[31]_INST_0_i_1/O
                         net (fo=34, routed)          0.680    12.438    cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/store_unit_inst/o_data[31]_INST_0_i_1_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I0_O)        0.124    12.562 f  cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/store_unit_inst/o_we[2]_INST_0/O
                         net (fo=3, routed)           0.457    13.018    cores_wrapper/row_gen[2].col_gen[1].core_inst/RVcore_wr_en[2]
    SLICE_X7Y88          LUT4 (Prop_lut4_I3_O)        0.124    13.142 f  cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst_i_1/O
                         net (fo=5, routed)           0.717    13.859    cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/i_mmio_wen
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.124    13.983 r  cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out[15]_i_1/O
                         net (fo=16, routed)          0.524    14.507    cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out[15]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.457    14.798    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.250    MMCM_clock_gen_inst/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MMCM_clock_gen_inst/clkout0_buf/O
                         net (fo=7429, routed)        1.504    14.845    cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/clk
    SLICE_X4Y88          FDRE                                         r  cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.074    15.029    
    SLICE_X4Y88          FDRE (Setup_fdre_C_CE)      -0.205    14.824    cores_wrapper/row_gen[2].col_gen[1].core_inst/memory_mapped_interface_inst/o_mmio_data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -14.507    
  -------------------------------------------------------------------
                         slack                                  0.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/pcreg_pipe_inst/with_reset.n_is_2_reset.pipeline_stages_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/pcreg_pipe_inst/with_reset.n_is_2_reset.pipeline_stages_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.637%)  route 0.163ns (52.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.549     1.432    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    MMCM_clock_gen_inst/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MMCM_clock_gen_inst/clkout0_buf/O
                         net (fo=7429, routed)        0.563     1.446    cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/pcreg_pipe_inst/clk
    SLICE_X34Y0          FDRE                                         r  cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/pcreg_pipe_inst/with_reset.n_is_2_reset.pipeline_stages_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.148     1.594 r  cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/pcreg_pipe_inst/with_reset.n_is_2_reset.pipeline_stages_reg[0][0]/Q
                         net (fo=1, routed)           0.163     1.757    cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/pcreg_pipe_inst/with_reset.n_is_2_reset.pipeline_stages_reg[0][0]
    SLICE_X36Y1          FDRE                                         r  cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/pcreg_pipe_inst/with_reset.n_is_2_reset.pipeline_stages_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.817     1.944    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    MMCM_clock_gen_inst/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MMCM_clock_gen_inst/clkout0_buf/O
                         net (fo=7429, routed)        0.833     1.960    cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/pcreg_pipe_inst/clk
    SLICE_X36Y1          FDRE                                         r  cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/pcreg_pipe_inst/with_reset.n_is_2_reset.pipeline_stages_reg[1][0]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.022     1.733    cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/pcreg_pipe_inst/with_reset.n_is_2_reset.pipeline_stages_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      cores_wrapper/row_gen[0].col_gen[0].core_inst/instr_and_data_mem/RAM_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y29     cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y29     cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       15.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.699ns  (required time - arrival time)
  Source:                 vga_controller_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cores_wrapper/row_gen[2].col_gen[1].core_inst/delayed_vga_vram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkout1 rise@25.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 0.715ns (7.901%)  route 8.335ns (92.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 29.770 - 25.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.575     5.096    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.763 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.425    MMCM_clock_gen_inst/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MMCM_clock_gen_inst/clkout1_buf/O
                         net (fo=95, routed)          1.564     5.085    vga_controller_inst/clk
    SLICE_X39Y42         FDRE                                         r  vga_controller_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  vga_controller_inst/v_count_reg[8]/Q
                         net (fo=21, routed)          1.523     7.027    vga_controller_inst/v_count_reg_n_0_[8]
    SLICE_X48Y42         LUT6 (Prop_lut6_I0_O)        0.296     7.323 r  vga_controller_inst/VRAM_addr[0]_INST_0/O
                         net (fo=16, routed)          6.812    14.135    cores_wrapper/row_gen[2].col_gen[1].core_inst/i_VRAM_addr[0]
    SLICE_X8Y79          FDRE                                         r  cores_wrapper/row_gen[2].col_gen[1].core_inst/delayed_vga_vram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.250    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    28.341 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.457    29.798    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    26.669 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.250    MMCM_clock_gen_inst/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.341 r  MMCM_clock_gen_inst/clkout1_buf/O
                         net (fo=95, routed)          1.429    29.770    cores_wrapper/row_gen[2].col_gen[1].core_inst/clkvga
    SLICE_X8Y79          FDRE                                         r  cores_wrapper/row_gen[2].col_gen[1].core_inst/delayed_vga_vram_addr_reg[0]/C
                         clock pessimism              0.180    29.950    
                         clock uncertainty           -0.085    29.865    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)       -0.031    29.834    cores_wrapper/row_gen[2].col_gen[1].core_inst/delayed_vga_vram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         29.834    
                         arrival time                         -14.135    
  -------------------------------------------------------------------
                         slack                                 15.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga_controller_inst/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cores_wrapper/core_select_col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.375%)  route 0.103ns (35.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.549     1.432    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.372 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.858    MMCM_clock_gen_inst/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MMCM_clock_gen_inst/clkout1_buf/O
                         net (fo=95, routed)          0.565     1.448    vga_controller_inst/clk
    SLICE_X49Y42         FDRE                                         r  vga_controller_inst/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  vga_controller_inst/h_count_reg[10]/Q
                         net (fo=20, routed)          0.103     1.692    vga_controller_inst/h_count_reg[10]
    SLICE_X48Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.737 r  vga_controller_inst/VRAM_addr[13]_INST_0/O
                         net (fo=1, routed)           0.000     1.737    cores_wrapper/global_addr[13]
    SLICE_X48Y42         FDRE                                         r  cores_wrapper/core_select_col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.817     1.944    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.569 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.099    MMCM_clock_gen_inst/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MMCM_clock_gen_inst/clkout1_buf/O
                         net (fo=95, routed)          0.835     1.962    cores_wrapper/clkvga
    SLICE_X48Y42         FDRE                                         r  cores_wrapper/core_select_col_reg[1]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X48Y42         FDRE (Hold_fdre_C_D)         0.092     1.553    cores_wrapper/core_select_col_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y7      cores_wrapper/row_gen[0].col_gen[0].core_inst/vram_mem/RAM_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X37Y41     VGA_B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X37Y41     VGA_B_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_HS_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout1 rise@25.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        2.884ns  (logic 0.552ns (19.140%)  route 2.332ns (80.860%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 29.788 - 25.000 ) 
    Source Clock Delay      (SCD):    5.086ns = ( 25.086 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    23.521 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.575    25.096    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    21.763 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    23.425    MMCM_clock_gen_inst/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.521 r  MMCM_clock_gen_inst/clkout0_buf/O
                         net (fo=7429, routed)        1.565    25.086    sync_reset_gen_inst/clk
    SLICE_X36Y46         FDRE                                         r  sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    25.542 r  sync_reset_gen_inst/reset_sync3_reg_lopt_replica/Q
                         net (fo=1, routed)           0.571    26.113    sync_reset_gen_inst/Q_replN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    26.209 r  sync_reset_gen_inst/glob_buf_sync_reset/O
                         net (fo=1553, routed)        1.761    27.970    proc_rst
    SLICE_X46Y41         FDRE                                         r  VGA_HS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.250    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    28.341 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.457    29.798    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    26.669 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.250    MMCM_clock_gen_inst/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.341 r  MMCM_clock_gen_inst/clkout1_buf/O
                         net (fo=95, routed)          1.447    29.788    clkout1
    SLICE_X46Y41         FDRE                                         r  VGA_HS_reg/C
                         clock pessimism              0.095    29.883    
                         clock uncertainty           -0.205    29.678    
    SLICE_X46Y41         FDRE (Setup_fdre_C_R)       -0.524    29.154    VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         29.154    
                         arrival time                         -27.970    
  -------------------------------------------------------------------
                         slack                                  1.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 sync_reset_gen_inst/reset_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.209ns (21.749%)  route 0.752ns (78.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.549     1.432    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    MMCM_clock_gen_inst/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MMCM_clock_gen_inst/clkout0_buf/O
                         net (fo=7429, routed)        0.566     1.449    sync_reset_gen_inst/clk
    SLICE_X14Y45         FDRE                                         r  sync_reset_gen_inst/reset_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  sync_reset_gen_inst/reset_sync3_reg/Q
                         net (fo=33, routed)          0.609     2.222    vga_controller_inst/lopt
    SLICE_X47Y42         LUT2 (Prop_lut2_I1_O)        0.045     2.267 r  vga_controller_inst/h_count[10]_i_1/O
                         net (fo=11, routed)          0.143     2.410    vga_controller_inst/h_count[10]_i_1_n_0
    SLICE_X47Y42         FDRE                                         r  vga_controller_inst/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.817     1.944    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.569 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.099    MMCM_clock_gen_inst/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MMCM_clock_gen_inst/clkout1_buf/O
                         net (fo=95, routed)          0.833     1.960    vga_controller_inst/clk
    SLICE_X47Y42         FDRE                                         r  vga_controller_inst/h_count_reg[1]/C
                         clock pessimism             -0.198     1.763    
                         clock uncertainty            0.205     1.967    
    SLICE_X47Y42         FDRE (Hold_fdre_C_R)        -0.018     1.949    vga_controller_inst/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.461    





