{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559124910380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559124910384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 20:15:10 2019 " "Processing started: Wed May 29 20:15:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559124910384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124910384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDMI_OUT -c HDMI_OUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off HDMI_OUT -c HDMI_OUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124910385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559124911120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559124911120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_out.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_OUT " "Found entity 1: HDMI_OUT" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559124920827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920827 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "vertical_draw.v(240) " "Verilog HDL syntax warning at vertical_draw.v(240): extra block comment delimiter characters /* within block comment" {  } { { "vertical_draw.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v" 240 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1559124920832 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vertical_draw.v(45) " "Verilog HDL information at vertical_draw.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "vertical_draw.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559124920833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_draw.v 1 1 " "Found 1 design units, including 1 entities, in source file vertical_draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_draw " "Found entity 1: vertical_draw" {  } { { "vertical_draw.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559124920833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_output.v 1 1 " "Found 1 design units, including 1 entities, in source file image_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_output " "Found entity 1: image_output" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559124920838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920838 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I2C_config.v(40) " "Verilog HDL information at I2C_config.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "I2C_config.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_config.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559124920843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_config " "Found entity 1: I2C_config" {  } { { "I2C_config.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559124920844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_controller " "Found entity 1: I2C_controller" {  } { { "I2C_controller.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559124920849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HDMI_OUT " "Elaborating entity \"HDMI_OUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559124920897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_output image_output:i_output " "Elaborating entity \"image_output\" for hierarchy \"image_output:i_output\"" {  } { { "HDMI_OUT.v" "i_output" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559124920900 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "image_output.v(51) " "Verilog HDL warning at image_output.v(51): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 51 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red image_output.v(49) " "Verilog HDL Always Construct warning at image_output.v(49): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green image_output.v(49) " "Verilog HDL Always Construct warning at image_output.v(49): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue image_output.v(49) " "Verilog HDL Always Construct warning at image_output.v(49): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pixel_clock image_output.v(5) " "Output port \"pixel_clock\" at image_output.v(5) has no driver" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] image_output.v(49) " "Inferred latch for \"blue\[0\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] image_output.v(49) " "Inferred latch for \"blue\[1\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] image_output.v(49) " "Inferred latch for \"blue\[2\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] image_output.v(49) " "Inferred latch for \"blue\[3\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] image_output.v(49) " "Inferred latch for \"blue\[4\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] image_output.v(49) " "Inferred latch for \"blue\[5\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] image_output.v(49) " "Inferred latch for \"blue\[6\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] image_output.v(49) " "Inferred latch for \"blue\[7\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] image_output.v(49) " "Inferred latch for \"green\[0\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] image_output.v(49) " "Inferred latch for \"green\[1\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] image_output.v(49) " "Inferred latch for \"green\[2\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] image_output.v(49) " "Inferred latch for \"green\[3\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] image_output.v(49) " "Inferred latch for \"green\[4\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] image_output.v(49) " "Inferred latch for \"green\[5\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] image_output.v(49) " "Inferred latch for \"green\[6\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] image_output.v(49) " "Inferred latch for \"green\[7\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] image_output.v(49) " "Inferred latch for \"red\[0\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] image_output.v(49) " "Inferred latch for \"red\[1\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920901 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] image_output.v(49) " "Inferred latch for \"red\[2\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920902 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] image_output.v(49) " "Inferred latch for \"red\[3\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920902 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] image_output.v(49) " "Inferred latch for \"red\[4\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920902 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] image_output.v(49) " "Inferred latch for \"red\[5\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920902 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] image_output.v(49) " "Inferred latch for \"red\[6\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920902 "|HDMI_OUT|image_output:i_output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] image_output.v(49) " "Inferred latch for \"red\[7\]\" at image_output.v(49)" {  } { { "image_output.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124920902 "|HDMI_OUT|image_output:i_output"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertical_draw image_output:i_output\|vertical_draw:v_draw " "Elaborating entity \"vertical_draw\" for hierarchy \"image_output:i_output\|vertical_draw:v_draw\"" {  } { { "image_output.v" "v_draw" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559124920903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_config I2C_config:i2c_config " "Elaborating entity \"I2C_config\" for hierarchy \"I2C_config:i2c_config\"" {  } { { "HDMI_OUT.v" "i2c_config" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559124920905 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 I2C_config.v(53) " "Verilog HDL assignment warning at I2C_config.v(53): truncated value with size 25 to match size of target (24)" {  } { { "I2C_config.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_config.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559124920907 "|HDMI_OUT|I2C_config:i2c_config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_config.v(113) " "Verilog HDL assignment warning at I2C_config.v(113): truncated value with size 32 to match size of target (1)" {  } { { "I2C_config.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_config.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559124920907 "|HDMI_OUT|I2C_config:i2c_config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_controller I2C_config:i2c_config\|I2C_controller:I2C_cont " "Elaborating entity \"I2C_controller\" for hierarchy \"I2C_config:i2c_config\|I2C_controller:I2C_cont\"" {  } { { "I2C_config.v" "I2C_cont" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_config.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559124920908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_controller.v(61) " "Verilog HDL assignment warning at I2C_controller.v(61): truncated value with size 32 to match size of target (8)" {  } { { "I2C_controller.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559124920909 "|HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "I2C_controller.v(38) " "Verilog HDL Case Statement information at I2C_controller.v(38): all case item expressions in this case statement are onehot" {  } { { "I2C_controller.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_controller.v" 38 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559124920909 "|HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 1 I2C_controller.v(137) " "Verilog HDL assignment warning at I2C_controller.v(137): truncated value with size 24 to match size of target (1)" {  } { { "I2C_controller.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_controller.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559124920909 "|HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[0\] VCC " "Pin \"HDMI_TX_D\[0\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[1\] VCC " "Pin \"HDMI_TX_D\[1\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[2\] VCC " "Pin \"HDMI_TX_D\[2\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[3\] VCC " "Pin \"HDMI_TX_D\[3\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[4\] VCC " "Pin \"HDMI_TX_D\[4\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[5\] VCC " "Pin \"HDMI_TX_D\[5\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[6\] VCC " "Pin \"HDMI_TX_D\[6\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[7\] VCC " "Pin \"HDMI_TX_D\[7\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[8\] VCC " "Pin \"HDMI_TX_D\[8\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[9\] VCC " "Pin \"HDMI_TX_D\[9\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[10\] VCC " "Pin \"HDMI_TX_D\[10\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[11\] VCC " "Pin \"HDMI_TX_D\[11\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[12\] VCC " "Pin \"HDMI_TX_D\[12\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[13\] VCC " "Pin \"HDMI_TX_D\[13\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[14\] VCC " "Pin \"HDMI_TX_D\[14\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[15\] VCC " "Pin \"HDMI_TX_D\[15\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[16\] VCC " "Pin \"HDMI_TX_D\[16\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[17\] VCC " "Pin \"HDMI_TX_D\[17\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[18\] VCC " "Pin \"HDMI_TX_D\[18\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[19\] VCC " "Pin \"HDMI_TX_D\[19\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[20\] VCC " "Pin \"HDMI_TX_D\[20\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[21\] VCC " "Pin \"HDMI_TX_D\[21\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[22\] VCC " "Pin \"HDMI_TX_D\[22\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[23\] VCC " "Pin \"HDMI_TX_D\[23\]\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_D[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_CLK GND " "Pin \"HDMI_TX_CLK\" is stuck at GND" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_DE VCC " "Pin \"HDMI_TX_DE\" is stuck at VCC" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559124921450 "|HDMI_OUT|HDMI_TX_DE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559124921450 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559124921530 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559124921736 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/output_files/HDMI_OUT.map.smsg " "Generated suppressed messages file C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/output_files/HDMI_OUT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124921769 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559124921883 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559124921883 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HDMI_TX_INT " "No output dependent on input pin \"HDMI_TX_INT\"" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559124921944 "|HDMI_OUT|HDMI_TX_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559124921944 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559124921945 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559124921945 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1559124921945 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559124921945 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559124921945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559124921974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 20:15:21 2019 " "Processing ended: Wed May 29 20:15:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559124921974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559124921974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559124921974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559124921974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1559124923473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559124923478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 20:15:22 2019 " "Processing started: Wed May 29 20:15:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559124923478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559124923478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HDMI_OUT -c HDMI_OUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HDMI_OUT -c HDMI_OUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559124923478 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559124924118 ""}
{ "Info" "0" "" "Project  = HDMI_OUT" {  } {  } 0 0 "Project  = HDMI_OUT" 0 0 "Fitter" 0 0 1559124924119 ""}
{ "Info" "0" "" "Revision = HDMI_OUT" {  } {  } 0 0 "Revision = HDMI_OUT" 0 0 "Fitter" 0 0 1559124924119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1559124924276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559124924277 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HDMI_OUT 5CSEBA6U23I7DK " "Selected device 5CSEBA6U23I7DK for design \"HDMI_OUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559124924285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559124924346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559124924346 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559124924797 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559124924828 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559124925304 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1559124935762 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559124935796 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559124935807 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559124935808 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559124935808 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559124935809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559124935809 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559124935809 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HDMI_OUT.sdc " "Synopsys Design Constraints File file not found: 'HDMI_OUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559124936479 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559124936479 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1559124936482 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559124936482 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559124936482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559124936494 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1559124936495 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559124936495 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2S0 " "Node \"HDMI_I2S0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559124936524 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_LRCLK " "Node \"HDMI_LRCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559124936524 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_MCLK " "Node \"HDMI_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559124936524 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_SCLK " "Node \"HDMI_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1559124936524 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1559124936524 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559124936525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559124941555 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1559124941745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559124943265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559124944356 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559124945920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559124945921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559124947031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559124951233 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559124951233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1559124952705 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559124952705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559124952713 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.57 " "Total time spent on timing analysis during the Fitter is 0.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559124954637 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559124954686 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559124955047 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559124955047 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559124956289 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559124959394 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1559124959651 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/output_files/HDMI_OUT.fit.smsg " "Generated suppressed messages file C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/output_files/HDMI_OUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559124959717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6556 " "Peak virtual memory: 6556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559124960404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 20:16:00 2019 " "Processing ended: Wed May 29 20:16:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559124960404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559124960404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559124960404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559124960404 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559124961672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559124961677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 20:16:01 2019 " "Processing started: Wed May 29 20:16:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559124961677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559124961677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HDMI_OUT -c HDMI_OUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HDMI_OUT -c HDMI_OUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559124961677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1559124962494 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559124968592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559124968973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 20:16:08 2019 " "Processing ended: Wed May 29 20:16:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559124968973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559124968973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559124968973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559124968973 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559124969789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559124970493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559124970498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 20:16:10 2019 " "Processing started: Wed May 29 20:16:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559124970498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1559124970498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HDMI_OUT -c HDMI_OUT " "Command: quartus_sta HDMI_OUT -c HDMI_OUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1559124970498 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1559124970678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1559124971555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1559124971555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559124971606 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559124971606 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HDMI_OUT.sdc " "Synopsys Design Constraints File file not found: 'HDMI_OUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1559124972131 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1559124972131 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name _clock_25 _clock_25 " "create_clock -period 1.000 -name _clock_25 _clock_25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559124972132 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name _clock_50 _clock_50 " "create_clock -period 1.000 -name _clock_50 _clock_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559124972132 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559124972132 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1559124972133 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559124972147 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1559124972148 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1559124972164 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559124972192 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559124972192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.819 " "Worst-case setup slack is -3.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124972197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124972197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.819            -196.971 _clock_25  " "   -3.819            -196.971 _clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124972197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.160              -3.160 _clock_50  " "   -3.160              -3.160 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124972197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559124972197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.610 " "Worst-case hold slack is 0.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124972203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124972203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.610               0.000 _clock_25  " "    0.610               0.000 _clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124972203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.223               0.000 _clock_50  " "    1.223               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124972203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559124972203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559124972213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559124972218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.754 " "Worst-case minimum pulse width slack is -0.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124972224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124972224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.754              -1.297 _clock_50  " "   -0.754              -1.297 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124972224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -58.648 _clock_25  " "   -0.538             -58.648 _clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124972224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559124972224 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1559124972241 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559124972280 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559124973831 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559124973960 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559124973970 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559124973970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.097 " "Worst-case setup slack is -4.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124973975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124973975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.097            -201.606 _clock_25  " "   -4.097            -201.606 _clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124973975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.944              -2.944 _clock_50  " "   -2.944              -2.944 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124973975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559124973975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.591 " "Worst-case hold slack is 0.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124973981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124973981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 _clock_25  " "    0.591               0.000 _clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124973981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.039               0.000 _clock_50  " "    1.039               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124973981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559124973981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559124973985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559124973990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.748 " "Worst-case minimum pulse width slack is -0.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124973995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124973995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.748              -1.331 _clock_50  " "   -0.748              -1.331 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124973995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -57.683 _clock_25  " "   -0.538             -57.683 _clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124973995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559124973995 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1559124974008 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559124974244 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559124974921 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559124974998 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559124975001 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559124975001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.277 " "Worst-case setup slack is -2.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277              -2.277 _clock_50  " "   -2.277              -2.277 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.618             -70.541 _clock_25  " "   -1.618             -70.541 _clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559124975007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.239 " "Worst-case hold slack is 0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 _clock_25  " "    0.239               0.000 _clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 _clock_50  " "    1.149               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559124975020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559124975028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559124975035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.762 " "Worst-case minimum pulse width slack is -0.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.762              -1.327 _clock_50  " "   -0.762              -1.327 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 _clock_25  " "    0.049               0.000 _clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559124975041 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1559124975055 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559124975212 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559124975214 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559124975214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.802 " "Worst-case setup slack is -1.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.802              -1.802 _clock_50  " "   -1.802              -1.802 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.334             -58.685 _clock_25  " "   -1.334             -58.685 _clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559124975219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.194 " "Worst-case hold slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 _clock_25  " "    0.194               0.000 _clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.753               0.000 _clock_50  " "    0.753               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559124975225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559124975230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559124975235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.786 " "Worst-case minimum pulse width slack is -0.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.786              -1.459 _clock_50  " "   -0.786              -1.459 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 _clock_25  " "    0.087               0.000 _clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559124975239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559124975239 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559124976663 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559124976664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5177 " "Peak virtual memory: 5177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559124976737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 20:16:16 2019 " "Processing ended: Wed May 29 20:16:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559124976737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559124976737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559124976737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1559124976737 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1559124977501 ""}
