GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\bram_buffer.v'
Analyzing Verilog file 'D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\controller.v'
Analyzing Verilog file 'D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\freq_gen.v'
Analyzing Verilog file 'D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\sample_rate_divider.v'
Analyzing Verilog file 'D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\sampler.v'
Analyzing Verilog file 'D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\startup_tx.v'
Analyzing Verilog file 'D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\top.v'
Analyzing Verilog file 'D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\trigger.v'
Analyzing Verilog file 'D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\uart_rx.v'
Analyzing Verilog file 'D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\uart_tx.v'
Compiling module 'top'("D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\top.v":4)
Compiling module 'sample_rate_divider'("D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\sample_rate_divider.v":7)
Compiling module 'sampler'("D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\sampler.v":4)
Compiling module 'trigger'("D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\trigger.v":4)
Compiling module 'bram_buffer'("D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\bram_buffer.v":5)
Extracting RAM for identifier 'mem'("D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\bram_buffer.v":29)
Compiling module 'uart_rx'("D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\uart_rx.v":5)
Compiling module 'startup_tx'("D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\startup_tx.v":4)
Extracting RAM for identifier 'startup_msg'("D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\startup_tx.v":15)
Compiling module 'uart_tx'("D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\uart_tx.v":5)
Compiling module 'controller'("D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\controller.v":4)
Compiling module 'freq_gen'("D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\freq_gen.v":5)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "trigger" instantiated to "u_trigger" is swept in optimizing("D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\src\top.v":133)
[95%] Generate netlist file "D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\impl\gwsynthesis\fpga_logicanalysis.vg" completed
[100%] Generate report file "D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\impl\gwsynthesis\fpga_logicanalysis_syn.rpt.html" completed
GowinSynthesis finish
