
library ieee;
use ieee.std_logic_1164.all;

entity alu_beh is
    generic(
        operand_width : integer:=4;
        sel_line : integer:=2
        );
    port (
        A: in std_logic_vector(operand_width-1 downto 0);
        B: in std_logic_vector(operand_width-1 downto 0);
        sel: in std_logic_vector(sel_line-1 downto 0);
        op: out std_logic_vector((operand_width*2)-1 downto 0)
    ) ;
end alu_beh;

architecture a1 of alu_beh is
    function add(A: in std_logic_vector(operand_width-1 downto 0); B: in std_logic_vector(operand_width-1 downto 0))
        return std_logic_vector is
		  variable s:std_logic_vector(4 downto 0) := (others => '0');
		  variable c:std_logic_vector(4 downto 0) := (others => '0');
            -- Declare "sum" and "carry" variable
            -- you can use aggregate to initialize the variables as shown below  
            --    variable variable_name : std_logic_vector(3 downto 0) := (others => '0');
        begin
		       addn: for i in 0 to 5 loop
				          sum(i):= (A(i) xor B(i)) xor carry(i)
				       end loop;
				 
            -- write logic for addition
            -- Hint: Use for loop
            return sum;
    end add;

 
begin
alu : process( A, B, sel )
begin

     if sel := '00' then
	    op <= A&B;
	  elsif sel := '01' then
	    op <= '000'&add(A,B);
	  elsif sel := '10' then 
	    variable inter: std_logic_vector(4 downto 0);
		 variable j: inetger;
		 sel2: for i in 0 to 4 loop
		    inter(i) <= A(i) xor B(i)
		 end loop;
		 op <= '000'&inter;
	  else 
	    op <= '000'&add(A,A);
	  end if;	 


   -- complete VHDL code for various outputs of ALU based on select lines
   -- Hint: use if/else statement
   --
   -- add function usage :
   --   signal_name <= add(A,B)
   --   variable_name := add(A,B)
   --
   -- concatenate operator usage:
   --    "0000"&A 
end process ; -- alu
end a1 ; -- a1
