Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f97be7fe3a3244819be057ad0ade57cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PART2_a_test_behav xil_defaultlib.PART2_a_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2_1_8bit
Compiling module xil_defaultlib.Full_Adder_1bit
Compiling module xil_defaultlib.Adder_Substractor_8bit
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.PART1_8bit
Compiling module xil_defaultlib.MUX4_1_8bit
Compiling module xil_defaultlib.PART2_a
Compiling module xil_defaultlib.PART2_a_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot PART2_a_test_behav
