/******************************************************************
* Description
*	This is control unit for the MIPS processor. The control unit is 
*	in charge of generation of the control signals. Its only input 
*	corresponds to opcode from the instruction.
*	1.0
* Author:
*	Dr. Jos√© Luis Pizano Escalante
* email:
*	luispizano@iteso.mx
* Date:
*	05/07/2020
******************************************************************/
module Control
(
	input [5:0]opcode_i,
	
	output reg_dst_o,
	output branch_eq_o,
	output branch_ne_o,
	output mem_read_o,
	output mem_to_reg_o,
	output mem_write_o,
	output alu_src_o,
	output reg_write_o,
	output Jump,
	output [2:0]alu_op_o
	
);


localparam R_TYPE = 0;
//constantes
localparam I_TYPE_LUI  = 6'h0f;
localparam I_TYPE_ADDI = 6'h08;
localparam I_TYPE_ORI  = 6'h0d;

//nuevos
localparam I_TYPE_BEQ  = 6'h04;
localparam I_TYPE_BNE  = 6'h05;
localparam I_TYPE_SW   = 6'h2b;
localparam I_TYPE_LW   = 6'h23;
//nop??

localparam J_TYPE_J    = 6'h02;
localparam J_TYPE_JAL  = 6'h03;



reg [11:0] control_values_r;

always@(opcode_i) begin

	case(opcode_i)
	
		R_TYPE     		:  control_values_r = 12'b01_001_00_00_111;
		//ultimos 3 bits estan dados por nosotros
		I_TYPE_LUI		:  control_values_r = 12'b00_101_00_00_110;
		I_TYPE_ADDI		:  control_values_r = 12'b00_101_00_00_100;
		I_TYPE_ORI		:  control_values_r = 12'b00_101_00_00_101;
		//nuevos
		I_TYPE_BEQ		:  control_values_r = 12'b00_000_00_01_001;//@ 
		I_TYPE_BNE		:  control_values_r = 12'b01_010_00_10_001;//@
		I_TYPE_SW		:  control_values_r = 12'b00_100_01_00_011;//@
		I_TYPE_LW		:  control_values_r = 12'b00_111_10_00_111;//@
		J_TYPE_J 		:  control_values_r = 12'b10_000_00_00_000;//duda
		J_TYPE_JAL		:  control_values_r = 12'b10_001_00_00_000;//duda
		
		default:
			control_values_r = 12'b011111111111;
	endcase
		
end	

assign Jump = control_values_r[11];	//bandera de Jump
assign reg_dst_o = control_values_r[10];//decide entre RT(0) o RD(1)
assign alu_src_o = control_values_r[9];//constante o sagunda salida del RG_file
assign mem_to_reg_o = control_values_r[8];//tomamos registro(1) o directamente de la ALU(0)
assign reg_write_o = control_values_r[7];
assign mem_read_o = control_values_r[6];
assign mem_write_o = control_values_r[5];
assign branch_ne_o = control_values_r[4];
assign branch_eq_o = control_values_r[3];
assign alu_op_o = control_values_r[2:0];	


endmodule


