CADENCE IHNL111422

project_common INV schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds0
project_common NAND2 schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds1
project_common NOR2 schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds2
project_1x Post schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds3
project_common BUF schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds5
project_1x AddrBuf schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds6
project_1x Pre_L0_1t2_NAND schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds7
project_common BitCellLoad_L schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds8
project_common BitCellRow schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds9
project_common BitCellArray schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds10
project_1x RowDecoder_256_1xP schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds11
project_1x RowDecoder_256_1xP_TB schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 1 cds12
project_1x Post_L0_1t8 schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds13
project_1x Post_L1_2t8 schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds14
project_1x Post_L2_4t8 schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds15
project_1x Post_L3_8t8 schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds16
project_1x Post_L4_16t8 schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds17
project_1x Post_L5_32t8 schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds18
project_1x Post_L6_64t8 schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds19
project_1x Post_L7_128t8 schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds20
project_1x_res Post_L8_256t8 schematic nil spectre_cmos_sch_schematic_veriloga_ahdl project_1x RowDecoder_256_1xP_TB config 0 cds21