ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccYE13JE.s 			page 1


   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu fpv4-sp-d16
   4              		.arch_extension dsp
   5              		.eabi_attribute 27, 1
   6              		.eabi_attribute 28, 1
   7              		.eabi_attribute 20, 1
   8              		.eabi_attribute 21, 1
   9              		.eabi_attribute 23, 3
  10              		.eabi_attribute 24, 1
  11              		.eabi_attribute 25, 1
  12              		.eabi_attribute 26, 1
  13              		.eabi_attribute 30, 1
  14              		.eabi_attribute 34, 1
  15              		.eabi_attribute 18, 4
  16              		.file	"ux_utility_pci_write.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.file 1 "Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c"
  21              		.section	.text._ux_utility_pci_write,"ax",%progbits
  22              		.align	1
  23              		.global	_ux_utility_pci_write
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  28              	_ux_utility_pci_write:
  29              	.LVL0:
  30              	.LFB3:
   1:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /**************************************************************************/
   2:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */
   3:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */
   5:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*       This software is licensed under the Microsoft Software License   */
   6:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*       and in the root directory of this software.                      */
   9:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */
  10:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /**************************************************************************/
  11:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
  12:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
  13:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /**************************************************************************/
  14:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /**************************************************************************/
  15:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /**                                                                       */ 
  16:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /** USBX Component                                                        */ 
  17:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /**                                                                       */
  18:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /**   Utility                                                             */
  19:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /**                                                                       */
  20:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /**************************************************************************/
  21:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /**************************************************************************/
  22:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
  23:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
  24:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /* Include necessary system files.  */
  25:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
  26:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** #define UX_SOURCE_CODE
  27:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
  28:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** #include "ux_api.h"
ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccYE13JE.s 			page 2


  29:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
  30:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
  31:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /**************************************************************************/ 
  32:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */ 
  33:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*  FUNCTION                                               RELEASE        */ 
  34:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */ 
  35:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*    _ux_utility_pci_write                               PORTABLE C      */ 
  36:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                           6.1          */
  37:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*  AUTHOR                                                                */
  38:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */
  39:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*    Chaoqiong Xiao, Microsoft Corporation                               */
  40:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */
  41:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*  DESCRIPTION                                                           */
  42:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */ 
  43:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*    This function writes a 32/16/8 bit value to a specific PCI bus      */ 
  44:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*    at a certain offset.                                                */ 
  45:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */ 
  46:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*  INPUT                                                                 */ 
  47:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */ 
  48:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*    bus_number                            PCI bus number                */ 
  49:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*    device_number                         Device number                 */ 
  50:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*    function_number                       Function number               */ 
  51:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*    offset                                Offset                        */ 
  52:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*    value                                 Value to write                */ 
  53:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*    write_size                            Size of write                 */ 
  54:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */ 
  55:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*  OUTPUT                                                                */ 
  56:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */ 
  57:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*    None                                                                */ 
  58:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */ 
  59:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*  CALLS                                                                 */ 
  60:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */ 
  61:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*    outpl                                 PCI output long function      */
  62:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*    outpw                                 PCI output word function      */ 
  63:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*    outpb                                 PCI output byte function      */ 
  64:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */ 
  65:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*  CALLED BY                                                             */ 
  66:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */ 
  67:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*    USBX Components                                                     */ 
  68:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */ 
  69:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*  RELEASE HISTORY                                                       */ 
  70:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */ 
  71:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*    DATE              NAME                      DESCRIPTION             */ 
  72:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */ 
  73:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
  74:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
  75:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                            resulting in version 6.1    */
  76:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /*                                                                        */
  77:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** /**************************************************************************/
  78:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** VOID  _ux_utility_pci_write(ULONG bus_number, ULONG device_number, ULONG function_number,
  79:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****                                 ULONG offset, ULONG value, UINT write_size)
  80:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** {
  31              		.loc 1 80 1 view -0
  32              		.cfi_startproc
  33              		@ args = 8, pretend = 0, frame = 0
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  35              		@ link register save eliminated.
ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccYE13JE.s 			page 3


  36              		.loc 1 80 1 is_stmt 0 view .LVU1
  37 0000 10B4     		push	{r4}
  38              		.cfi_def_cfa_offset 4
  39              		.cfi_offset 4, -4
  40 0002 029C     		ldr	r4, [sp, #8]
  81:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
  82:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** ULONG   destination_address;
  41              		.loc 1 82 1 is_stmt 1 view .LVU2
  83:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** ULONG   cfg_ctrl;
  42              		.loc 1 83 1 view .LVU3
  84:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
  85:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
  86:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****     /* Calculate the destination address.  */
  87:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****     destination_address =  (((bus_number << 16) & 0x00ff0000) | ((device_number << 11) & 0x0000f800
  43              		.loc 1 87 5 view .LVU4
  44              		.loc 1 87 42 is_stmt 0 view .LVU5
  45 0004 0004     		lsls	r0, r0, #16
  46              	.LVL1:
  47              		.loc 1 87 49 view .LVU6
  48 0006 00F47F00 		and	r0, r0, #16711680
  49              		.loc 1 87 81 view .LVU7
  50 000a C902     		lsls	r1, r1, #11
  51              	.LVL2:
  52              		.loc 1 87 88 view .LVU8
  53 000c 89B2     		uxth	r1, r1
  54              		.loc 1 87 63 view .LVU9
  55 000e 0843     		orrs	r0, r0, r1
  88:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****                                     ((function_number << 8) & 0x00000700));
  56              		.loc 1 88 55 view .LVU10
  57 0010 1202     		lsls	r2, r2, #8
  58              	.LVL3:
  59              		.loc 1 88 61 view .LVU11
  60 0012 02F4E062 		and	r2, r2, #1792
  87:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****                                     ((function_number << 8) & 0x00000700));
  61              		.loc 1 87 25 view .LVU12
  62 0016 1043     		orrs	r0, r0, r2
  63              	.LVL4:
  89:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
  90:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****     /* Calculate the configure control value.  */
  91:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****     cfg_ctrl = destination_address | offset | 0x80000000;
  64              		.loc 1 91 5 is_stmt 1 view .LVU13
  65              		.loc 1 91 36 is_stmt 0 view .LVU14
  66 0018 1843     		orrs	r0, r0, r3
  67              	.LVL5:
  68              		.loc 1 91 14 view .LVU15
  69 001a 40F00040 		orr	r0, r0, #-2147483648
  70              	.LVL6:
  92:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
  93:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****     /* Process relative to write size.  */
  94:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****     switch(write_size)
  71              		.loc 1 94 5 is_stmt 1 view .LVU16
  72 001e 102C     		cmp	r4, #16
  73 0020 15D0     		beq	.L2
  74 0022 202C     		cmp	r4, #32
  75 0024 0AD0     		beq	.L3
  76 0026 082C     		cmp	r4, #8
  77 0028 0ED1     		bne	.L1
ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccYE13JE.s 			page 4


  95:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****     {
  96:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
  97:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****     case 32:
  98:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
  99:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         /* Write the address we need to write to.  */
 100:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         outpl(UX_PCI_CFG_CTRL_ADDRESS, cfg_ctrl);
 101:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
 102:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         /* Write the 32 bit content of this address.  */
 103:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         outpl(UX_PCI_CFG_DATA_ADDRESS, value);
 104:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         break;
 105:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         
 106:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****     case 16:
 107:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****             
 108:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         /* Write the address we need to write to.  */
 109:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         outpl(UX_PCI_CFG_CTRL_ADDRESS, cfg_ctrl);
 110:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
 111:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         /* Write the 16 bit content of this address.  */
 112:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         outpw(UX_PCI_CFG_DATA_ADDRESS + (offset & 2), (USHORT) value);
 113:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         break;
 114:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****     
 115:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****     case 8:
 116:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
 117:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         /* Write the address we need to write to.  */
 118:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         outpl(UX_PCI_CFG_CTRL_ADDRESS, cfg_ctrl);
  78              		.loc 1 118 9 view .LVU17
  79 002a 0022     		movs	r2, #0
  80              	.LVL7:
  81              		.loc 1 118 9 is_stmt 0 view .LVU18
  82 002c C2F8F80C 		str	r0, [r2, #3320]
  83              	.LVL8:
 119:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
 120:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         /* Write the 8 bit content of this address */
 121:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         outpb(UX_PCI_CFG_DATA_ADDRESS + (offset & 3), (UCHAR) value);
  84              		.loc 1 121 9 is_stmt 1 view .LVU19
  85 0030 03F00303 		and	r3, r3, #3
  86              	.LVL9:
  87              		.loc 1 121 9 is_stmt 0 view .LVU20
  88 0034 019A     		ldr	r2, [sp, #4]
  89 0036 83F8FC2C 		strb	r2, [r3, #3324]
 122:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         break;
  90              		.loc 1 122 9 is_stmt 1 view .LVU21
 123:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
 124:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****     default:
 125:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****             
 126:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         break;
 127:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****     }
 128:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** }
  91              		.loc 1 128 1 is_stmt 0 view .LVU22
  92 003a 05E0     		b	.L1
  93              	.LVL10:
  94              	.L3:
 100:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
  95              		.loc 1 100 9 is_stmt 1 view .LVU23
  96 003c 0023     		movs	r3, #0
  97              	.LVL11:
 100:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
  98              		.loc 1 100 9 is_stmt 0 view .LVU24
ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccYE13JE.s 			page 5


  99 003e C3F8F80C 		str	r0, [r3, #3320]
 100              	.LVL12:
 103:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         break;
 101              		.loc 1 103 9 is_stmt 1 view .LVU25
 102 0042 019A     		ldr	r2, [sp, #4]
 103              	.LVL13:
 103:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         break;
 104              		.loc 1 103 9 is_stmt 0 view .LVU26
 105 0044 C3F8FC2C 		str	r2, [r3, #3324]
 104:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         
 106              		.loc 1 104 9 is_stmt 1 view .LVU27
 107              	.L1:
 108              		.loc 1 128 1 is_stmt 0 view .LVU28
 109 0048 5DF8044B 		ldr	r4, [sp], #4
 110              		.cfi_remember_state
 111              		.cfi_restore 4
 112              		.cfi_def_cfa_offset 0
 113 004c 7047     		bx	lr
 114              	.LVL14:
 115              	.L2:
 116              		.cfi_restore_state
 109:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
 117              		.loc 1 109 9 is_stmt 1 view .LVU29
 118 004e 0022     		movs	r2, #0
 119              	.LVL15:
 109:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c **** 
 120              		.loc 1 109 9 is_stmt 0 view .LVU30
 121 0050 C2F8F80C 		str	r0, [r2, #3320]
 122              	.LVL16:
 112:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         break;
 123              		.loc 1 112 9 is_stmt 1 view .LVU31
 124 0054 03F00203 		and	r3, r3, #2
 125              	.LVL17:
 112:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****         break;
 126              		.loc 1 112 9 is_stmt 0 view .LVU32
 127 0058 019A     		ldr	r2, [sp, #4]
 128 005a A3F8FC2C 		strh	r2, [r3, #3324]	@ movhi
 113:Middlewares/ST/usbx/common/core/src/ux_utility_pci_write.c ****     
 129              		.loc 1 113 9 is_stmt 1 view .LVU33
 130 005e F3E7     		b	.L1
 131              		.cfi_endproc
 132              	.LFE3:
 134              		.text
 135              	.Letext0:
 136              		.file 2 "Middlewares/ST/usbx/ports/generic/inc/ux_port.h"
ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccYE13JE.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 ux_utility_pci_write.c
C:\Users\sapph\AppData\Local\Temp\ccYE13JE.s:22     .text._ux_utility_pci_write:00000000 $t
C:\Users\sapph\AppData\Local\Temp\ccYE13JE.s:28     .text._ux_utility_pci_write:00000000 _ux_utility_pci_write

NO UNDEFINED SYMBOLS
