{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1390211810663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1390211810665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 10:56:49 2014 " "Processing started: Mon Jan 20 10:56:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1390211810665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1390211810665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_Penar_Skibiak -c AES_Penar_Skibiak " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_Penar_Skibiak -c AES_Penar_Skibiak" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1390211810666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1390211811914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-behavior " "Found design unit 1: Main-behavior" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211813843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1390211813843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1390211813843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_decrypt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aes_decrypt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AES_decrypt-behavior " "Found design unit 1: AES_decrypt-behavior" {  } { { "AES_decrypt.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/AES_decrypt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211813854 ""} { "Info" "ISGN_ENTITY_NAME" "1 AES_decrypt " "Found entity 1: AES_decrypt" {  } { { "AES_decrypt.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/AES_decrypt.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1390211813854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1390211813854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_encrypt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aes_encrypt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AES_encrypt-behavior " "Found design unit 1: AES_encrypt-behavior" {  } { { "AES_encrypt.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/AES_encrypt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211813865 ""} { "Info" "ISGN_ENTITY_NAME" "1 AES_encrypt " "Found entity 1: AES_encrypt" {  } { { "AES_encrypt.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/AES_encrypt.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1390211813865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1390211813865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aes_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AES_core-behavior " "Found design unit 1: AES_core-behavior" {  } { { "AES_core.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/AES_core.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211813875 ""} { "Info" "ISGN_ENTITY_NAME" "1 AES_core " "Found entity 1: AES_core" {  } { { "AES_core.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/AES_core.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1390211813875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1390211813875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keys-behavior " "Found design unit 1: Keys-behavior" {  } { { "Keys.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Keys.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211813888 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keys " "Found entity 1: Keys" {  } { { "Keys.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Keys.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1390211813888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1390211813888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_controller-behavior " "Found design unit 1: LCD_controller-behavior" {  } { { "LCD_controller.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/LCD_controller.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211813903 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_controller " "Found entity 1: LCD_controller" {  } { { "LCD_controller.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/LCD_controller.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1390211813903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1390211813903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_box.vhd 2 0 " "Found 2 design units, including 0 entities, in source file s_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S_Box " "Found design unit 1: S_Box" {  } { { "S_Box.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/S_Box.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211813914 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 S_Box-body " "Found design unit 2: S_Box-body" {  } { { "S_Box.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/S_Box.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211813914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1390211813914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_s_box.vhd 2 0 " "Found 2 design units, including 0 entities, in source file inv_s_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inv_S_Box " "Found design unit 1: Inv_S_Box" {  } { { "Inv_S_Box.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Inv_S_Box.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211813933 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Inv_S_Box-body " "Found design unit 2: Inv_S_Box-body" {  } { { "Inv_S_Box.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Inv_S_Box.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211813933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1390211813933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rows.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_rows.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Rows-behavior " "Found design unit 1: Shift_Rows-behavior" {  } { { "Shift_Rows.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Shift_Rows.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211813944 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Rows " "Found entity 1: Shift_Rows" {  } { { "Shift_Rows.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Shift_Rows.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1390211813944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1390211813944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverse_shift_rows.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverse_shift_rows.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inverse_Shift_Rows-behavior " "Found design unit 1: Inverse_Shift_Rows-behavior" {  } { { "Inverse_Shift_Rows.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Inverse_Shift_Rows.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211813957 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inverse_Shift_Rows " "Found entity 1: Inverse_Shift_Rows" {  } { { "Inverse_Shift_Rows.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Inverse_Shift_Rows.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1390211813957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1390211813957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mix_columns.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mix_columns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CORE_FUN " "Found design unit 1: CORE_FUN" {  } { { "Mix_Columns.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Mix_Columns.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211813973 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CORE_FUN-body " "Found design unit 2: CORE_FUN-body" {  } { { "Mix_Columns.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Mix_Columns.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211813973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1390211813973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverse_mix_columns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverse_mix_columns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inverse_Mix_Columns-behavior " "Found design unit 1: Inverse_Mix_Columns-behavior" {  } { { "Inverse_Mix_Columns.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Inverse_Mix_Columns.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211813988 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inverse_Mix_Columns " "Found entity 1: Inverse_Mix_Columns" {  } { { "Inverse_Mix_Columns.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Inverse_Mix_Columns.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1390211813988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1390211813988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_functions_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file my_functions_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 My_Functions_package " "Found design unit 1: My_Functions_package" {  } { { "My_Functions_package.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/My_Functions_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211814000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 My_Functions_package-body " "Found design unit 2: My_Functions_package-body" {  } { { "My_Functions_package.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/My_Functions_package.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211814000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1390211814000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyschedulerfunction.vhd 2 0 " "Found 2 design units, including 0 entities, in source file keyschedulerfunction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeySchedulerFunction " "Found design unit 1: KeySchedulerFunction" {  } { { "KeySchedulerFunction.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/KeySchedulerFunction.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211814012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 KeySchedulerFunction-body " "Found design unit 2: KeySchedulerFunction-body" {  } { { "KeySchedulerFunction.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/KeySchedulerFunction.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211814012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1390211814012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addroundkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddRoundKey-behavior " "Found design unit 1: AddRoundKey-behavior" {  } { { "AddRoundKey.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/AddRoundKey.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211814024 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "AddRoundKey.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/AddRoundKey.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1390211814024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1390211814024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mypackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mypackage " "Found design unit 1: mypackage" {  } { { "mypackage.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/mypackage.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211814037 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mypackage-body " "Found design unit 2: mypackage-body" {  } { { "mypackage.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/mypackage.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211814037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1390211814037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subbytes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubBytes-behavior " "Found design unit 1: SubBytes-behavior" {  } { { "SubBytes.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/SubBytes.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211814048 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubBytes " "Found entity 1: SubBytes" {  } { { "SubBytes.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/SubBytes.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1390211814048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1390211814048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "round.vhd 2 1 " "Found 2 design units, including 1 entities, in source file round.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Round-behavior " "Found design unit 1: Round-behavior" {  } { { "Round.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Round.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1390211814061 ""} { "Info" "ISGN_ENTITY_NAME" "1 Round " "Found entity 1: Round" {  } { { "Round.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Round.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1390211814061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1390211814061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1390211814272 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "initialKey Main.vhd(59) " "VHDL Signal Declaration warning at Main.vhd(59): used explicit default value for signal \"initialKey\" because signal was never assigned a value" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1390211814300 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "STATE Main.vhd(71) " "VHDL Signal Declaration warning at Main.vhd(71): used explicit default value for signal \"STATE\" because signal was never assigned a value" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1390211814301 "|Main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "round_count Main.vhd(100) " "Verilog HDL or VHDL warning at Main.vhd(100): object \"round_count\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1390211814312 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "actual_round Main.vhd(101) " "VHDL Variable Declaration warning at Main.vhd(101): used initial value expression for variable \"actual_round\" because variable was never assigned a value" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 101 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1390211814312 "|Main"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Main.vhd(105) " "Verilog HDL or VHDL warning at Main.vhd(105): conditional expression evaluates to a constant" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 105 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1390211814313 "|Main"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "AFTER_MIX Main.vhd(78) " "Using initial value X (don't care) for net \"AFTER_MIX\" at Main.vhd(78)" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 78 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1390211814789 "|Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_controller LCD_controller:dut " "Elaborating entity \"LCD_controller\" for hierarchy \"LCD_controller:dut\"" {  } { { "Main.vhd" "dut" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1390211814879 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] VCC " "Pin \"LED\[0\]\" is stuck at VCC" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1390211816529 "|Main|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1390211816529 "|Main|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1390211816529 "|Main|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[12\] GND " "Pin \"LED\[12\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1390211816529 "|Main|LED[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[13\] GND " "Pin \"LED\[13\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1390211816529 "|Main|LED[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[14\] GND " "Pin \"LED\[14\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1390211816529 "|Main|LED[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[15\] GND " "Pin \"LED\[15\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1390211816529 "|Main|LED[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[16\] GND " "Pin \"LED\[16\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1390211816529 "|Main|LED[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1390211816529 "|Main|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1390211816529 "|Main|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[6\] GND " "Pin \"LCD_DATA\[6\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1390211816529 "|Main|LCD_DATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[7\] GND " "Pin \"LCD_DATA\[7\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1390211816529 "|Main|LCD_DATA[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1390211816529 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1390211817118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1390211817118 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY " "No output dependent on input pin \"KEY\"" {  } { { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1390211817246 "|Main|KEY"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1390211817246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1390211817248 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1390211817248 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1390211817248 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1390211817248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1390211817327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 10:56:57 2014 " "Processing ended: Mon Jan 20 10:56:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1390211817327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1390211817327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1390211817327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1390211817327 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1390211821734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1390211821740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 10:57:00 2014 " "Processing started: Mon Jan 20 10:57:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1390211821740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1390211821740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AES_Penar_Skibiak -c AES_Penar_Skibiak " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AES_Penar_Skibiak -c AES_Penar_Skibiak" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1390211821741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1390211822409 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AES_Penar_Skibiak EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"AES_Penar_Skibiak\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1390211822433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1390211822539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1390211822539 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1390211823834 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1390211823864 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1390211827000 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/blost/Dropbox/AES_finall/AES/" { { 0 { 0 ""} 0 261 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1390211827005 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/blost/Dropbox/AES_finall/AES/" { { 0 { 0 ""} 0 262 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1390211827005 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/blost/Dropbox/AES_finall/AES/" { { 0 { 0 ""} 0 263 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1390211827005 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1390211827005 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AES_Penar_Skibiak.sdc " "Synopsys Design Constraints File file not found: 'AES_Penar_Skibiak.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1390211827337 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1390211827338 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1390211827343 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Automatically promoted node CLK (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1390211827367 ""}  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { CLK } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Main.vhd" "" { Text "C:/Users/blost/Dropbox/AES_finall/AES/Main.vhd" 16 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/blost/Dropbox/AES_finall/AES/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1390211827367 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1390211827625 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1390211827626 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1390211827627 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1390211827630 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1390211827632 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1390211827633 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1390211827633 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1390211827634 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1390211827658 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1390211827660 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1390211827660 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1390211827691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1390211834610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1390211835002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1390211835010 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1390211842010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1390211842010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1390211845164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y0 X23_Y12 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X23_Y12" {  } { { "loc" "" { Generic "C:/Users/blost/Dropbox/AES_finall/AES/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X23_Y12"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X23_Y12"} 12 0 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1390211849968 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1390211849968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1390211851382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1390211851388 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1390211851388 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1390211851434 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "30 " "Found 30 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[3\] 0 " "Pin \"LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[4\] 0 " "Pin \"LED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[5\] 0 " "Pin \"LED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[6\] 0 " "Pin \"LED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[7\] 0 " "Pin \"LED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[8\] 0 " "Pin \"LED\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[9\] 0 " "Pin \"LED\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[10\] 0 " "Pin \"LED\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[11\] 0 " "Pin \"LED\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[12\] 0 " "Pin \"LED\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[13\] 0 " "Pin \"LED\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[14\] 0 " "Pin \"LED\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[15\] 0 " "Pin \"LED\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[16\] 0 " "Pin \"LED\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[17\] 0 " "Pin \"LED\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ENABLE 0 " "Pin \"LCD_ENABLE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1390211851451 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1390211851451 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1390211852082 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1390211852119 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1390211853019 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1390211856277 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1390211856437 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/blost/Dropbox/AES_finall/AES/output_files/AES_Penar_Skibiak.fit.smsg " "Generated suppressed messages file C:/Users/blost/Dropbox/AES_finall/AES/output_files/AES_Penar_Skibiak.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1390211856808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1390211857443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 10:57:37 2014 " "Processing ended: Mon Jan 20 10:57:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1390211857443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1390211857443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1390211857443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1390211857443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1390211861106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1390211861108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 10:57:39 2014 " "Processing started: Mon Jan 20 10:57:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1390211861108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1390211861108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AES_Penar_Skibiak -c AES_Penar_Skibiak " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AES_Penar_Skibiak -c AES_Penar_Skibiak" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1390211861109 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1390211870631 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1390211870971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1390211875353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 10:57:55 2014 " "Processing ended: Mon Jan 20 10:57:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1390211875353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1390211875353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1390211875353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1390211875353 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1390211876707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1390211879132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1390211879135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 10:57:57 2014 " "Processing started: Mon Jan 20 10:57:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1390211879135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1390211879135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AES_Penar_Skibiak -c AES_Penar_Skibiak " "Command: quartus_sta AES_Penar_Skibiak -c AES_Penar_Skibiak" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1390211879137 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1390211879675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1390211880378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1390211880542 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1390211880542 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AES_Penar_Skibiak.sdc " "Synopsys Design Constraints File file not found: 'AES_Penar_Skibiak.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1390211880914 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1390211880916 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1390211880920 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1390211880920 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1390211880932 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1390211880980 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1390211881012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.002 " "Worst-case setup slack is -3.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1390211881020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1390211881020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.002      -153.289 CLK  " "   -3.002      -153.289 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1390211881020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1390211881020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1390211882033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1390211882033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLK  " "    0.391         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1390211882033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1390211882033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1390211882042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1390211882050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1390211882059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1390211882059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -63.380 CLK  " "   -1.380       -63.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1390211882059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1390211882059 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1390211882217 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1390211882222 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1390211882401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.872 " "Worst-case setup slack is -0.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1390211882411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1390211882411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.872       -39.167 CLK  " "   -0.872       -39.167 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1390211882411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1390211882411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1390211882428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1390211882428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLK  " "    0.215         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1390211882428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1390211882428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1390211883439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1390211883453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1390211883462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1390211883462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -63.380 CLK  " "   -1.380       -63.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1390211883462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1390211883462 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1390211883660 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1390211886767 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1390211886768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1390211888034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 10:58:08 2014 " "Processing ended: Mon Jan 20 10:58:08 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1390211888034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1390211888034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1390211888034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1390211888034 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1390211891231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1390211891233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 10:58:10 2014 " "Processing started: Mon Jan 20 10:58:10 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1390211891233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1390211891233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AES_Penar_Skibiak -c AES_Penar_Skibiak " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AES_Penar_Skibiak -c AES_Penar_Skibiak" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1390211891234 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "AES_Penar_Skibiak.vho\", \"AES_Penar_Skibiak_fast.vho AES_Penar_Skibiak_vhd.sdo AES_Penar_Skibiak_vhd_fast.sdo C:/Users/blost/Dropbox/AES_finall/AES/simulation/modelsim/ simulation " "Generated files \"AES_Penar_Skibiak.vho\", \"AES_Penar_Skibiak_fast.vho\", \"AES_Penar_Skibiak_vhd.sdo\" and \"AES_Penar_Skibiak_vhd_fast.sdo\" in directory \"C:/Users/blost/Dropbox/AES_finall/AES/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1390211892810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1390211892955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 10:58:12 2014 " "Processing ended: Mon Jan 20 10:58:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1390211892955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1390211892955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1390211892955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1390211892955 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1390211893805 ""}
