// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="FFT_C_FFT_C,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7cg-fbvb900-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.614000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=16,HLS_SYN_DSP=0,HLS_SYN_FF=1267,HLS_SYN_LUT=2348,HLS_VERSION=2021_1}" *)

module FFT_C (
        in_stream_V_dout,
        in_stream_V_empty_n,
        in_stream_V_read,
        out_stream_V_din,
        out_stream_V_full_n,
        out_stream_V_write,
        ctrl1_reg,
        ctrl2_reg,
        layer1_reg,
        layer2_reg,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle
);


input  [31:0] in_stream_V_dout;
input   in_stream_V_empty_n;
output   in_stream_V_read;
output  [31:0] out_stream_V_din;
input   out_stream_V_full_n;
output   out_stream_V_write;
input  [31:0] ctrl1_reg;
input  [31:0] ctrl2_reg;
input  [31:0] layer1_reg;
input  [31:0] layer2_reg;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;

wire    Loop_VITIS_LOOP_131_1_proc3_U0_ap_start;
wire    Loop_VITIS_LOOP_131_1_proc3_U0_ap_done;
wire    Loop_VITIS_LOOP_131_1_proc3_U0_ap_continue;
wire    Loop_VITIS_LOOP_131_1_proc3_U0_ap_idle;
wire    Loop_VITIS_LOOP_131_1_proc3_U0_ap_ready;
wire    Loop_VITIS_LOOP_131_1_proc3_U0_in_stream_V_read;
wire   [31:0] Loop_VITIS_LOOP_131_1_proc3_U0_out_stream_V_din;
wire    Loop_VITIS_LOOP_131_1_proc3_U0_out_stream_V_write;

FFT_C_Loop_VITIS_LOOP_131_1_proc3 Loop_VITIS_LOOP_131_1_proc3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Loop_VITIS_LOOP_131_1_proc3_U0_ap_start),
    .ap_done(Loop_VITIS_LOOP_131_1_proc3_U0_ap_done),
    .ap_continue(Loop_VITIS_LOOP_131_1_proc3_U0_ap_continue),
    .ap_idle(Loop_VITIS_LOOP_131_1_proc3_U0_ap_idle),
    .ap_ready(Loop_VITIS_LOOP_131_1_proc3_U0_ap_ready),
    .ctrl1_reg(ctrl1_reg),
    .in_stream_V_dout(in_stream_V_dout),
    .in_stream_V_empty_n(in_stream_V_empty_n),
    .in_stream_V_read(Loop_VITIS_LOOP_131_1_proc3_U0_in_stream_V_read),
    .out_stream_V_din(Loop_VITIS_LOOP_131_1_proc3_U0_out_stream_V_din),
    .out_stream_V_full_n(out_stream_V_full_n),
    .out_stream_V_write(Loop_VITIS_LOOP_131_1_proc3_U0_out_stream_V_write)
);

assign Loop_VITIS_LOOP_131_1_proc3_U0_ap_continue = 1'b1;

assign Loop_VITIS_LOOP_131_1_proc3_U0_ap_start = ap_start;

assign ap_done = Loop_VITIS_LOOP_131_1_proc3_U0_ap_done;

assign ap_idle = Loop_VITIS_LOOP_131_1_proc3_U0_ap_idle;

assign ap_ready = Loop_VITIS_LOOP_131_1_proc3_U0_ap_ready;

assign in_stream_V_read = Loop_VITIS_LOOP_131_1_proc3_U0_in_stream_V_read;

assign out_stream_V_din = Loop_VITIS_LOOP_131_1_proc3_U0_out_stream_V_din;

assign out_stream_V_write = Loop_VITIS_LOOP_131_1_proc3_U0_out_stream_V_write;

endmodule //FFT_C
