Loading db file '/cadtools/tsmc/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_121b/tcbn65gpluswc.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
 
****************************************
Report : power
        -analysis_effort low
Design : gen_cla_decomposed
Version: K-2015.06-SP5-1
Date   : Wed Apr 13 11:14:50 2016
****************************************


Library(s) Used:

    tcbn65gpluswc (File: /cadtools/tsmc/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_121b/tcbn65gpluswc.db)


Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
gen_cla_decomposed     ZeroWireload      tcbn65gpluswc
gen_nonlinear_part     ZeroWireload      tcbn65gpluswc
gen_linear_part        ZeroWireload      tcbn65gpluswc


Global Operating Voltage = 0.9  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   8.0730 uW   (87%)
  Net Switching Power  =   1.2149 uW   (13%)
                         ---------
Total Dynamic Power    =   9.2879 uW  (100%)

Cell Leakage Power     = 652.3268 nW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  8.0730e-03        1.2149e-03          652.3268        9.9403e-03  ( 100.00%)
--------------------------------------------------------------------------------------------------
Total          8.0730e-03 mW     1.2149e-03 mW       652.3268 nW     9.9403e-03 mW
1
