5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (endian3.vcd) 2 -o (endian3.cdd) 2 -v (endian3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 endian3.v 1 22 1
2 1 3d 7 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 5 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 FOOBAR 2 0 2c0000 1 0 0 7 8 17 17 0 0 0 0 0
4 1 7 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 endian3.v 0 11 1
2 2 0 8 50008 1 21004 0 0 1 16 0 0
2 3 1 8 10001 0 1410 0 0 1 1 a
2 4 37 8 10008 1 16 2 3
2 5 0 9 20002 1 1008 0 0 32 48 5 0
2 6 2c 9 10002 2 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 0 10 c000c 1 1004 0 0 32 48 0 0
2 8 33 10 5000d 1 1004 0 7 1 18 0 1 0 0 0 0 FOOBAR
2 9 1 10 10001 0 1410 0 0 1 1 a
2 10 37 10 1000d 1 6 8 9
4 4 8 1 11 6 6 4
4 6 9 1 0 10 0 4
4 10 10 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 endian3.v 0 20 1
