└── source_file "//////////////////////////////////////////////////..." [0:0-47:9]
    ├── comment "//////////////////////////////////////////////////..." [0:0-0:76]
    ├── comment "// Parameterized Module for AST Testing" [1:0-1:39]
    ├── comment "//" [2:0-2:3]
    ├── comment "// This module includes parameters and more comple..." [3:0-3:69]
    ├── comment "//////////////////////////////////////////////////..." [4:0-4:76]
    └── module_declaration "module parameterized_module #(\n    parameter int ..." [6:0-47:9]
        ├── module_ansi_header "module parameterized_module #(\n    parameter int ..." [6:0-23:2]
        │   ├── module_keyword "module" [6:0-6:6]
        │   │   └── module [6:0-6:6]
        │   ├── simple_identifier "parameterized_module" [6:7-6:27]
        │   ├── parameter_port_list "#(\n    parameter int unsigned WIDTH = 32,\n    pa..." [6:28-10:1]
        │   │   ├── # [6:28-6:29]
        │   │   ├── ( [6:29-6:30]
        │   │   ├── parameter_port_declaration "parameter int unsigned WIDTH = 32" [7:4-7:37]
        │   │   │   └── parameter_declaration "parameter int unsigned WIDTH = 32" [7:4-7:37]
        │   │   │       ├── parameter [7:4-7:13]
        │   │   │       ├── data_type_or_implicit "int unsigned" [7:14-7:26]
        │   │   │       │   └── data_type "int unsigned" [7:14-7:26]
        │   │   │       │       ├── integer_atom_type "int" [7:14-7:17]
        │   │   │       │       │   └── int [7:14-7:17]
        │   │   │       │       └── unsigned [7:18-7:26]
        │   │   │       └── list_of_param_assignments "WIDTH = 32" [7:27-7:37]
        │   │   │           └── param_assignment "WIDTH = 32" [7:27-7:37]
        │   │   │               ├── simple_identifier "WIDTH" [7:27-7:32]
        │   │   │               ├── = [7:33-7:34]
        │   │   │               └── constant_param_expression "32" [7:35-7:37]
        │   │   │                   └── constant_mintypmax_expression "32" [7:35-7:37]
        │   │   │                       └── constant_expression "32" [7:35-7:37]
        │   │   │                           └── constant_primary "32" [7:35-7:37]
        │   │   │                               └── primary_literal "32" [7:35-7:37]
        │   │   │                                   └── integral_number "32" [7:35-7:37]
        │   │   │                                       └── decimal_number "32" [7:35-7:37]
        │   │   │                                           └── unsigned_number "32" [7:35-7:37]
        │   │   ├── , [7:37-7:38]
        │   │   ├── parameter_port_declaration "parameter int unsigned DEPTH = 16" [8:4-8:37]
        │   │   │   └── parameter_declaration "parameter int unsigned DEPTH = 16" [8:4-8:37]
        │   │   │       ├── parameter [8:4-8:13]
        │   │   │       ├── data_type_or_implicit "int unsigned" [8:14-8:26]
        │   │   │       │   └── data_type "int unsigned" [8:14-8:26]
        │   │   │       │       ├── integer_atom_type "int" [8:14-8:17]
        │   │   │       │       │   └── int [8:14-8:17]
        │   │   │       │       └── unsigned [8:18-8:26]
        │   │   │       └── list_of_param_assignments "DEPTH = 16" [8:27-8:37]
        │   │   │           └── param_assignment "DEPTH = 16" [8:27-8:37]
        │   │   │               ├── simple_identifier "DEPTH" [8:27-8:32]
        │   │   │               ├── = [8:33-8:34]
        │   │   │               └── constant_param_expression "16" [8:35-8:37]
        │   │   │                   └── constant_mintypmax_expression "16" [8:35-8:37]
        │   │   │                       └── constant_expression "16" [8:35-8:37]
        │   │   │                           └── constant_primary "16" [8:35-8:37]
        │   │   │                               └── primary_literal "16" [8:35-8:37]
        │   │   │                                   └── integral_number "16" [8:35-8:37]
        │   │   │                                       └── decimal_number "16" [8:35-8:37]
        │   │   │                                           └── unsigned_number "16" [8:35-8:37]
        │   │   ├── , [8:37-8:38]
        │   │   ├── parameter_port_declaration "parameter bit ENABLE_PARITY = 1'b0" [9:4-9:38]
        │   │   │   └── parameter_declaration "parameter bit ENABLE_PARITY = 1'b0" [9:4-9:38]
        │   │   │       ├── parameter [9:4-9:13]
        │   │   │       ├── data_type_or_implicit "bit" [9:14-9:17]
        │   │   │       │   └── data_type "bit" [9:14-9:17]
        │   │   │       │       └── integer_vector_type "bit" [9:14-9:17]
        │   │   │       │           └── bit [9:14-9:17]
        │   │   │       └── list_of_param_assignments "ENABLE_PARITY = 1'b0" [9:18-9:38]
        │   │   │           └── param_assignment "ENABLE_PARITY = 1'b0" [9:18-9:38]
        │   │   │               ├── simple_identifier "ENABLE_PARITY" [9:18-9:31]
        │   │   │               ├── = [9:32-9:33]
        │   │   │               └── constant_param_expression "1'b0" [9:34-9:38]
        │   │   │                   └── constant_mintypmax_expression "1'b0" [9:34-9:38]
        │   │   │                       └── constant_expression "1'b0" [9:34-9:38]
        │   │   │                           └── constant_primary "1'b0" [9:34-9:38]
        │   │   │                               └── primary_literal "1'b0" [9:34-9:38]
        │   │   │                                   └── integral_number "1'b0" [9:34-9:38]
        │   │   │                                       └── binary_number "1'b0" [9:34-9:38]
        │   │   │                                           ├── unsigned_number "1" [9:34-9:35]
        │   │   │                                           ├── binary_base "'b" [9:35-9:37]
        │   │   │                                           └── binary_value "0" [9:37-9:38]
        │   │   └── ) [10:0-10:1]
        │   ├── list_of_port_declarations "(\n    input  logic                    clk,\n    i..." [10:2-23:1]
        │   │   ├── ( [10:2-10:3]
        │   │   ├── ansi_port_declaration "input  logic                    clk" [11:4-11:39]
        │   │   │   ├── variable_port_header "input  logic" [11:4-11:16]
        │   │   │   │   ├── port_direction "input" [11:4-11:9]
        │   │   │   │   │   └── input [11:4-11:9]
        │   │   │   │   └── variable_port_type "logic" [11:11-11:16]
        │   │   │   │       └── data_type "logic" [11:11-11:16]
        │   │   │   │           └── integer_vector_type "logic" [11:11-11:16]
        │   │   │   │               └── logic [11:11-11:16]
        │   │   │   └── simple_identifier "clk" [11:36-11:39]
        │   │   ├── , [11:39-11:40]
        │   │   ├── ansi_port_declaration "input  logic                    rst_n" [12:4-12:41]
        │   │   │   ├── variable_port_header "input  logic" [12:4-12:16]
        │   │   │   │   ├── port_direction "input" [12:4-12:9]
        │   │   │   │   │   └── input [12:4-12:9]
        │   │   │   │   └── variable_port_type "logic" [12:11-12:16]
        │   │   │   │       └── data_type "logic" [12:11-12:16]
        │   │   │   │           └── integer_vector_type "logic" [12:11-12:16]
        │   │   │   │               └── logic [12:11-12:16]
        │   │   │   └── simple_identifier "rst_n" [12:36-12:41]
        │   │   ├── , [12:41-12:42]
        │   │   ├── comment "// Data interface" [14:4-14:21]
        │   │   ├── ansi_port_declaration "input  logic [WIDTH-1:0]        data_in" [15:4-15:43]
        │   │   │   ├── variable_port_header "input  logic [WIDTH-1:0]" [15:4-15:28]
        │   │   │   │   ├── port_direction "input" [15:4-15:9]
        │   │   │   │   │   └── input [15:4-15:9]
        │   │   │   │   └── variable_port_type "logic [WIDTH-1:0]" [15:11-15:28]
        │   │   │   │       └── data_type "logic [WIDTH-1:0]" [15:11-15:28]
        │   │   │   │           ├── integer_vector_type "logic" [15:11-15:16]
        │   │   │   │           │   └── logic [15:11-15:16]
        │   │   │   │           └── packed_dimension "[WIDTH-1:0]" [15:17-15:28]
        │   │   │   │               ├── [ [15:17-15:18]
        │   │   │   │               ├── constant_range "WIDTH-1:0" [15:18-15:27]
        │   │   │   │               │   ├── constant_expression "WIDTH-1" [15:18-15:25]
        │   │   │   │               │   │   ├── constant_expression "WIDTH" [15:18-15:23]
        │   │   │   │               │   │   │   └── constant_primary "WIDTH" [15:18-15:23]
        │   │   │   │               │   │   │       └── simple_identifier "WIDTH" [15:18-15:23]
        │   │   │   │               │   │   ├── - [15:23-15:24]
        │   │   │   │               │   │   └── constant_expression "1" [15:24-15:25]
        │   │   │   │               │   │       └── constant_primary "1" [15:24-15:25]
        │   │   │   │               │   │           └── primary_literal "1" [15:24-15:25]
        │   │   │   │               │   │               └── integral_number "1" [15:24-15:25]
        │   │   │   │               │   │                   └── decimal_number "1" [15:24-15:25]
        │   │   │   │               │   │                       └── unsigned_number "1" [15:24-15:25]
        │   │   │   │               │   ├── : [15:25-15:26]
        │   │   │   │               │   └── constant_expression "0" [15:26-15:27]
        │   │   │   │               │       └── constant_primary "0" [15:26-15:27]
        │   │   │   │               │           └── primary_literal "0" [15:26-15:27]
        │   │   │   │               │               └── integral_number "0" [15:26-15:27]
        │   │   │   │               │                   └── decimal_number "0" [15:26-15:27]
        │   │   │   │               │                       └── unsigned_number "0" [15:26-15:27]
        │   │   │   │               └── ] [15:27-15:28]
        │   │   │   └── simple_identifier "data_in" [15:36-15:43]
        │   │   ├── , [15:43-15:44]
        │   │   ├── ansi_port_declaration "input  logic                    valid_in" [16:4-16:44]
        │   │   │   ├── variable_port_header "input  logic" [16:4-16:16]
        │   │   │   │   ├── port_direction "input" [16:4-16:9]
        │   │   │   │   │   └── input [16:4-16:9]
        │   │   │   │   └── variable_port_type "logic" [16:11-16:16]
        │   │   │   │       └── data_type "logic" [16:11-16:16]
        │   │   │   │           └── integer_vector_type "logic" [16:11-16:16]
        │   │   │   │               └── logic [16:11-16:16]
        │   │   │   └── simple_identifier "valid_in" [16:36-16:44]
        │   │   ├── , [16:44-16:45]
        │   │   ├── ansi_port_declaration "output logic                    ready_out" [17:4-17:45]
        │   │   │   ├── variable_port_header "output logic" [17:4-17:16]
        │   │   │   │   ├── port_direction "output" [17:4-17:10]
        │   │   │   │   │   └── output [17:4-17:10]
        │   │   │   │   └── variable_port_type "logic" [17:11-17:16]
        │   │   │   │       └── data_type "logic" [17:11-17:16]
        │   │   │   │           └── integer_vector_type "logic" [17:11-17:16]
        │   │   │   │               └── logic [17:11-17:16]
        │   │   │   └── simple_identifier "ready_out" [17:36-17:45]
        │   │   ├── , [17:45-17:46]
        │   │   ├── comment "// Output interface" [19:4-19:25]
        │   │   ├── ansi_port_declaration "output logic [WIDTH-1:0]        data_out" [20:4-20:44]
        │   │   │   ├── variable_port_header "output logic [WIDTH-1:0]" [20:4-20:28]
        │   │   │   │   ├── port_direction "output" [20:4-20:10]
        │   │   │   │   │   └── output [20:4-20:10]
        │   │   │   │   └── variable_port_type "logic [WIDTH-1:0]" [20:11-20:28]
        │   │   │   │       └── data_type "logic [WIDTH-1:0]" [20:11-20:28]
        │   │   │   │           ├── integer_vector_type "logic" [20:11-20:16]
        │   │   │   │           │   └── logic [20:11-20:16]
        │   │   │   │           └── packed_dimension "[WIDTH-1:0]" [20:17-20:28]
        │   │   │   │               ├── [ [20:17-20:18]
        │   │   │   │               ├── constant_range "WIDTH-1:0" [20:18-20:27]
        │   │   │   │               │   ├── constant_expression "WIDTH-1" [20:18-20:25]
        │   │   │   │               │   │   ├── constant_expression "WIDTH" [20:18-20:23]
        │   │   │   │               │   │   │   └── constant_primary "WIDTH" [20:18-20:23]
        │   │   │   │               │   │   │       └── simple_identifier "WIDTH" [20:18-20:23]
        │   │   │   │               │   │   ├── - [20:23-20:24]
        │   │   │   │               │   │   └── constant_expression "1" [20:24-20:25]
        │   │   │   │               │   │       └── constant_primary "1" [20:24-20:25]
        │   │   │   │               │   │           └── primary_literal "1" [20:24-20:25]
        │   │   │   │               │   │               └── integral_number "1" [20:24-20:25]
        │   │   │   │               │   │                   └── decimal_number "1" [20:24-20:25]
        │   │   │   │               │   │                       └── unsigned_number "1" [20:24-20:25]
        │   │   │   │               │   ├── : [20:25-20:26]
        │   │   │   │               │   └── constant_expression "0" [20:26-20:27]
        │   │   │   │               │       └── constant_primary "0" [20:26-20:27]
        │   │   │   │               │           └── primary_literal "0" [20:26-20:27]
        │   │   │   │               │               └── integral_number "0" [20:26-20:27]
        │   │   │   │               │                   └── decimal_number "0" [20:26-20:27]
        │   │   │   │               │                       └── unsigned_number "0" [20:26-20:27]
        │   │   │   │               └── ] [20:27-20:28]
        │   │   │   └── simple_identifier "data_out" [20:36-20:44]
        │   │   ├── , [20:44-20:45]
        │   │   ├── ansi_port_declaration "output logic                    valid_out" [21:4-21:45]
        │   │   │   ├── variable_port_header "output logic" [21:4-21:16]
        │   │   │   │   ├── port_direction "output" [21:4-21:10]
        │   │   │   │   │   └── output [21:4-21:10]
        │   │   │   │   └── variable_port_type "logic" [21:11-21:16]
        │   │   │   │       └── data_type "logic" [21:11-21:16]
        │   │   │   │           └── integer_vector_type "logic" [21:11-21:16]
        │   │   │   │               └── logic [21:11-21:16]
        │   │   │   └── simple_identifier "valid_out" [21:36-21:45]
        │   │   ├── , [21:45-21:46]
        │   │   ├── ansi_port_declaration "input  logic                    ready_in" [22:4-22:44]
        │   │   │   ├── variable_port_header "input  logic" [22:4-22:16]
        │   │   │   │   ├── port_direction "input" [22:4-22:9]
        │   │   │   │   │   └── input [22:4-22:9]
        │   │   │   │   └── variable_port_type "logic" [22:11-22:16]
        │   │   │   │       └── data_type "logic" [22:11-22:16]
        │   │   │   │           └── integer_vector_type "logic" [22:11-22:16]
        │   │   │   │               └── logic [22:11-22:16]
        │   │   │   └── simple_identifier "ready_in" [22:36-22:44]
        │   │   └── ) [23:0-23:1]
        │   └── ; [23:1-23:2]
        ├── comment "// Internal signals" [25:4-25:23]
        ├── data_declaration "logic [WIDTH-1:0] data_reg;" [26:4-26:31]
        │   ├── data_type_or_implicit "logic [WIDTH-1:0]" [26:4-26:21]
        │   │   └── data_type "logic [WIDTH-1:0]" [26:4-26:21]
        │   │       ├── integer_vector_type "logic" [26:4-26:9]
        │   │       │   └── logic [26:4-26:9]
        │   │       └── packed_dimension "[WIDTH-1:0]" [26:10-26:21]
        │   │           ├── [ [26:10-26:11]
        │   │           ├── constant_range "WIDTH-1:0" [26:11-26:20]
        │   │           │   ├── constant_expression "WIDTH-1" [26:11-26:18]
        │   │           │   │   ├── constant_expression "WIDTH" [26:11-26:16]
        │   │           │   │   │   └── constant_primary "WIDTH" [26:11-26:16]
        │   │           │   │   │       └── simple_identifier "WIDTH" [26:11-26:16]
        │   │           │   │   ├── - [26:16-26:17]
        │   │           │   │   └── constant_expression "1" [26:17-26:18]
        │   │           │   │       └── constant_primary "1" [26:17-26:18]
        │   │           │   │           └── primary_literal "1" [26:17-26:18]
        │   │           │   │               └── integral_number "1" [26:17-26:18]
        │   │           │   │                   └── decimal_number "1" [26:17-26:18]
        │   │           │   │                       └── unsigned_number "1" [26:17-26:18]
        │   │           │   ├── : [26:18-26:19]
        │   │           │   └── constant_expression "0" [26:19-26:20]
        │   │           │       └── constant_primary "0" [26:19-26:20]
        │   │           │           └── primary_literal "0" [26:19-26:20]
        │   │           │               └── integral_number "0" [26:19-26:20]
        │   │           │                   └── decimal_number "0" [26:19-26:20]
        │   │           │                       └── unsigned_number "0" [26:19-26:20]
        │   │           └── ] [26:20-26:21]
        │   ├── list_of_variable_decl_assignments "data_reg" [26:22-26:30]
        │   │   └── variable_decl_assignment "data_reg" [26:22-26:30]
        │   │       └── simple_identifier "data_reg" [26:22-26:30]
        │   └── ; [26:30-26:31]
        ├── data_declaration "logic valid_reg;" [27:4-27:20]
        │   ├── data_type_or_implicit "logic" [27:4-27:9]
        │   │   └── data_type "logic" [27:4-27:9]
        │   │       └── integer_vector_type "logic" [27:4-27:9]
        │   │           └── logic [27:4-27:9]
        │   ├── list_of_variable_decl_assignments "valid_reg" [27:10-27:19]
        │   │   └── variable_decl_assignment "valid_reg" [27:10-27:19]
        │   │       └── simple_identifier "valid_reg" [27:10-27:19]
        │   └── ; [27:19-27:20]
        ├── comment "// Sequential logic" [29:4-29:23]
        ├── always_construct "always_ff @(posedge clk or negedge rst_n) begin\n ..." [30:4-40:7]
        │   ├── always_keyword "always_ff" [30:4-30:13]
        │   │   └── always_ff [30:4-30:13]
        │   └── statement "@(posedge clk or negedge rst_n) begin\n        if ..." [30:14-40:7]
        │       └── statement_item "@(posedge clk or negedge rst_n) begin\n        if ..." [30:14-40:7]
        │           └── procedural_timing_control_statement "@(posedge clk or negedge rst_n) begin\n        if ..." [30:14-40:7]
        │               ├── event_control "@(posedge clk or negedge rst_n)" [30:14-30:45]
        │               │   └── clocking_event "@(posedge clk or negedge rst_n)" [30:14-30:45]
        │               │       ├── @ [30:14-30:15]
        │               │       ├── ( [30:15-30:16]
        │               │       ├── event_expression "posedge clk or negedge rst_n" [30:16-30:44]
        │               │       │   ├── event_expression "posedge clk" [30:16-30:27]
        │               │       │   │   ├── edge_identifier "posedge" [30:16-30:23]
        │               │       │   │   │   └── posedge [30:16-30:23]
        │               │       │   │   └── expression "clk" [30:24-30:27]
        │               │       │   │       └── primary "clk" [30:24-30:27]
        │               │       │   │           └── hierarchical_identifier "clk" [30:24-30:27]
        │               │       │   │               └── simple_identifier "clk" [30:24-30:27]
        │               │       │   ├── or [30:28-30:30]
        │               │       │   └── event_expression "negedge rst_n" [30:31-30:44]
        │               │       │       ├── edge_identifier "negedge" [30:31-30:38]
        │               │       │       │   └── negedge [30:31-30:38]
        │               │       │       └── expression "rst_n" [30:39-30:44]
        │               │       │           └── primary "rst_n" [30:39-30:44]
        │               │       │               └── hierarchical_identifier "rst_n" [30:39-30:44]
        │               │       │                   └── simple_identifier "rst_n" [30:39-30:44]
        │               │       └── ) [30:44-30:45]
        │               └── statement_or_null "begin\n        if (!rst_n) begin\n            data..." [30:46-40:7]
        │                   └── statement "begin\n        if (!rst_n) begin\n            data..." [30:46-40:7]
        │                       └── statement_item "begin\n        if (!rst_n) begin\n            data..." [30:46-40:7]
        │                           └── seq_block "begin\n        if (!rst_n) begin\n            data..." [30:46-40:7]
        │                               ├── begin [30:46-30:51]
        │                               ├── statement_or_null "if (!rst_n) begin\n            data_reg <= '0;\n  ..." [31:8-39:11]
        │                               │   └── statement "if (!rst_n) begin\n            data_reg <= '0;\n  ..." [31:8-39:11]
        │                               │       └── statement_item "if (!rst_n) begin\n            data_reg <= '0;\n  ..." [31:8-39:11]
        │                               │           └── conditional_statement "if (!rst_n) begin\n            data_reg <= '0;\n  ..." [31:8-39:11]
        │                               │               ├── if [31:8-31:10]
        │                               │               ├── ( [31:11-31:12]
        │                               │               ├── cond_predicate "!rst_n" [31:12-31:18]
        │                               │               │   └── expression "!rst_n" [31:12-31:18]
        │                               │               │       ├── unary_operator "!" [31:12-31:13]
        │                               │               │       │   └── ! [31:12-31:13]
        │                               │               │       └── primary "rst_n" [31:13-31:18]
        │                               │               │           └── hierarchical_identifier "rst_n" [31:13-31:18]
        │                               │               │               └── simple_identifier "rst_n" [31:13-31:18]
        │                               │               ├── ) [31:18-31:19]
        │                               │               ├── statement_or_null "begin\n            data_reg <= '0;\n            va..." [31:20-34:11]
        │                               │               │   └── statement "begin\n            data_reg <= '0;\n            va..." [31:20-34:11]
        │                               │               │       └── statement_item "begin\n            data_reg <= '0;\n            va..." [31:20-34:11]
        │                               │               │           └── seq_block "begin\n            data_reg <= '0;\n            va..." [31:20-34:11]
        │                               │               │               ├── begin [31:20-31:25]
        │                               │               │               ├── statement_or_null "data_reg <= '0;" [32:12-32:27]
        │                               │               │               │   └── statement "data_reg <= '0;" [32:12-32:27]
        │                               │               │               │       └── statement_item "data_reg <= '0;" [32:12-32:27]
        │                               │               │               │           ├── nonblocking_assignment "data_reg <= '0" [32:12-32:26]
        │                               │               │               │           │   ├── variable_lvalue "data_reg" [32:12-32:20]
        │                               │               │               │           │   │   └── hierarchical_identifier "data_reg" [32:12-32:20]
        │                               │               │               │           │   │       └── simple_identifier "data_reg" [32:12-32:20]
        │                               │               │               │           │   ├── <= [32:21-32:23]
        │                               │               │               │           │   └── expression "'0" [32:24-32:26]
        │                               │               │               │           │       └── primary "'0" [32:24-32:26]
        │                               │               │               │           │           └── primary_literal "'0" [32:24-32:26]
        │                               │               │               │           │               └── unbased_unsized_literal "'0" [32:24-32:26]
        │                               │               │               │           │                   └── '0 [32:24-32:26]
        │                               │               │               │           └── ; [32:26-32:27]
        │                               │               │               ├── statement_or_null "valid_reg <= 1'b0;" [33:12-33:30]
        │                               │               │               │   └── statement "valid_reg <= 1'b0;" [33:12-33:30]
        │                               │               │               │       └── statement_item "valid_reg <= 1'b0;" [33:12-33:30]
        │                               │               │               │           ├── nonblocking_assignment "valid_reg <= 1'b0" [33:12-33:29]
        │                               │               │               │           │   ├── variable_lvalue "valid_reg" [33:12-33:21]
        │                               │               │               │           │   │   └── hierarchical_identifier "valid_reg" [33:12-33:21]
        │                               │               │               │           │   │       └── simple_identifier "valid_reg" [33:12-33:21]
        │                               │               │               │           │   ├── <= [33:22-33:24]
        │                               │               │               │           │   └── expression "1'b0" [33:25-33:29]
        │                               │               │               │           │       └── primary "1'b0" [33:25-33:29]
        │                               │               │               │           │           └── primary_literal "1'b0" [33:25-33:29]
        │                               │               │               │           │               └── integral_number "1'b0" [33:25-33:29]
        │                               │               │               │           │                   └── binary_number "1'b0" [33:25-33:29]
        │                               │               │               │           │                       ├── unsigned_number "1" [33:25-33:26]
        │                               │               │               │           │                       ├── binary_base "'b" [33:26-33:28]
        │                               │               │               │           │                       └── binary_value "0" [33:28-33:29]
        │                               │               │               │           └── ; [33:29-33:30]
        │                               │               │               └── end [34:8-34:11]
        │                               │               ├── else [34:12-34:16]
        │                               │               └── statement_or_null "if (valid_in && ready_out) begin\n            data..." [34:17-39:11]
        │                               │                   └── statement "if (valid_in && ready_out) begin\n            data..." [34:17-39:11]
        │                               │                       └── statement_item "if (valid_in && ready_out) begin\n            data..." [34:17-39:11]
        │                               │                           └── conditional_statement "if (valid_in && ready_out) begin\n            data..." [34:17-39:11]
        │                               │                               ├── if [34:17-34:19]
        │                               │                               ├── ( [34:20-34:21]
        │                               │                               ├── cond_predicate "valid_in && ready_out" [34:21-34:42]
        │                               │                               │   └── expression "valid_in && ready_out" [34:21-34:42]
        │                               │                               │       ├── expression "valid_in" [34:21-34:29]
        │                               │                               │       │   └── primary "valid_in" [34:21-34:29]
        │                               │                               │       │       └── hierarchical_identifier "valid_in" [34:21-34:29]
        │                               │                               │       │           └── simple_identifier "valid_in" [34:21-34:29]
        │                               │                               │       ├── && [34:30-34:32]
        │                               │                               │       └── expression "ready_out" [34:33-34:42]
        │                               │                               │           └── primary "ready_out" [34:33-34:42]
        │                               │                               │               └── hierarchical_identifier "ready_out" [34:33-34:42]
        │                               │                               │                   └── simple_identifier "ready_out" [34:33-34:42]
        │                               │                               ├── ) [34:42-34:43]
        │                               │                               ├── statement_or_null "begin\n            data_reg <= data_in;\n         ..." [34:44-37:11]
        │                               │                               │   └── statement "begin\n            data_reg <= data_in;\n         ..." [34:44-37:11]
        │                               │                               │       └── statement_item "begin\n            data_reg <= data_in;\n         ..." [34:44-37:11]
        │                               │                               │           └── seq_block "begin\n            data_reg <= data_in;\n         ..." [34:44-37:11]
        │                               │                               │               ├── begin [34:44-34:49]
        │                               │                               │               ├── statement_or_null "data_reg <= data_in;" [35:12-35:32]
        │                               │                               │               │   └── statement "data_reg <= data_in;" [35:12-35:32]
        │                               │                               │               │       └── statement_item "data_reg <= data_in;" [35:12-35:32]
        │                               │                               │               │           ├── nonblocking_assignment "data_reg <= data_in" [35:12-35:31]
        │                               │                               │               │           │   ├── variable_lvalue "data_reg" [35:12-35:20]
        │                               │                               │               │           │   │   └── hierarchical_identifier "data_reg" [35:12-35:20]
        │                               │                               │               │           │   │       └── simple_identifier "data_reg" [35:12-35:20]
        │                               │                               │               │           │   ├── <= [35:21-35:23]
        │                               │                               │               │           │   └── expression "data_in" [35:24-35:31]
        │                               │                               │               │           │       └── primary "data_in" [35:24-35:31]
        │                               │                               │               │           │           └── hierarchical_identifier "data_in" [35:24-35:31]
        │                               │                               │               │           │               └── simple_identifier "data_in" [35:24-35:31]
        │                               │                               │               │           └── ; [35:31-35:32]
        │                               │                               │               ├── statement_or_null "valid_reg <= 1'b1;" [36:12-36:30]
        │                               │                               │               │   └── statement "valid_reg <= 1'b1;" [36:12-36:30]
        │                               │                               │               │       └── statement_item "valid_reg <= 1'b1;" [36:12-36:30]
        │                               │                               │               │           ├── nonblocking_assignment "valid_reg <= 1'b1" [36:12-36:29]
        │                               │                               │               │           │   ├── variable_lvalue "valid_reg" [36:12-36:21]
        │                               │                               │               │           │   │   └── hierarchical_identifier "valid_reg" [36:12-36:21]
        │                               │                               │               │           │   │       └── simple_identifier "valid_reg" [36:12-36:21]
        │                               │                               │               │           │   ├── <= [36:22-36:24]
        │                               │                               │               │           │   └── expression "1'b1" [36:25-36:29]
        │                               │                               │               │           │       └── primary "1'b1" [36:25-36:29]
        │                               │                               │               │           │           └── primary_literal "1'b1" [36:25-36:29]
        │                               │                               │               │           │               └── integral_number "1'b1" [36:25-36:29]
        │                               │                               │               │           │                   └── binary_number "1'b1" [36:25-36:29]
        │                               │                               │               │           │                       ├── unsigned_number "1" [36:25-36:26]
        │                               │                               │               │           │                       ├── binary_base "'b" [36:26-36:28]
        │                               │                               │               │           │                       └── binary_value "1" [36:28-36:29]
        │                               │                               │               │           └── ; [36:29-36:30]
        │                               │                               │               └── end [37:8-37:11]
        │                               │                               ├── else [37:12-37:16]
        │                               │                               ├── if [37:17-37:19]
        │                               │                               ├── ( [37:20-37:21]
        │                               │                               ├── cond_predicate "valid_reg && ready_in" [37:21-37:42]
        │                               │                               │   └── expression "valid_reg && ready_in" [37:21-37:42]
        │                               │                               │       ├── expression "valid_reg" [37:21-37:30]
        │                               │                               │       │   └── primary "valid_reg" [37:21-37:30]
        │                               │                               │       │       └── hierarchical_identifier "valid_reg" [37:21-37:30]
        │                               │                               │       │           └── simple_identifier "valid_reg" [37:21-37:30]
        │                               │                               │       ├── && [37:31-37:33]
        │                               │                               │       └── expression "ready_in" [37:34-37:42]
        │                               │                               │           └── primary "ready_in" [37:34-37:42]
        │                               │                               │               └── hierarchical_identifier "ready_in" [37:34-37:42]
        │                               │                               │                   └── simple_identifier "ready_in" [37:34-37:42]
        │                               │                               ├── ) [37:42-37:43]
        │                               │                               └── statement_or_null "begin\n            valid_reg <= 1'b0;\n        end" [37:44-39:11]
        │                               │                                   └── statement "begin\n            valid_reg <= 1'b0;\n        end" [37:44-39:11]
        │                               │                                       └── statement_item "begin\n            valid_reg <= 1'b0;\n        end" [37:44-39:11]
        │                               │                                           └── seq_block "begin\n            valid_reg <= 1'b0;\n        end" [37:44-39:11]
        │                               │                                               ├── begin [37:44-37:49]
        │                               │                                               ├── statement_or_null "valid_reg <= 1'b0;" [38:12-38:30]
        │                               │                                               │   └── statement "valid_reg <= 1'b0;" [38:12-38:30]
        │                               │                                               │       └── statement_item "valid_reg <= 1'b0;" [38:12-38:30]
        │                               │                                               │           ├── nonblocking_assignment "valid_reg <= 1'b0" [38:12-38:29]
        │                               │                                               │           │   ├── variable_lvalue "valid_reg" [38:12-38:21]
        │                               │                                               │           │   │   └── hierarchical_identifier "valid_reg" [38:12-38:21]
        │                               │                                               │           │   │       └── simple_identifier "valid_reg" [38:12-38:21]
        │                               │                                               │           │   ├── <= [38:22-38:24]
        │                               │                                               │           │   └── expression "1'b0" [38:25-38:29]
        │                               │                                               │           │       └── primary "1'b0" [38:25-38:29]
        │                               │                                               │           │           └── primary_literal "1'b0" [38:25-38:29]
        │                               │                                               │           │               └── integral_number "1'b0" [38:25-38:29]
        │                               │                                               │           │                   └── binary_number "1'b0" [38:25-38:29]
        │                               │                                               │           │                       ├── unsigned_number "1" [38:25-38:26]
        │                               │                                               │           │                       ├── binary_base "'b" [38:26-38:28]
        │                               │                                               │           │                       └── binary_value "0" [38:28-38:29]
        │                               │                                               │           └── ; [38:29-38:30]
        │                               │                                               └── end [39:8-39:11]
        │                               └── end [40:4-40:7]
        ├── comment "// Output assignments" [42:4-42:25]
        ├── continuous_assign "assign data_out = data_reg;" [43:4-43:31]
        │   ├── assign [43:4-43:10]
        │   ├── list_of_net_assignments "data_out = data_reg" [43:11-43:30]
        │   │   └── net_assignment "data_out = data_reg" [43:11-43:30]
        │   │       ├── net_lvalue "data_out" [43:11-43:19]
        │   │       │   └── simple_identifier "data_out" [43:11-43:19]
        │   │       ├── = [43:20-43:21]
        │   │       └── expression "data_reg" [43:22-43:30]
        │   │           └── primary "data_reg" [43:22-43:30]
        │   │               └── hierarchical_identifier "data_reg" [43:22-43:30]
        │   │                   └── simple_identifier "data_reg" [43:22-43:30]
        │   └── ; [43:30-43:31]
        ├── continuous_assign "assign valid_out = valid_reg;" [44:4-44:33]
        │   ├── assign [44:4-44:10]
        │   ├── list_of_net_assignments "valid_out = valid_reg" [44:11-44:32]
        │   │   └── net_assignment "valid_out = valid_reg" [44:11-44:32]
        │   │       ├── net_lvalue "valid_out" [44:11-44:20]
        │   │       │   └── simple_identifier "valid_out" [44:11-44:20]
        │   │       ├── = [44:21-44:22]
        │   │       └── expression "valid_reg" [44:23-44:32]
        │   │           └── primary "valid_reg" [44:23-44:32]
        │   │               └── hierarchical_identifier "valid_reg" [44:23-44:32]
        │   │                   └── simple_identifier "valid_reg" [44:23-44:32]
        │   └── ; [44:32-44:33]
        ├── continuous_assign "assign ready_out = !valid_reg || ready_in;" [45:4-45:46]
        │   ├── assign [45:4-45:10]
        │   ├── list_of_net_assignments "ready_out = !valid_reg || ready_in" [45:11-45:45]
        │   │   └── net_assignment "ready_out = !valid_reg || ready_in" [45:11-45:45]
        │   │       ├── net_lvalue "ready_out" [45:11-45:20]
        │   │       │   └── simple_identifier "ready_out" [45:11-45:20]
        │   │       ├── = [45:21-45:22]
        │   │       └── expression "!valid_reg || ready_in" [45:23-45:45]
        │   │           ├── expression "!valid_reg" [45:23-45:33]
        │   │           │   ├── unary_operator "!" [45:23-45:24]
        │   │           │   │   └── ! [45:23-45:24]
        │   │           │   └── primary "valid_reg" [45:24-45:33]
        │   │           │       └── hierarchical_identifier "valid_reg" [45:24-45:33]
        │   │           │           └── simple_identifier "valid_reg" [45:24-45:33]
        │   │           ├── || [45:34-45:36]
        │   │           └── expression "ready_in" [45:37-45:45]
        │   │               └── primary "ready_in" [45:37-45:45]
        │   │                   └── hierarchical_identifier "ready_in" [45:37-45:45]
        │   │                       └── simple_identifier "ready_in" [45:37-45:45]
        │   └── ; [45:45-45:46]
        └── endmodule [47:0-47:9]