git clone --depth 1 --no-tags https://github.com/CoquettishZyz/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630923802
git clone --depth 1 --no-tags https://github.com/maiquanh1210/digitalDesign_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631292426
git clone --depth 1 --no-tags https://github.com/Pedro-Seixas/Digital-Stop-Watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633491297
git clone --depth 1 --no-tags https://github.com/vsiva308/385FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633649279
git clone --depth 1 --no-tags https://github.com/piyushkandoriya/CORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633504182
git clone --depth 1 --no-tags https://github.com/aserenate/multicast_router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633287681
git clone --depth 1 --no-tags https://github.com/NoNounknow/I2C_EEPROM_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631988104
git clone --depth 1 --no-tags https://github.com/shinyuchen/ICDLAB_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632914434
git clone --depth 1 --no-tags https://github.com/anasabk/A-Single-Cycle-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632951108
git clone --depth 1 --no-tags https://github.com/minhaj6/modelsim-tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633793649
git clone --depth 1 --no-tags https://github.com/ljtxsg/HDL_BITs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633782875
git clone --depth 1 --no-tags https://github.com/aileneiioana/NiosII_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633825385
git clone --depth 1 --no-tags https://github.com/Soham-coder/TPU_4_X_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628198065
git clone --depth 1 --no-tags https://github.com/htfab/microtapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630125841
git clone --depth 1 --no-tags https://github.com/Zofek/SDUP_quicksort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630454195
git clone --depth 1 --no-tags https://github.com/AgamemnonasKyriazis/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630521587
git clone --depth 1 --no-tags https://github.com/giuseppequaratino/daniel_kim_tapeout_temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632209597
git clone --depth 1 --no-tags https://github.com/mohamed-mohamed-tarek/verilog-ass.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632218507
git clone --depth 1 --no-tags https://github.com/Trehan-Mayank/P3_Traffic_Light_Controllers_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630992938
git clone --depth 1 --no-tags https://github.com/AnanyaV2004/Y86-64-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631038127
git clone --depth 1 --no-tags https://github.com/eymay/Memory_Units.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629954275
git clone --depth 1 --no-tags https://github.com/New-pro125/AES_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633461967
git clone --depth 1 --no-tags https://github.com/SE-O22-ITESO/p2-single-cycle-alberto_vargas_garrido.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627695843
git clone --depth 1 --no-tags https://github.com/meosii/ahbmaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627705078
git clone --depth 1 --no-tags https://github.com/OzanAkgon/TrafikIsikSinyalizasyon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627890000
git clone --depth 1 --no-tags https://github.com/Erfan-nia/rply_project_TempSense.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634265303
git clone --depth 1 --no-tags https://github.com/guaguagua132/datenlord_interview.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633400774
git clone --depth 1 --no-tags https://github.com/pibha/VotingSecureAES_SHA_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633545589
git clone --depth 1 --no-tags https://github.com/mostafa0001-me/Piplined-RiscV-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633534900
git clone --depth 1 --no-tags https://github.com/jkinyanjui/VLSIRippleCarryAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633369265
git clone --depth 1 --no-tags https://github.com/YI-CHENG-SHIH645/NYCU-AAML.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632292711
git clone --depth 1 --no-tags https://github.com/mwolff79/jtcoresX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632396163
git clone --depth 1 --no-tags https://github.com/WazaAbdulkadir/gupsiseAkademi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630607335
git clone --depth 1 --no-tags https://github.com/WHUCSstetman/Computer-Organization-and-Design-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631447573
git clone --depth 1 --no-tags https://github.com/Brohan9126/Chip_Droid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631636514
git clone --depth 1 --no-tags https://github.com/calint/znxcr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631526958
git clone --depth 1 --no-tags https://github.com/cjfman/Mandelbrot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631653448
git clone --depth 1 --no-tags https://github.com/RakshithaRShettigar/BCD-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629071017
git clone --depth 1 --no-tags https://github.com/uslsteen/risc-v_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632132683
git clone --depth 1 --no-tags https://github.com/hacerakinci/Logic-Circuits-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631950863
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/SISO_Using_D-FF-Day-015-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631882506
git clone --depth 1 --no-tags https://github.com/sumanthbs17/0000to9999_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632390580
git clone --depth 1 --no-tags https://github.com/xjh2000/fpga-learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630807256
git clone --depth 1 --no-tags https://github.com/nickleeair/Haps_final_111501555.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630261780
git clone --depth 1 --no-tags https://github.com/Zilly-1213/UART_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630338628
git clone --depth 1 --no-tags https://github.com/tsl-robt/graph-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629838332
git clone --depth 1 --no-tags https://github.com/neha-sawant03/Traffic-Light-Controller-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629943892
git clone --depth 1 --no-tags https://github.com/kwokkeith/50002-OthelloBeep.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627965052
git clone --depth 1 --no-tags https://github.com/Benjamin-Teng/DFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630983476
git clone --depth 1 --no-tags https://github.com/MooMooHorse/FPGA-Tank-World.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631344100
git clone --depth 1 --no-tags https://github.com/gitzhangzhao/Embedded-EVR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628626581
git clone --depth 1 --no-tags https://github.com/aylanckerem/Embedded_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628628946
git clone --depth 1 --no-tags https://github.com/Co1dmountain/Sdram_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629003487
git clone --depth 1 --no-tags https://github.com/h20man13/ARM7TDMISEmulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629610192
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/D_Flip-Flop-day-009-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629608005
git clone --depth 1 --no-tags https://github.com/FDULsy/arm_ai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629441657
git clone --depth 1 --no-tags https://github.com/Dimanteo/RISC-V_pipeline_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633589196
git clone --depth 1 --no-tags https://github.com/Zamir-Khan/64-Bit_ALU_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632973103
git clone --depth 1 --no-tags https://github.com/smischny/ws2812b_fpga_gowin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633829797
git clone --depth 1 --no-tags https://github.com/cornell-ece5745/example-gate-level-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633689742
git clone --depth 1 --no-tags https://github.com/srinivasbonthu551/RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627842985
git clone --depth 1 --no-tags https://github.com/PeterHung26/ASIC-Design-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634243132
git clone --depth 1 --no-tags https://github.com/jjejdhhd/License-Plate-Recognition-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641714494
git clone --depth 1 --no-tags https://github.com/FPGAwars/FLIX-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639297365
git clone --depth 1 --no-tags https://github.com/suisuisi/FPGATechnologyGroup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638975380
git clone --depth 1 --no-tags https://github.com/Misaka-N/TJCS-SingleCircleCPU31.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637596690
git clone --depth 1 --no-tags https://github.com/va7deo/MegaSys1_A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640018400
git clone --depth 1 --no-tags https://github.com/bol-edu/caravel-soc_fpga-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636524770
git clone --depth 1 --no-tags https://github.com/SudeepJoshi22/Minor-Project-2023-RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638098273
git clone --depth 1 --no-tags https://github.com/abdelazeem201/ORCA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640069697
git clone --depth 1 --no-tags https://github.com/I-Doctor/RTL_library_of_basic_hardware_units.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639288980
git clone --depth 1 --no-tags https://github.com/DLD-USTB/minitinymips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640209136
git clone --depth 1 --no-tags https://github.com/u3oR/fft_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639244493
git clone --depth 1 --no-tags https://github.com/AnuragSChatterjee/Multilayer-Perception-MLP-Neural-Network-Implementation-In-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636272697
git clone --depth 1 --no-tags https://github.com/asinghani/18224-s23-tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640698566
git clone --depth 1 --no-tags https://github.com/marsohod4you/Marsohod3GW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638975098
git clone --depth 1 --no-tags https://github.com/164adityakumar/Image_Encryption_I-CHIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640020606
git clone --depth 1 --no-tags https://github.com/MikhaelKaa/zs-pentagon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639111696
git clone --depth 1 --no-tags https://github.com/shinymetal6/aim65_quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640989695
git clone --depth 1 --no-tags https://github.com/Orderism/Pipeline_Processor_ECE552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640693383
git clone --depth 1 --no-tags https://github.com/johnnycubides/digital-electronic-1-101.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642125720
git clone --depth 1 --no-tags https://github.com/ayyucedemirbas/8bit_single_cycle_computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642112202
git clone --depth 1 --no-tags https://github.com/XhyDds/creep.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641865549
git clone --depth 1 --no-tags https://github.com/MatthewPicchu/TDNN-predis-MM23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636385774
git clone --depth 1 --no-tags https://github.com/GibbleLab/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637239173
git clone --depth 1 --no-tags https://github.com/kerong2002/YOLOv7_tiny_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637575595
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Kogge-Stone-Adder-Day-035-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640605555
git clone --depth 1 --no-tags https://github.com/Vokerlee/FFT-8-point-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639599954
git clone --depth 1 --no-tags https://github.com/ArvinDelavari/RV32-APX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641516843
git clone --depth 1 --no-tags https://github.com/bardr98/Optimized-8-bit-pipelined-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640277667
git clone --depth 1 --no-tags https://github.com/RobertPeip/MiSTerDDR3Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640124719
git clone --depth 1 --no-tags https://github.com/VallepalliDheeraj/Car-Parking-System-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635199174
git clone --depth 1 --no-tags https://github.com/abdelazeem201/RV32E201X.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634891882
git clone --depth 1 --no-tags https://github.com/karthikkbs05/I2C-Master-using-verilog-RTL-coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638911985
git clone --depth 1 --no-tags https://github.com/pyCoder03/CISC_16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641994952
git clone --depth 1 --no-tags https://github.com/razmid/Verilog_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639512963
git clone --depth 1 --no-tags https://github.com/MakarenaLabs/gameboy-KR260.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640690316
