#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Mar 20 14:40:46 2021
# Process ID: 25160
# Current directory: /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src/L1toORAN
# Command line: vivado
# Log file: /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src/L1toORAN/vivado.log
# Journal file: /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src/L1toORAN/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/sim_src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Userplane_L1_Data_Gen:1.0'. The one found in IP location '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src/U_plane_src/12_Dummy_L1_to_UPLANE/solution1/impl/ip' will take precedence over the same IP in location /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src/other_ips/12_Dummy_L1_to_UPLANE/solution1/impl/ip
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 6591.465 ; gain = 218.004 ; free physical = 10363 ; free virtual = 85742
update_compile_order -fileset sources_1
reset_target all [get_files  /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd]
export_ip_user_files -of_objects  [get_files  /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd]
delete_ip_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 7167.566 ; gain = 0.000 ; free physical = 10148 ; free virtual = 85503
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
open_bd_design {/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_3
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_4
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_5
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_6
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_2
Adding component instance block -- xilinx.com:hls:cplane_packetizer:1.0 - cplane_packetizer_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_11
Adding component instance block -- xilinx.com:hls:cplane_depacketizer:1.0 - cplane_depacketizer_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_6
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_7
Adding component instance block -- xilinx.com:hls:ethernet_mux:1.0 - ethernet_mux_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_6
Adding component instance block -- xilinx.com:hls:ecpri_mux:1.0 - ecpri_mux_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:hls:err_count:1.0 - err_count_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_8
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_2
Adding component instance block -- xilinx.com:hls:uplane_depacketiser:1.0 - uplane_depacketiser_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_2
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_3
Adding component instance block -- xilinx.com:hls:Ethernet_demux:1.0 - Ethernet_demux_0
Adding component instance block -- xilinx.com:hls:ecpri_demux:1.0 - ecpri_demux_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_3
Adding component instance block -- xilinx.com:hls:epacket_gen:1.0 - epacket_gen_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_4
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_6
Adding component instance block -- xilinx.com:hls:Data_Gen:1.0 - Data_Gen_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_5
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_2
Adding component instance block -- xilinx.com:hls:uplane_packetiser:1.0 - uplane_packetiser_0
Adding component instance block -- xilinx.com:hls:Userplane_L1_Data_Gen:1.0 - Userplane_L1_Data_Gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:hls:BfW_Coeff_Gen:1.0 - BfW_Coeff_Gen_0
Adding component instance block -- xilinx.com:hls:L1_Data_Gen:1.0 - L1_Data_Gen_0
Adding component instance block -- xilinx.com:hls:L1toORAN:1.0 - L1toORAN_0
Successfully read diagram <CU_Integration_sim> from BD file </home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd>
generate_target Simulation [get_files /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Cplane_Packetizer/cplane_packetizer_0/mdata_numCoeff_V
/Ethernet_ecpri_mux/ethernet_mux_0/sync_data_in_TVALID
/Ethernet_ecpri_mux/ethernet_mux_0/mgmt_data_in_TVALID
/err_count_0/ap_rst_n
/Ethernet_ecpri_demux/Ethernet_demux_0/rx_tstamp_in_V

Wrote  : </home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd> 
Wrote  : </home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ui/bd_5cd5283f.ui> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/eCPRI_header_V_TDATA'(48) to net 'xlconstant_4_dout'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/synth/CU_Integration_sim.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/eCPRI_header_V_TDATA'(48) to net 'xlconstant_4_dout'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/sim/CU_Integration_sim.v
VHDL Output written to : /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/hdl/CU_Integration_sim_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block BfW_Coeff_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/cplane_packetizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/axis_register_slice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/cplane_depacketizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/Ethernet_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/ecpri_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ecpri_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ethernet_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1_Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block err_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/axis_data_fifo_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/axis_data_fifo_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/epacket_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_depacketiser/uplane_depacketiser_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/uplane_packetiser_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_depacketiser/xlconstant_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_data_fifo_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_data_fifo_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/axis_data_fifo_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/axis_data_fifo_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_depacketiser/axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_data_fifo_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_data_fifo_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_data_fifo_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_data_fifo_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/Userplane_L1_Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_0 .
WARNING: [IP_Flow 19-519] IP 'CU_Integration_sim_L1toORAN_0_1' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1toORAN_0 .
Exporting to file /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/hw_handoff/CU_Integration_sim.hwh
Generated Block Design Tcl file /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/hw_handoff/CU_Integration_sim_bd.tcl
Generated Hardware Definition File /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/synth/CU_Integration_sim.hwdef
export_ip_user_files -of_objects [get_files /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd] -directory /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files -ipstatic_source_dir /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.cache/compile_simlib/modelsim} {questa=/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.cache/compile_simlib/questa} {ies=/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.cache/compile_simlib/ies} {xcelium=/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.cache/compile_simlib/xcelium} {vcs=/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.cache/compile_simlib/vcs} {riviera=/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CU_Integration_sim_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/L1toORAN_mask_table1_rom.dat'
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax --d SIM_SPEED_UP -prj CU_Integration_sim_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/b098/hdl/verilog/BfW_Coeff_Gen_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff_rom
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/b098/hdl/verilog/BfW_Coeff_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_BfW_Coeff_Gen_0_0/sim/CU_Integration_sim_BfW_Coeff_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_BfW_Coeff_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_clk_wiz_0/CU_Integration_sim_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_clk_wiz_0/CU_Integration_sim_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/2bd8/hdl/verilog/cplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_cplane_packetizer_0_0/sim/CU_Integration_sim_cplane_packetizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_cplane_packetizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_0_0/sim/CU_Integration_sim_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_2_0/sim/CU_Integration_sim_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_3_0/sim/CU_Integration_sim_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_4_0/sim/CU_Integration_sim_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_register_slice_11_0/sim/CU_Integration_sim_axis_register_slice_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_register_slice_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/e882/hdl/verilog/cplane_depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_cplane_depacketizer_0_0/sim/CU_Integration_sim_cplane_depacketizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_cplane_depacketizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/8663/hdl/verilog/Ethernet_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ethernet_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_Ethernet_demux_0_0/sim/CU_Integration_sim_Ethernet_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_Ethernet_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/d47a/hdl/verilog/ecpri_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_ecpri_demux_0_0/sim/CU_Integration_sim_ecpri_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_ecpri_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_register_slice_6_0/sim/CU_Integration_sim_axis_register_slice_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_register_slice_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_register_slice_7_0/sim/CU_Integration_sim_axis_register_slice_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_register_slice_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/2d98/hdl/verilog/ecpri_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_ecpri_mux_0_0/sim/CU_Integration_sim_ecpri_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_ecpri_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/08ff/hdl/verilog/ethernet_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_ethernet_mux_0_0/sim/CU_Integration_sim_ethernet_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_ethernet_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/d8e4/hdl/verilog/L1_Data_Gen_mux_325_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/d8e4/hdl/verilog/L1_Data_Gen_mux_325_5_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_5_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/d8e4/hdl/verilog/L1_Data_Gen_mux_325_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_12_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/d8e4/hdl/verilog/L1_Data_Gen_numBeam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam_rom
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/d8e4/hdl/verilog/L1_Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_L1_Data_Gen_0_0/sim/CU_Integration_sim_L1_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_L1_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_0_0/sim/CU_Integration_sim_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_1_0/sim/CU_Integration_sim_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/3531/hdl/verilog/err_count_expOutput_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V_rom
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/3531/hdl/verilog/err_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_err_count_0_0/sim/CU_Integration_sim_err_count_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_err_count_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_0_2/sim/CU_Integration_sim_axis_data_fifo_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_1_2/sim/CU_Integration_sim_axis_data_fifo_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/20dd/hdl/verilog/epacket_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module epacket_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_epacket_gen_0_1/sim/CU_Integration_sim_epacket_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_epacket_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/f391/hdl/verilog/uplane_depacketiser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uplane_depacketiser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_uplane_depacketiser_0_1/sim/CU_Integration_sim_uplane_depacketiser_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_uplane_depacketiser_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/b9f9/hdl/verilog/uplane_packetiser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uplane_packetiser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_uplane_packetiser_0_1/sim/CU_Integration_sim_uplane_packetiser_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_uplane_packetiser_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_0_2/sim/CU_Integration_sim_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_1_1/sim/CU_Integration_sim_xlconstant_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_2_2/sim/CU_Integration_sim_xlconstant_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_3_2/sim/CU_Integration_sim_xlconstant_3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_5_1/sim/CU_Integration_sim_xlconstant_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_6_1/sim/CU_Integration_sim_xlconstant_6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_6_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_8_1/sim/CU_Integration_sim_xlconstant_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_3/sim/CU_Integration_sim_axis_data_fifo_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_4/sim/CU_Integration_sim_axis_data_fifo_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_1_4/sim/CU_Integration_sim_xlconstant_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_6_0/sim/CU_Integration_sim_axis_data_fifo_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_6/sim/CU_Integration_sim_axis_data_fifo_2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_8/sim/CU_Integration_sim_axis_data_fifo_2_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_2_3/sim/CU_Integration_sim_xlconstant_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_9/sim/CU_Integration_sim_axis_data_fifo_2_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_9
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_11/sim/CU_Integration_sim_axis_data_fifo_2_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_12/sim/CU_Integration_sim_axis_data_fifo_2_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_12
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_14/sim/CU_Integration_sim_axis_data_fifo_2_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_14
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_13/sim/CU_Integration_sim_axis_data_fifo_2_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_13
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_10/sim/CU_Integration_sim_axis_data_fifo_2_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_10
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/0dd5/hdl/verilog/Userplane_L1_Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Userplane_L1_Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_Userplane_L1_Data_Gen_0_0/sim/CU_Integration_sim_Userplane_L1_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_Userplane_L1_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/da11/hdl/verilog/Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_Data_Gen_0_0/sim/CU_Integration_sim_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_15/sim/CU_Integration_sim_axis_data_fifo_2_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_15
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_register_slice_0_0/sim/CU_Integration_sim_axis_register_slice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_register_slice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/8730/hdl/verilog/L1toORAN_mask_table1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN_mask_table1_rom
INFO: [VRFC 10-311] analyzing module L1toORAN_mask_table1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/8730/hdl/verilog/L1toORAN_udiv_8ns_8ns_8_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_8_12_1_div_u
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_8_12_1_div
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_8_12_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/8730/hdl/verilog/L1toORAN_uitodp_32ns_64_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN_uitodp_32ns_64_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/8730/hdl/verilog/L1toORAN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/sim/CU_Integration_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim
INFO: [VRFC 10-311] analyzing module Clock_reset_imp_AQ8TVB
INFO: [VRFC 10-311] analyzing module Cplane_Packetizer_imp_1PF39LZ
INFO: [VRFC 10-311] analyzing module Cplane_depacketizer_imp_OEVS8X
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_demux_imp_16TWRLT
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_mux_imp_QKVSSA
INFO: [VRFC 10-311] analyzing module Uplane_depacketiser_imp_GEZLN8
INFO: [VRFC 10-311] analyzing module Uplane_packetiser_imp_1MIFUAF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/hdl/CU_Integration_sim_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj CU_Integration_sim_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_proc_sys_reset_0_0/sim/CU_Integration_sim_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU_Integration_sim_proc_sys_reset_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_proc_sys_reset_1_0/sim/CU_Integration_sim_proc_sys_reset_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU_Integration_sim_proc_sys_reset_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/8730/hdl/ip/L1toORAN_ap_uitodp_6_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'L1toORAN_ap_uitodp_6_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_L1toORAN_0_1/sim/CU_Integration_sim_L1toORAN_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU_Integration_sim_L1toORAN_0_1'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim'
xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xlconstant_v1_1_6 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L axis_data_fifo_v2_0_1 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CU_Integration_sim_wrapper_behav xil_defaultlib.CU_Integration_sim_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xlconstant_v1_1_6 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L axis_data_fifo_v2_0_1 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CU_Integration_sim_wrapper_behav xil_defaultlib.CU_Integration_sim_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg
Compiling package floating_point_v7_1_8.flt_utils
Compiling package floating_point_v7_1_8.vt2mutils
Compiling package floating_point_v7_1_8.vt2mcomps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff_rom
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff(DataWidth=12...
Compiling module xil_defaultlib.BfW_Coeff_Gen
Compiling module xil_defaultlib.CU_Integration_sim_BfW_Coeff_Gen...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=12.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CU_Integration_sim_clk_wiz_0_clk...
Compiling module xil_defaultlib.CU_Integration_sim_clk_wiz_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture cu_integration_sim_proc_sys_reset_0_0_arch of entity xil_defaultlib.CU_Integration_sim_proc_sys_reset_0_0 [cu_integration_sim_proc_sys_rese...]
Compiling architecture cu_integration_sim_proc_sys_reset_1_0_arch of entity xil_defaultlib.CU_Integration_sim_proc_sys_reset_1_0 [cu_integration_sim_proc_sys_rese...]
Compiling module xil_defaultlib.Clock_reset_imp_AQ8TVB
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Integration_sim_axis_register...
Compiling module xil_defaultlib.cplane_packetizer
Compiling module xil_defaultlib.CU_Integration_sim_cplane_packet...
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_0_...
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_2_...
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_3_...
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_4_...
Compiling module xil_defaultlib.Cplane_Packetizer_imp_1PF39LZ
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Integration_sim_axis_register...
Compiling module xil_defaultlib.cplane_depacketizer
Compiling module xil_defaultlib.CU_Integration_sim_cplane_depack...
Compiling module xil_defaultlib.Cplane_depacketizer_imp_OEVS8X
Compiling module xil_defaultlib.Ethernet_demux
Compiling module xil_defaultlib.CU_Integration_sim_Ethernet_demu...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xil_defaultlib.ecpri_demux
Compiling module xil_defaultlib.CU_Integration_sim_ecpri_demux_0...
Compiling module xil_defaultlib.Ethernet_ecpri_demux_imp_16TWRLT
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xil_defaultlib.CU_Integration_sim_axis_register...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Integration_sim_axis_register...
Compiling module xil_defaultlib.ecpri_mux
Compiling module xil_defaultlib.CU_Integration_sim_ecpri_mux_0_0
Compiling module xil_defaultlib.ethernet_mux
Compiling module xil_defaultlib.CU_Integration_sim_ethernet_mux_...
Compiling module xil_defaultlib.Ethernet_ecpri_mux_imp_QKVSSA
Compiling module xil_defaultlib.L1_Data_Gen_numBeam_rom
Compiling module xil_defaultlib.L1_Data_Gen_numBeam(DataWidth=3,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_12_1_1(ID=1,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_1_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_5_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen
Compiling module xil_defaultlib.CU_Integration_sim_L1_Data_Gen_0...
Compiling module xil_defaultlib.L1toORAN_mask_table1_rom
Compiling module xil_defaultlib.L1toORAN_mask_table1(DataWidth=5...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=64,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16)\]
Compiling architecture rtl of entity floating_point_v7_1_8.norm_zero_det [\norm_zero_det(data_width=10,nor...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=64)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2)\]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_8.shift_msb_first [\shift_msb_first(a_width=64,dist...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=26)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=27)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_8.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_8.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_8.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture l1tooran_ap_uitodp_6_no_dsp_32_arch of entity xil_defaultlib.L1toORAN_ap_uitodp_6_no_dsp_32 [l1tooran_ap_uitodp_6_no_dsp_32_d...]
Compiling module xil_defaultlib.L1toORAN_uitodp_32ns_64_8_1
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_8_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_8_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_8_12_1(ID=...
Compiling module xil_defaultlib.L1toORAN(ap_ST_fsm_pp0_stage0=1'...
Compiling architecture cu_integration_sim_l1tooran_0_1_arch of entity xil_defaultlib.CU_Integration_sim_L1toORAN_0_1 [cu_integration_sim_l1tooran_0_1_...]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xil_defaultlib.uplane_depacketiser
Compiling module xil_defaultlib.CU_Integration_sim_uplane_depack...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_8_...
Compiling module xil_defaultlib.Uplane_depacketiser_imp_GEZLN8
Compiling module xil_defaultlib.Data_Gen
Compiling module xil_defaultlib.CU_Integration_sim_Data_Gen_0_0
Compiling module xil_defaultlib.Userplane_L1_Data_Gen
Compiling module xil_defaultlib.CU_Integration_sim_Userplane_L1_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=10)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,USE...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=1...
Compiling module xpm.xpm_fifo_axis(TDATA_WIDTH=128,US...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xil_defaultlib.epacket_gen
Compiling module xil_defaultlib.CU_Integration_sim_epacket_gen_0...
Compiling module xil_defaultlib.uplane_packetiser
Compiling module xil_defaultlib.CU_Integration_sim_uplane_packet...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_0_...
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_1_...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_2_...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_3_...
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_5_...
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_6_...
Compiling module xil_defaultlib.Uplane_packetiser_imp_1MIFUAF
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=9)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xil_defaultlib.err_count_expOutput_V_rom
Compiling module xil_defaultlib.err_count_expOutput_V(DataWidth=...
Compiling module xil_defaultlib.err_count
Compiling module xil_defaultlib.CU_Integration_sim_err_count_0_0
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_1_...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_2_...
Compiling module xil_defaultlib.CU_Integration_sim
Compiling module xil_defaultlib.CU_Integration_sim_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot CU_Integration_sim_wrapper_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/xsim.dir/CU_Integration_sim_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/xsim.dir/CU_Integration_sim_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Mar 20 14:42:13 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 20 14:42:13 2021...
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 7291.016 ; gain = 0.000 ; free physical = 9936 ; free virtual = 85280
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CU_Integration_sim_wrapper_behav -key {Behavioral:sim_1:Functional:CU_Integration_sim_wrapper} -tclbatch {CU_Integration_sim_wrapper.tcl} -protoinst "protoinst_files/CU_Integration_sim.protoinst" -protoinst "protoinst_files/bd_e84f.protoinst" -protoinst "protoinst_files/bd_281e.protoinst" -view {/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CU_Integration_sim.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//BfW_Coeff_Gen_0/bfw_coeff_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/S_AXIS2
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/S_AXIS3
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/S_AXIS4
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/S_AXIS5
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_3/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_3/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_4/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_4/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_5/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_5/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_6/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_6/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_register_slice_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_register_slice_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/cplane_packetizer_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/cplane_packetizer_0/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/cplane_packetizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/cplane_packetizer_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/cplane_packetizer_0/numMatrix_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/cplane_packetizer_0/rtcid_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/cplane_packetizer_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_depacketizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_depacketizer/axis_register_slice_11/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_depacketizer/axis_register_slice_11/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_depacketizer/cplane_depacketizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/Ethernet_demux_0/cu_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/Ethernet_demux_0/eth_data_rx
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/axis_data_fifo_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/axis_data_fifo_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/axis_data_fifo_3/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/axis_data_fifo_3/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/control_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/ecpri_demux_0/CU_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/ecpri_demux_0/control_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/ecpri_demux_0/user_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/user_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/axis_data_fifo_6/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/axis_data_fifo_6/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/axis_register_slice_6/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/axis_register_slice_6/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/axis_register_slice_7/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/axis_register_slice_7/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/ecpri_mux_0/control_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/ecpri_mux_0/mux_config_in_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/ecpri_mux_0/mux_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/ecpri_mux_0/user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/eth_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/ethernet_mux_0/eth_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/ethernet_mux_0/ether_mux_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//L1_Data_Gen_0/L1_data_out_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//L1toORAN_0/L1_axis_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//L1toORAN_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//L1toORAN_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//L1toORAN_0/mux_config_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//L1toORAN_0/numBeams_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//L1toORAN_0/rtcid_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//L1toORAN_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_depacketiser/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_depacketiser/axis_data_fifo_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_depacketiser/axis_data_fifo_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_depacketiser/uplane_depacketiser_0/data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/Data_Gen_0/L1_axis_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/Data_Gen_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/Data_Gen_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/Userplane_L1_Data_Gen_0/L1_data_out_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_3/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_3/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_4/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_4/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_5/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_5/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_6/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_6/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/epacket_gen_0/dout
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/uplane_packetiser_0/IQ_data_V_data_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/uplane_packetiser_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/uplane_packetiser_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/uplane_packetiser_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//axis_data_fifo_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//axis_data_fifo_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//err_count_0/observed_output
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_e84f.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_e84f.protoinst for the following reason(s):
There are no instances of module "bd_e84f" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_281e.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_281e.protoinst for the following reason(s):
There are no instances of module "bd_281e" in the design.

Time resolution is 1 ps
open_wave_config /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/design_1_wrapper_behav.wcfg
source CU_Integration_sim_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_148  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_3.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_203  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_4.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_258  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_5.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_313  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_6.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_313  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Ethernet_ecpri_demux.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Ethernet_ecpri_demux/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_823  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Ethernet_ecpri_demux.axis_data_fifo_3.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Ethernet_ecpri_demux/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_823  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Ethernet_ecpri_mux.axis_data_fifo_6.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Ethernet_ecpri_mux/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_823  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_depacketiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_depacketiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1368  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1574  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_3.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1680  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_4.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1735  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_5.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1790  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_6.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1845  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_2024  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_2140  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CU_Integration_sim_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 7291.016 ; gain = 16.008 ; free physical = 10044 ; free virtual = 85408
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/CU_Integration_sim_wrapper/reset} -radix hex {0 0ns}
add_force {/CU_Integration_sim_wrapper/user_si570_sysclk_clk_n} -radix hex {1 0ns} {0 1665ps} -repeat_every 3330ps
add_force {/CU_Integration_sim_wrapper/user_si570_sysclk_clk_p} -radix hex {0 0ns} {1 1665ps} -repeat_every 3330ps
run all
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_148  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_3.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_203  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_4.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_258  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_5.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_313  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_6.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_313  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Ethernet_ecpri_demux.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Ethernet_ecpri_demux/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_823  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Ethernet_ecpri_demux.axis_data_fifo_3.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Ethernet_ecpri_demux/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_823  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Ethernet_ecpri_mux.axis_data_fifo_6.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Ethernet_ecpri_mux/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_823  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_depacketiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_depacketiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1368  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1574  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_3.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1680  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_4.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1735  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_5.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1790  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_6.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1845  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_2024  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_2140  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv: file does not exist.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 7291.016 ; gain = 0.000 ; free physical = 10023 ; free virtual = 85388
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/sim_src/L1_Data_Gen/solution1/impl/ip/component.xml. It will be created.
open_bd_design {/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/sim_src'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Userplane_L1_Data_Gen:1.0'. The one found in IP location '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src/U_plane_src/12_Dummy_L1_to_UPLANE/solution1/impl/ip' will take precedence over the same IP in location /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src/other_ips/12_Dummy_L1_to_UPLANE/solution1/impl/ip
report_ip_status -name ip_status
upgrade_ip [get_ips  {CU_Integration_sim_L1_Data_Gen_0_0 C_plane_L1_Data_Gen_0_0}] -log ip_upgrade.log
Upgrading '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd'
INFO: [IP_Flow 19-3422] Upgraded CU_Integration_sim_L1_Data_Gen_0_0 (L1_data_gen 1.0) from revision 2103191708 to revision 2103201449
Wrote  : </home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd> 
Wrote  : </home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ui/bd_5cd5283f.ui> 
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_1
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_2
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_3
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_4
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_5
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:hls:cplane_packetizer:1.0 - cplane_packetizer_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_11
Adding component instance block -- xilinx.com:hls:cplane_depacketizer:1.0 - cplane_depacketizer_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_10
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_9
Adding component instance block -- xilinx.com:hls:Ethernet_demux:1.0 - Ethernet_demux_0
Adding component instance block -- xilinx.com:hls:ecpri_demux:1.0 - ecpri_demux_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_6
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_7
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_8
Adding component instance block -- xilinx.com:hls:ethernet_mux:1.0 - ethernet_mux_0
Adding component instance block -- xilinx.com:hls:ecpri_mux:1.0 - ecpri_mux_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:hls:err_count:1.0 - err_count_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_1
Adding component instance block -- xilinx.com:hls:BfW_Coeff_Gen:1.0 - BfW_Coeff_Gen_0
Adding component instance block -- xilinx.com:hls:L1_Data_Gen:1.0 - L1_Data_Gen_0
Adding component instance block -- xilinx.com:hls:L1toORAN:1.0 - L1toORAN_0
Successfully read diagram <C_plane> from BD file </home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/C_plane/C_plane.bd>
Upgrading '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/C_plane/C_plane.bd'
INFO: [IP_Flow 19-3422] Upgraded C_plane_L1_Data_Gen_0_0 (L1_data_gen 1.0) from revision 2103191708 to revision 2103201449
Wrote  : </home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/C_plane/C_plane.bd> 
Wrote  : </home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/C_plane/ui/bd_bd37ea40.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {CU_Integration_sim_L1_Data_Gen_0_0 C_plane_L1_Data_Gen_0_0}] -no_script -sync -force -quiet
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Cplane_Packetizer/cplane_packetizer_0/rtcid_V_V_TVALID
/Cplane_Packetizer/cplane_packetizer_0/mdata_numCoeff_V
/Ethernet_ecpri_demux/Ethernet_demux_0/rx_tstamp_in_V
/Ethernet_ecpri_mux/ethernet_mux_0/sync_data_in_TVALID
/Ethernet_ecpri_mux/ethernet_mux_0/mgmt_data_in_TVALID
/Ethernet_ecpri_mux/ecpri_mux_0/control_data_in_TVALID
/Ethernet_ecpri_mux/ecpri_mux_0/user_data_in_TVALID

regenerate_bd_layout
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 7291.016 ; gain = 0.000 ; free physical = 8505 ; free virtual = 83872
save_bd_design
Wrote  : </home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/C_plane/C_plane.bd> 
Wrote  : </home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/C_plane/ui/bd_bd37ea40.ui> 
generate_target Simulation [get_files /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Cplane_Packetizer/cplane_packetizer_0/mdata_numCoeff_V
/Ethernet_ecpri_mux/ethernet_mux_0/sync_data_in_TVALID
/Ethernet_ecpri_mux/ethernet_mux_0/mgmt_data_in_TVALID
/err_count_0/ap_rst_n
/Ethernet_ecpri_demux/Ethernet_demux_0/rx_tstamp_in_V

Wrote  : </home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/eCPRI_header_V_TDATA'(48) to net 'xlconstant_4_dout'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/synth/CU_Integration_sim.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/eCPRI_header_V_TDATA'(48) to net 'xlconstant_4_dout'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/sim/CU_Integration_sim.v
VHDL Output written to : /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/hdl/CU_Integration_sim_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block BfW_Coeff_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/cplane_packetizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/axis_register_slice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/cplane_depacketizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/Ethernet_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/ecpri_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ecpri_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ethernet_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1_Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block err_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/axis_data_fifo_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/axis_data_fifo_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/epacket_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_depacketiser/uplane_depacketiser_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/uplane_packetiser_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_depacketiser/xlconstant_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_data_fifo_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_data_fifo_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/axis_data_fifo_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/axis_data_fifo_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_depacketiser/axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_data_fifo_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_data_fifo_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_data_fifo_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_data_fifo_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/Userplane_L1_Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1toORAN_0 .
Exporting to file /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/hw_handoff/CU_Integration_sim.hwh
Generated Block Design Tcl file /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/hw_handoff/CU_Integration_sim_bd.tcl
Generated Hardware Definition File /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/synth/CU_Integration_sim.hwdef
export_ip_user_files -of_objects [get_files /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd] -directory /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files -ipstatic_source_dir /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.cache/compile_simlib/modelsim} {questa=/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.cache/compile_simlib/questa} {ies=/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.cache/compile_simlib/ies} {xcelium=/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.cache/compile_simlib/xcelium} {vcs=/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.cache/compile_simlib/vcs} {riviera=/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CU_Integration_sim_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/L1toORAN_mask_table1_rom.dat'
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax --d SIM_SPEED_UP -prj CU_Integration_sim_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/b098/hdl/verilog/BfW_Coeff_Gen_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff_rom
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/b098/hdl/verilog/BfW_Coeff_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_BfW_Coeff_Gen_0_0/sim/CU_Integration_sim_BfW_Coeff_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_BfW_Coeff_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_clk_wiz_0/CU_Integration_sim_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_clk_wiz_0/CU_Integration_sim_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/2bd8/hdl/verilog/cplane_packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_cplane_packetizer_0_0/sim/CU_Integration_sim_cplane_packetizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_cplane_packetizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_0_0/sim/CU_Integration_sim_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_2_0/sim/CU_Integration_sim_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_3_0/sim/CU_Integration_sim_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_4_0/sim/CU_Integration_sim_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_register_slice_11_0/sim/CU_Integration_sim_axis_register_slice_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_register_slice_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/e882/hdl/verilog/cplane_depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cplane_depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_cplane_depacketizer_0_0/sim/CU_Integration_sim_cplane_depacketizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_cplane_depacketizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/8663/hdl/verilog/Ethernet_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ethernet_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_Ethernet_demux_0_0/sim/CU_Integration_sim_Ethernet_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_Ethernet_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/d47a/hdl/verilog/ecpri_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_ecpri_demux_0_0/sim/CU_Integration_sim_ecpri_demux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_ecpri_demux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_register_slice_6_0/sim/CU_Integration_sim_axis_register_slice_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_register_slice_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_register_slice_7_0/sim/CU_Integration_sim_axis_register_slice_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_register_slice_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/2d98/hdl/verilog/ecpri_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecpri_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_ecpri_mux_0_0/sim/CU_Integration_sim_ecpri_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_ecpri_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/08ff/hdl/verilog/ethernet_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_ethernet_mux_0_0/sim/CU_Integration_sim_ethernet_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_ethernet_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/ca69/hdl/verilog/L1_Data_Gen_mux_325_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/ca69/hdl/verilog/L1_Data_Gen_mux_325_5_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_5_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/ca69/hdl/verilog/L1_Data_Gen_mux_325_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_325_12_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/ca69/hdl/verilog/L1_Data_Gen_numBeam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam_rom
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_numBeam
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/ca69/hdl/verilog/L1_Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_L1_Data_Gen_0_0/sim/CU_Integration_sim_L1_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_L1_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_0_0/sim/CU_Integration_sim_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_1_0/sim/CU_Integration_sim_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/3531/hdl/verilog/err_count_expOutput_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V_rom
INFO: [VRFC 10-311] analyzing module err_count_expOutput_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/3531/hdl/verilog/err_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module err_count
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_err_count_0_0/sim/CU_Integration_sim_err_count_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_err_count_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_0_2/sim/CU_Integration_sim_axis_data_fifo_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_1_2/sim/CU_Integration_sim_axis_data_fifo_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/20dd/hdl/verilog/epacket_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module epacket_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_epacket_gen_0_1/sim/CU_Integration_sim_epacket_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_epacket_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/f391/hdl/verilog/uplane_depacketiser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uplane_depacketiser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_uplane_depacketiser_0_1/sim/CU_Integration_sim_uplane_depacketiser_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_uplane_depacketiser_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/b9f9/hdl/verilog/uplane_packetiser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uplane_packetiser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_uplane_packetiser_0_1/sim/CU_Integration_sim_uplane_packetiser_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_uplane_packetiser_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_0_2/sim/CU_Integration_sim_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_1_1/sim/CU_Integration_sim_xlconstant_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_2_2/sim/CU_Integration_sim_xlconstant_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_3_2/sim/CU_Integration_sim_xlconstant_3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_5_1/sim/CU_Integration_sim_xlconstant_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_6_1/sim/CU_Integration_sim_xlconstant_6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_6_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_8_1/sim/CU_Integration_sim_xlconstant_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_3/sim/CU_Integration_sim_axis_data_fifo_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_4/sim/CU_Integration_sim_axis_data_fifo_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_1_4/sim/CU_Integration_sim_xlconstant_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_6_0/sim/CU_Integration_sim_axis_data_fifo_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_6/sim/CU_Integration_sim_axis_data_fifo_2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_8/sim/CU_Integration_sim_axis_data_fifo_2_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_xlconstant_2_3/sim/CU_Integration_sim_xlconstant_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_xlconstant_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_9/sim/CU_Integration_sim_axis_data_fifo_2_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_9
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_11/sim/CU_Integration_sim_axis_data_fifo_2_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_12/sim/CU_Integration_sim_axis_data_fifo_2_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_12
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_14/sim/CU_Integration_sim_axis_data_fifo_2_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_14
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_13/sim/CU_Integration_sim_axis_data_fifo_2_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_13
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_10/sim/CU_Integration_sim_axis_data_fifo_2_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_10
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/0dd5/hdl/verilog/Userplane_L1_Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Userplane_L1_Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_Userplane_L1_Data_Gen_0_0/sim/CU_Integration_sim_Userplane_L1_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_Userplane_L1_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/da11/hdl/verilog/Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_Data_Gen_0_0/sim/CU_Integration_sim_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_data_fifo_2_15/sim/CU_Integration_sim_axis_data_fifo_2_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_data_fifo_2_15
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/ip/CU_Integration_sim_axis_register_slice_0_0/sim/CU_Integration_sim_axis_register_slice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_axis_register_slice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/8730/hdl/verilog/L1toORAN_mask_table1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN_mask_table1_rom
INFO: [VRFC 10-311] analyzing module L1toORAN_mask_table1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/8730/hdl/verilog/L1toORAN_udiv_8ns_8ns_8_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_8_12_1_div_u
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_8_12_1_div
INFO: [VRFC 10-311] analyzing module L1toORAN_udiv_8ns_8ns_8_12_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/8730/hdl/verilog/L1toORAN_uitodp_32ns_64_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN_uitodp_32ns_64_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ipshared/8730/hdl/verilog/L1toORAN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/bd/CU_Integration_sim/sim/CU_Integration_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim
INFO: [VRFC 10-311] analyzing module Clock_reset_imp_AQ8TVB
INFO: [VRFC 10-311] analyzing module Cplane_Packetizer_imp_1PF39LZ
INFO: [VRFC 10-311] analyzing module Cplane_depacketizer_imp_OEVS8X
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_demux_imp_16TWRLT
INFO: [VRFC 10-311] analyzing module Ethernet_ecpri_mux_imp_QKVSSA
INFO: [VRFC 10-311] analyzing module Uplane_depacketiser_imp_GEZLN8
INFO: [VRFC 10-311] analyzing module Uplane_packetiser_imp_1MIFUAF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/hdl/CU_Integration_sim_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Integration_sim_wrapper
xvhdl --incr --relax -prj CU_Integration_sim_wrapper_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim'
xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xlconstant_v1_1_6 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L axis_data_fifo_v2_0_1 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CU_Integration_sim_wrapper_behav xil_defaultlib.CU_Integration_sim_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto ec8bb2a705b34dcdad7a38cd475e57b2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xlconstant_v1_1_6 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_19 -L axis_data_fifo_v2_0_1 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CU_Integration_sim_wrapper_behav xil_defaultlib.CU_Integration_sim_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg
Compiling package floating_point_v7_1_8.flt_utils
Compiling package floating_point_v7_1_8.vt2mutils
Compiling package floating_point_v7_1_8.vt2mcomps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff_rom
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff(DataWidth=12...
Compiling module xil_defaultlib.BfW_Coeff_Gen
Compiling module xil_defaultlib.CU_Integration_sim_BfW_Coeff_Gen...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=12.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CU_Integration_sim_clk_wiz_0_clk...
Compiling module xil_defaultlib.CU_Integration_sim_clk_wiz_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture cu_integration_sim_proc_sys_reset_0_0_arch of entity xil_defaultlib.CU_Integration_sim_proc_sys_reset_0_0 [cu_integration_sim_proc_sys_rese...]
Compiling architecture cu_integration_sim_proc_sys_reset_1_0_arch of entity xil_defaultlib.CU_Integration_sim_proc_sys_reset_1_0 [cu_integration_sim_proc_sys_rese...]
Compiling module xil_defaultlib.Clock_reset_imp_AQ8TVB
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Integration_sim_axis_register...
Compiling module xil_defaultlib.cplane_packetizer
Compiling module xil_defaultlib.CU_Integration_sim_cplane_packet...
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_0_...
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_2_...
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_3_...
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_4_...
Compiling module xil_defaultlib.Cplane_Packetizer_imp_1PF39LZ
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Integration_sim_axis_register...
Compiling module xil_defaultlib.cplane_depacketizer
Compiling module xil_defaultlib.CU_Integration_sim_cplane_depack...
Compiling module xil_defaultlib.Cplane_depacketizer_imp_OEVS8X
Compiling module xil_defaultlib.Ethernet_demux
Compiling module xil_defaultlib.CU_Integration_sim_Ethernet_demu...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xil_defaultlib.ecpri_demux
Compiling module xil_defaultlib.CU_Integration_sim_ecpri_demux_0...
Compiling module xil_defaultlib.Ethernet_ecpri_demux_imp_16TWRLT
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xil_defaultlib.CU_Integration_sim_axis_register...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_19.axis_register_slice_v1_1_19_axis...
Compiling module xil_defaultlib.CU_Integration_sim_axis_register...
Compiling module xil_defaultlib.ecpri_mux
Compiling module xil_defaultlib.CU_Integration_sim_ecpri_mux_0_0
Compiling module xil_defaultlib.ethernet_mux
Compiling module xil_defaultlib.CU_Integration_sim_ethernet_mux_...
Compiling module xil_defaultlib.Ethernet_ecpri_mux_imp_QKVSSA
Compiling module xil_defaultlib.L1_Data_Gen_numBeam_rom
Compiling module xil_defaultlib.L1_Data_Gen_numBeam(DataWidth=3,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_12_1_1(ID=1,...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_1_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen_mux_325_5_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen
Compiling module xil_defaultlib.CU_Integration_sim_L1_Data_Gen_0...
Compiling module xil_defaultlib.L1toORAN_mask_table1_rom
Compiling module xil_defaultlib.L1toORAN_mask_table1(DataWidth=5...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=64,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16)\]
Compiling architecture rtl of entity floating_point_v7_1_8.norm_zero_det [\norm_zero_det(data_width=10,nor...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=64)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2)\]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_8.shift_msb_first [\shift_msb_first(a_width=64,dist...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=26)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=27)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_8.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_8.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_8.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture l1tooran_ap_uitodp_6_no_dsp_32_arch of entity xil_defaultlib.L1toORAN_ap_uitodp_6_no_dsp_32 [l1tooran_ap_uitodp_6_no_dsp_32_d...]
Compiling module xil_defaultlib.L1toORAN_uitodp_32ns_64_8_1
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_8_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_8_12_1_div...
Compiling module xil_defaultlib.L1toORAN_udiv_8ns_8ns_8_12_1(ID=...
Compiling module xil_defaultlib.L1toORAN(ap_ST_fsm_pp0_stage0=1'...
Compiling architecture cu_integration_sim_l1tooran_0_1_arch of entity xil_defaultlib.CU_Integration_sim_L1toORAN_0_1 [cu_integration_sim_l1tooran_0_1_...]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xil_defaultlib.uplane_depacketiser
Compiling module xil_defaultlib.CU_Integration_sim_uplane_depack...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_8_...
Compiling module xil_defaultlib.Uplane_depacketiser_imp_GEZLN8
Compiling module xil_defaultlib.Data_Gen
Compiling module xil_defaultlib.CU_Integration_sim_Data_Gen_0_0
Compiling module xil_defaultlib.Userplane_L1_Data_Gen
Compiling module xil_defaultlib.CU_Integration_sim_Userplane_L1_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=10)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,USE...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=1...
Compiling module xpm.xpm_fifo_axis(TDATA_WIDTH=128,US...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xil_defaultlib.epacket_gen
Compiling module xil_defaultlib.CU_Integration_sim_epacket_gen_0...
Compiling module xil_defaultlib.uplane_packetiser
Compiling module xil_defaultlib.CU_Integration_sim_uplane_packet...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_0_...
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_1_...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_2_...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_3_...
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_5_...
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_6_...
Compiling module xil_defaultlib.Uplane_packetiser_imp_1MIFUAF
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=9)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_1.axis_data_fifo_v2_0_1_top(C_FAMI...
Compiling module xil_defaultlib.CU_Integration_sim_axis_data_fif...
Compiling module xil_defaultlib.err_count_expOutput_V_rom
Compiling module xil_defaultlib.err_count_expOutput_V(DataWidth=...
Compiling module xil_defaultlib.err_count
Compiling module xil_defaultlib.CU_Integration_sim_err_count_0_0
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_1_...
Compiling module xil_defaultlib.CU_Integration_sim_xlconstant_2_...
Compiling module xil_defaultlib.CU_Integration_sim
Compiling module xil_defaultlib.CU_Integration_sim_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot CU_Integration_sim_wrapper_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 7494.117 ; gain = 0.000 ; free physical = 8431 ; free virtual = 83818
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CU_Integration_sim_wrapper_behav -key {Behavioral:sim_1:Functional:CU_Integration_sim_wrapper} -tclbatch {CU_Integration_sim_wrapper.tcl} -protoinst "protoinst_files/CU_Integration_sim.protoinst" -protoinst "protoinst_files/bd_e84f.protoinst" -protoinst "protoinst_files/bd_281e.protoinst" -view {/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CU_Integration_sim.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//BfW_Coeff_Gen_0/bfw_coeff_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/S_AXIS2
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/S_AXIS3
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/S_AXIS4
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/S_AXIS5
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_3/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_3/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_4/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_4/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_5/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_5/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_6/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_data_fifo_6/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_register_slice_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/axis_register_slice_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/cplane_packetizer_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/cplane_packetizer_0/beam_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/cplane_packetizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/cplane_packetizer_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/cplane_packetizer_0/numMatrix_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/cplane_packetizer_0/rtcid_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/cplane_packetizer_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_Packetizer/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_depacketizer/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_depacketizer/axis_register_slice_11/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_depacketizer/axis_register_slice_11/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Cplane_depacketizer/cplane_depacketizer_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/Ethernet_demux_0/cu_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/Ethernet_demux_0/eth_data_rx
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/axis_data_fifo_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/axis_data_fifo_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/axis_data_fifo_3/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/axis_data_fifo_3/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/control_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/ecpri_demux_0/CU_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/ecpri_demux_0/control_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/ecpri_demux_0/user_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_demux/user_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/S_AXIS1
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/axis_data_fifo_6/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/axis_data_fifo_6/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/axis_register_slice_6/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/axis_register_slice_6/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/axis_register_slice_7/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/axis_register_slice_7/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/ecpri_mux_0/control_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/ecpri_mux_0/mux_config_in_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/ecpri_mux_0/mux_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/ecpri_mux_0/user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/eth_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/ethernet_mux_0/eth_data_out
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/ethernet_mux_0/ether_mux_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Ethernet_ecpri_mux/user_data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//L1_Data_Gen_0/L1_data_out_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//L1toORAN_0/L1_axis_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//L1toORAN_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//L1toORAN_0/extension_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//L1toORAN_0/mux_config_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//L1toORAN_0/numBeams_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//L1toORAN_0/rtcid_V_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//L1toORAN_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_depacketiser/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_depacketiser/axis_data_fifo_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_depacketiser/axis_data_fifo_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_depacketiser/uplane_depacketiser_0/data_in
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/Data_Gen_0/L1_axis_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/Data_Gen_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/Data_Gen_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/Userplane_L1_Data_Gen_0/L1_data_out_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_2/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_2/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_3/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_3/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_4/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_4/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_5/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_5/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_6/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/axis_data_fifo_6/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/epacket_gen_0/dout
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/uplane_packetiser_0/IQ_data_V_data_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/uplane_packetiser_0/application_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/uplane_packetiser_0/eth_data
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//Uplane_packetiser/uplane_packetiser_0/section_header_V
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//axis_data_fifo_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//axis_data_fifo_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /CU_Integration_sim_wrapper/CU_Integration_sim_i//err_count_0/observed_output
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_e84f.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_e84f.protoinst for the following reason(s):
There are no instances of module "bd_e84f" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_281e.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_281e.protoinst for the following reason(s):
There are no instances of module "bd_281e" in the design.

Time resolution is 1 ps
open_wave_config /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/design_1_wrapper_behav.wcfg
source CU_Integration_sim_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_148  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_3.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_203  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_4.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_258  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_5.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_313  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_6.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_313  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Ethernet_ecpri_demux.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Ethernet_ecpri_demux/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_823  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Ethernet_ecpri_demux.axis_data_fifo_3.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Ethernet_ecpri_demux/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_823  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Ethernet_ecpri_mux.axis_data_fifo_6.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Ethernet_ecpri_mux/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_823  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_depacketiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_depacketiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1368  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1574  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_3.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1680  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_4.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1735  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_5.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1790  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_6.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1845  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_2024  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_2140  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CU_Integration_sim_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 7494.117 ; gain = 28.508 ; free physical = 8503 ; free virtual = 83900
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/CU_Integration_sim_wrapper/reset} -radix hex {0 0ns}
add_force {/CU_Integration_sim_wrapper/user_si570_sysclk_clk_n} -radix hex {1 0ns} {0 1665ps} -repeat_every 3330ps
add_force {/CU_Integration_sim_wrapper/user_si570_sysclk_clk_p} -radix hex {0 0ns} {1 1665ps} -repeat_every 3330ps
run all
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_148  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_3.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_203  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_4.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_258  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_5.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_313  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Cplane_Packetizer.axis_data_fifo_6.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Cplane_Packetizer/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_313  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Ethernet_ecpri_demux.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Ethernet_ecpri_demux/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_823  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Ethernet_ecpri_demux.axis_data_fifo_3.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Ethernet_ecpri_demux/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_823  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Ethernet_ecpri_mux.axis_data_fifo_6.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Ethernet_ecpri_mux/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_823  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_depacketiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_depacketiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1368  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_2.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1574  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_3.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1680  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_4.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1735  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_5.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1790  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.Uplane_packetiser.axis_data_fifo_6.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/Uplane_packetiser/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1845  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.axis_data_fifo_0.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_2024  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CU_Integration_sim_wrapper.CU_Integration_sim_i.axis_data_fifo_1.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /CU_Integration_sim_wrapper/CU_Integration_sim_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_2140  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 7494.117 ; gain = 0.000 ; free physical = 8323 ; free virtual = 83781
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src/ecpri_MUX/solution1/impl/ip/component.xml. It will be created.
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 7494.117 ; gain = 0.000 ; free physical = 6831 ; free virtual = 82419
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/sim_src/L1_Data_Gen/solution1/impl/ip/component.xml. It will be created.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 20 17:12:08 2021...
