
*** Running vivado
    with args -log base_filter_m00_regslice_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_filter_m00_regslice_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source base_filter_m00_regslice_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/PYNQ-image_v2.5.4/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP base_filter_m00_regslice_0, cache-ID = 29bfa7dd6b0fe89f.
INFO: [Common 17-206] Exiting Vivado at Fri Nov 10 00:50:28 2023...
