vhdl-template-package-std-logic-unsigned is an interactive compiled Lisp function in `vhdl-mode.el'.<br/><br/>(vhdl-template-package-std-logic-unsigned)<br/><br/>Insert specification of `std_logic_unsigned' package.