{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609330107423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609330107430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 30 20:08:27 2020 " "Processing started: Wed Dec 30 20:08:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609330107430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330107430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330107430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609330108254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609330108254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/contra_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/contra_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 contra_ROM " "Found entity 1: contra_ROM" {  } { { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB_Clock_PLL " "Found entity 1: USB_Clock_PLL" {  } { { "USB_Clock_PLL.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/USB_Clock_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sound_Top " "Found entity 1: Sound_Top" {  } { { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_protocol.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_protocol.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Protocol " "Found entity 1: I2C_Protocol" {  } { { "I2C_Protocol.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/I2C_Protocol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/bullets.sv 3 3 " "Found 3 design units, including 3 entities, in source file sprites/bullets.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullets " "Found entity 1: bullets" {  } { { "sprites/bullets.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116499 ""} { "Info" "ISGN_ENTITY_NAME" "2 range_checker_bullet " "Found entity 2: range_checker_bullet" {  } { { "sprites/bullets.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116499 ""} { "Info" "ISGN_ENTITY_NAME" "3 bullet_RAM " "Found entity 3: bullet_RAM" {  } { { "sprites/bullets.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background.sv 4 4 " "Found 4 design units, including 4 entities, in source file sprites/background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "sprites/background.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116505 ""} { "Info" "ISGN_ENTITY_NAME" "2 start_menu_RAM " "Found entity 2: start_menu_RAM" {  } { { "sprites/background.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116505 ""} { "Info" "ISGN_ENTITY_NAME" "3 in_game_RAM " "Found entity 3: in_game_RAM" {  } { { "sprites/background.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116505 ""} { "Info" "ISGN_ENTITY_NAME" "4 game_over_RAM " "Found entity 4: game_over_RAM" {  } { { "sprites/background.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 2 2 " "Found 2 design units, including 2 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Color_Mapper.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116511 ""} { "Info" "ISGN_ENTITY_NAME" "2 bullet_color_selector " "Found entity 2: bullet_color_selector" {  } { { "Color_Mapper.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Color_Mapper.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/final_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/final_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc " "Found entity 1: final_soc" {  } { { "final_soc/synthesis/final_soc.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_irq_mapper " "Found entity 1: final_soc_irq_mapper" {  } { { "final_soc/synthesis/submodules/final_soc_irq_mapper.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0 " "Found entity 1: final_soc_mm_interconnect_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_soc_mm_interconnect_0_rsp_mux_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116555 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_mux " "Found entity 1: final_soc_mm_interconnect_0_rsp_mux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_demux_003 " "Found entity 1: final_soc_mm_interconnect_0_rsp_demux_003" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_demux " "Found entity 1: final_soc_mm_interconnect_0_rsp_demux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_mux_003 " "Found entity 1: final_soc_mm_interconnect_0_cmd_mux_003" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_mux " "Found entity 1: final_soc_mm_interconnect_0_cmd_mux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_soc_mm_interconnect_0_cmd_demux_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_demux " "Found entity 1: final_soc_mm_interconnect_0_cmd_demux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609330116577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609330116577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_005_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_005_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116579 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_005 " "Found entity 2: final_soc_mm_interconnect_0_router_005" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609330116581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609330116582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_002_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116583 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_002 " "Found entity 2: final_soc_mm_interconnect_0_router_002" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609330116585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609330116585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_001_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116586 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_001 " "Found entity 2: final_soc_mm_interconnect_0_router_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609330116588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609330116588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116590 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router " "Found entity 2: final_soc_mm_interconnect_0_router" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_system_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_soc/synthesis/submodules/final_soc_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_system_pll_dffpipe_l2c " "Found entity 1: final_soc_system_pll_dffpipe_l2c" {  } { { "final_soc/synthesis/submodules/final_soc_system_pll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116617 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_system_pll_stdsync_sv6 " "Found entity 2: final_soc_system_pll_stdsync_sv6" {  } { { "final_soc/synthesis/submodules/final_soc_system_pll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116617 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_system_pll_altpll_lqa2 " "Found entity 3: final_soc_system_pll_altpll_lqa2" {  } { { "final_soc/synthesis/submodules/final_soc_system_pll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116617 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_system_pll " "Found entity 4: final_soc_system_pll" {  } { { "final_soc/synthesis/submodules/final_soc_system_pll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sysid_qsys " "Found entity 1: final_soc_sysid_qsys" {  } { { "final_soc/synthesis/submodules/final_soc_sysid_qsys.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sdram_input_efifo_module " "Found entity 1: final_soc_sdram_input_efifo_module" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116625 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_sdram " "Found entity 2: final_soc_sdram" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_otg_hpi_data " "Found entity 1: final_soc_otg_hpi_data" {  } { { "final_soc/synthesis/submodules/final_soc_otg_hpi_data.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_otg_hpi_cs " "Found entity 1: final_soc_otg_hpi_cs" {  } { { "final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_otg_hpi_address " "Found entity 1: final_soc_otg_hpi_address" {  } { { "final_soc/synthesis/submodules/final_soc_otg_hpi_address.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file final_soc/synthesis/submodules/final_soc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_jtag_uart_sim_scfifo_w " "Found entity 1: final_soc_jtag_uart_sim_scfifo_w" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116644 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_jtag_uart_scfifo_w " "Found entity 2: final_soc_jtag_uart_scfifo_w" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116644 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_jtag_uart_sim_scfifo_r " "Found entity 3: final_soc_jtag_uart_sim_scfifo_r" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116644 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_jtag_uart_scfifo_r " "Found entity 4: final_soc_jtag_uart_scfifo_r" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116644 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_soc_jtag_uart " "Found entity 5: final_soc_jtag_uart" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_game_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_game_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_game_cpu " "Found entity 1: final_soc_game_cpu" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_game_cpu_cpu_register_bank_a_module " "Found entity 1: final_soc_game_cpu_cpu_register_bank_a_module" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_game_cpu_cpu_register_bank_b_module " "Found entity 2: final_soc_game_cpu_cpu_register_bank_b_module" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_game_cpu_cpu_nios2_oci_debug " "Found entity 3: final_soc_game_cpu_cpu_nios2_oci_debug" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_game_cpu_cpu_nios2_oci_break " "Found entity 4: final_soc_game_cpu_cpu_nios2_oci_break" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_soc_game_cpu_cpu_nios2_oci_xbrk " "Found entity 5: final_soc_game_cpu_cpu_nios2_oci_xbrk" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_soc_game_cpu_cpu_nios2_oci_dbrk " "Found entity 6: final_soc_game_cpu_cpu_nios2_oci_dbrk" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_soc_game_cpu_cpu_nios2_oci_itrace " "Found entity 7: final_soc_game_cpu_cpu_nios2_oci_itrace" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_soc_game_cpu_cpu_nios2_oci_td_mode " "Found entity 8: final_soc_game_cpu_cpu_nios2_oci_td_mode" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_soc_game_cpu_cpu_nios2_oci_dtrace " "Found entity 9: final_soc_game_cpu_cpu_nios2_oci_dtrace" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_soc_game_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_soc_game_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_soc_game_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_soc_game_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_soc_game_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_soc_game_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_soc_game_cpu_cpu_nios2_oci_fifo " "Found entity 13: final_soc_game_cpu_cpu_nios2_oci_fifo" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_soc_game_cpu_cpu_nios2_oci_pib " "Found entity 14: final_soc_game_cpu_cpu_nios2_oci_pib" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_soc_game_cpu_cpu_nios2_oci_im " "Found entity 15: final_soc_game_cpu_cpu_nios2_oci_im" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_soc_game_cpu_cpu_nios2_performance_monitors " "Found entity 16: final_soc_game_cpu_cpu_nios2_performance_monitors" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_soc_game_cpu_cpu_nios2_avalon_reg " "Found entity 17: final_soc_game_cpu_cpu_nios2_avalon_reg" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_soc_game_cpu_cpu_ociram_sp_ram_module " "Found entity 18: final_soc_game_cpu_cpu_ociram_sp_ram_module" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_soc_game_cpu_cpu_nios2_ocimem " "Found entity 19: final_soc_game_cpu_cpu_nios2_ocimem" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_soc_game_cpu_cpu_nios2_oci " "Found entity 20: final_soc_game_cpu_cpu_nios2_oci" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_soc_game_cpu_cpu " "Found entity 21: final_soc_game_cpu_cpu" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_game_cpu_cpu_debug_slave_sysclk " "Found entity 1: final_soc_game_cpu_cpu_debug_slave_sysclk" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_game_cpu_cpu_debug_slave_tck " "Found entity 1: final_soc_game_cpu_cpu_debug_slave_tck" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_tck.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_game_cpu_cpu_debug_slave_wrapper " "Found entity 1: final_soc_game_cpu_cpu_debug_slave_wrapper" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_game_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_game_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_game_cpu_cpu_test_bench " "Found entity 1: final_soc_game_cpu_cpu_test_bench" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu_test_bench.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_frame_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_frame_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_frame_sync " "Found entity 1: final_soc_frame_sync" {  } { { "final_soc/synthesis/submodules/final_soc_frame_sync.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_frame_sync.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/avalon_game_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/avalon_game_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_game_interface " "Found entity 1: avalon_game_interface" {  } { { "final_soc/synthesis/submodules/avalon_game_interface.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/avalon_game_interface.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_top " "Found entity 1: proj_top" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116703 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(47) " "Verilog HDL warning at hpi_io_intf.sv(47): extended using \"x\" or \"z\"" {  } { { "hpi_io_intf.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/hpi_io_intf.sv" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609330116706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/hpi_io_intf.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116708 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609330116710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_game_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_game_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_game_interface " "Found entity 1: avalon_game_interface" {  } { { "avalon_game_interface.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/avalon_game_interface.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamefile_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file gamefile_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gamefile_reader " "Found entity 1: gamefile_reader" {  } { { "gamefile_reader.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/gamefile_reader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/players.sv 4 4 " "Found 4 design units, including 4 entities, in source file sprites/players.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player1 " "Found entity 1: player1" {  } { { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116738 ""} { "Info" "ISGN_ENTITY_NAME" "2 player2 " "Found entity 2: player2" {  } { { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116738 ""} { "Info" "ISGN_ENTITY_NAME" "3 player1_RAM " "Found entity 3: player1_RAM" {  } { { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116738 ""} { "Info" "ISGN_ENTITY_NAME" "4 player2_RAM " "Found entity 4: player2_RAM" {  } { { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/hp_bar.sv 3 3 " "Found 3 design units, including 3 entities, in source file sprites/hp_bar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HP_bar " "Found entity 1: HP_bar" {  } { { "sprites/HP_bar.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/HP_bar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116747 ""} { "Info" "ISGN_ENTITY_NAME" "2 range_checker_HP " "Found entity 2: range_checker_HP" {  } { { "sprites/HP_bar.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/HP_bar.sv" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116747 ""} { "Info" "ISGN_ENTITY_NAME" "3 HP_RAM " "Found entity 3: HP_RAM" {  } { { "sprites/HP_bar.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/HP_bar.sv" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330116747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330116747 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(318) " "Verilog HDL or VHDL warning at final_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1609330116763 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(328) " "Verilog HDL or VHDL warning at final_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1609330116763 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(338) " "Verilog HDL or VHDL warning at final_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1609330116763 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(682) " "Verilog HDL or VHDL warning at final_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1609330116764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj_top " "Elaborating entity \"proj_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609330117023 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG proj_top.sv(18) " "Output port \"LEDG\" at proj_top.sv(18) has no driver" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609330117028 "|proj_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..3\] proj_top.sv(49) " "Output port \"LEDR\[17..3\]\" at proj_top.sv(49) has no driver" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609330117028 "|proj_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "proj_top.sv" "hpi_io_inst" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc final_soc:nios_system " "Elaborating entity \"final_soc\" for hierarchy \"final_soc:nios_system\"" {  } { { "proj_top.sv" "nios_system" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_game_interface final_soc:nios_system\|avalon_game_interface:avalon_game_interface " "Elaborating entity \"avalon_game_interface\" for hierarchy \"final_soc:nios_system\|avalon_game_interface:avalon_game_interface\"" {  } { { "final_soc/synthesis/final_soc.v" "avalon_game_interface" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_frame_sync final_soc:nios_system\|final_soc_frame_sync:frame_sync " "Elaborating entity \"final_soc_frame_sync\" for hierarchy \"final_soc:nios_system\|final_soc_frame_sync:frame_sync\"" {  } { { "final_soc/synthesis/final_soc.v" "frame_sync" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu final_soc:nios_system\|final_soc_game_cpu:game_cpu " "Elaborating entity \"final_soc_game_cpu\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\"" {  } { { "final_soc/synthesis/final_soc.v" "game_cpu" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu " "Elaborating entity \"final_soc_game_cpu_cpu\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu.v" "cpu" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_test_bench final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_test_bench:the_final_soc_game_cpu_cpu_test_bench " "Elaborating entity \"final_soc_game_cpu_cpu_test_bench\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_test_bench:the_final_soc_game_cpu_cpu_test_bench\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_final_soc_game_cpu_cpu_test_bench" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_register_bank_a_module final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a " "Elaborating entity \"final_soc_game_cpu_cpu_register_bank_a_module\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "final_soc_game_cpu_cpu_register_bank_a" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_altsyncram" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117166 ""}  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609330117166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330117213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330117213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_register_bank_a_module:final_soc_game_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_register_bank_b_module final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_register_bank_b_module:final_soc_game_cpu_cpu_register_bank_b " "Elaborating entity \"final_soc_game_cpu_cpu_register_bank_b_module\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_register_bank_b_module:final_soc_game_cpu_cpu_register_bank_b\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "final_soc_game_cpu_cpu_register_bank_b" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_nios2_oci final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci " "Elaborating entity \"final_soc_game_cpu_cpu_nios2_oci\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_final_soc_game_cpu_cpu_nios2_oci" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_nios2_oci_debug final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug " "Elaborating entity \"final_soc_game_cpu_cpu_nios2_oci_debug\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_final_soc_game_cpu_cpu_nios2_oci_debug" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117281 ""}  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609330117281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_nios2_oci_break final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_break:the_final_soc_game_cpu_cpu_nios2_oci_break " "Elaborating entity \"final_soc_game_cpu_cpu_nios2_oci_break\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_break:the_final_soc_game_cpu_cpu_nios2_oci_break\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_final_soc_game_cpu_cpu_nios2_oci_break" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_nios2_oci_xbrk final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_xbrk:the_final_soc_game_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"final_soc_game_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_xbrk:the_final_soc_game_cpu_cpu_nios2_oci_xbrk\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_final_soc_game_cpu_cpu_nios2_oci_xbrk" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_nios2_oci_dbrk final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_dbrk:the_final_soc_game_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"final_soc_game_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_dbrk:the_final_soc_game_cpu_cpu_nios2_oci_dbrk\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_final_soc_game_cpu_cpu_nios2_oci_dbrk" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_nios2_oci_itrace final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_itrace:the_final_soc_game_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"final_soc_game_cpu_cpu_nios2_oci_itrace\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_itrace:the_final_soc_game_cpu_cpu_nios2_oci_itrace\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_final_soc_game_cpu_cpu_nios2_oci_itrace" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_nios2_oci_dtrace final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_dtrace:the_final_soc_game_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"final_soc_game_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_dtrace:the_final_soc_game_cpu_cpu_nios2_oci_dtrace\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_final_soc_game_cpu_cpu_nios2_oci_dtrace" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_nios2_oci_td_mode final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_dtrace:the_final_soc_game_cpu_cpu_nios2_oci_dtrace\|final_soc_game_cpu_cpu_nios2_oci_td_mode:final_soc_game_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_soc_game_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_dtrace:the_final_soc_game_cpu_cpu_nios2_oci_dtrace\|final_soc_game_cpu_cpu_nios2_oci_td_mode:final_soc_game_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "final_soc_game_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_nios2_oci_fifo final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_fifo:the_final_soc_game_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"final_soc_game_cpu_cpu_nios2_oci_fifo\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_fifo:the_final_soc_game_cpu_cpu_nios2_oci_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_final_soc_game_cpu_cpu_nios2_oci_fifo" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_nios2_oci_compute_input_tm_cnt final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_fifo:the_final_soc_game_cpu_cpu_nios2_oci_fifo\|final_soc_game_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_final_soc_game_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_soc_game_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_fifo:the_final_soc_game_cpu_cpu_nios2_oci_fifo\|final_soc_game_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_final_soc_game_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_final_soc_game_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_nios2_oci_fifo_wrptr_inc final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_fifo:the_final_soc_game_cpu_cpu_nios2_oci_fifo\|final_soc_game_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_game_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_soc_game_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_fifo:the_final_soc_game_cpu_cpu_nios2_oci_fifo\|final_soc_game_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_game_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_final_soc_game_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_nios2_oci_fifo_cnt_inc final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_fifo:the_final_soc_game_cpu_cpu_nios2_oci_fifo\|final_soc_game_cpu_cpu_nios2_oci_fifo_cnt_inc:the_final_soc_game_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_soc_game_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_fifo:the_final_soc_game_cpu_cpu_nios2_oci_fifo\|final_soc_game_cpu_cpu_nios2_oci_fifo_cnt_inc:the_final_soc_game_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_final_soc_game_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_nios2_oci_pib final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_pib:the_final_soc_game_cpu_cpu_nios2_oci_pib " "Elaborating entity \"final_soc_game_cpu_cpu_nios2_oci_pib\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_pib:the_final_soc_game_cpu_cpu_nios2_oci_pib\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_final_soc_game_cpu_cpu_nios2_oci_pib" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_nios2_oci_im final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_im:the_final_soc_game_cpu_cpu_nios2_oci_im " "Elaborating entity \"final_soc_game_cpu_cpu_nios2_oci_im\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_im:the_final_soc_game_cpu_cpu_nios2_oci_im\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_final_soc_game_cpu_cpu_nios2_oci_im" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_nios2_avalon_reg final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"final_soc_game_cpu_cpu_nios2_avalon_reg\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_avalon_reg:the_final_soc_game_cpu_cpu_nios2_avalon_reg\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_final_soc_game_cpu_cpu_nios2_avalon_reg" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_nios2_ocimem final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem " "Elaborating entity \"final_soc_game_cpu_cpu_nios2_ocimem\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_final_soc_game_cpu_cpu_nios2_ocimem" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_ociram_sp_ram_module final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem\|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram " "Elaborating entity \"final_soc_game_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem\|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "final_soc_game_cpu_cpu_ociram_sp_ram" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem\|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem\|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_altsyncram" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem\|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem\|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem\|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem\|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117360 ""}  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609330117360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330117407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330117407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem\|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_ocimem:the_final_soc_game_cpu_cpu_nios2_ocimem\|final_soc_game_cpu_cpu_ociram_sp_ram_module:final_soc_game_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_debug_slave_wrapper final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"final_soc_game_cpu_cpu_debug_slave_wrapper\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "the_final_soc_game_cpu_cpu_debug_slave_wrapper" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_debug_slave_tck final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck " "Elaborating entity \"final_soc_game_cpu_cpu_debug_slave_tck\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|final_soc_game_cpu_cpu_debug_slave_tck:the_final_soc_game_cpu_cpu_debug_slave_tck\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v" "the_final_soc_game_cpu_cpu_debug_slave_tck" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_game_cpu_cpu_debug_slave_sysclk final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"final_soc_game_cpu_cpu_debug_slave_sysclk\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|final_soc_game_cpu_cpu_debug_slave_sysclk:the_final_soc_game_cpu_cpu_debug_slave_sysclk\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v" "the_final_soc_game_cpu_cpu_debug_slave_sysclk" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v" "final_soc_game_cpu_cpu_debug_slave_phy" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy\"" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330117473 ""}  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609330117473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117478 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330117913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_debug_slave_wrapper:the_final_soc_game_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_game_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart final_soc:nios_system\|final_soc_jtag_uart:jtag_uart " "Elaborating entity \"final_soc_jtag_uart\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\"" {  } { { "final_soc/synthesis/final_soc.v" "jtag_uart" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_scfifo_w final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w " "Elaborating entity \"final_soc_jtag_uart_scfifo_w\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart.v" "the_final_soc_jtag_uart_scfifo_w" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart.v" "wfifo" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330118235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330118235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330118235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330118235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330118235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330118235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330118235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330118235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330118235 ""}  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609330118235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330118282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330118282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330118304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330118304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330118326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330118326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330118378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330118378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330118430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330118430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330118478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330118478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_w:the_final_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_scfifo_r final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r " "Elaborating entity \"final_soc_jtag_uart_scfifo_r\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|final_soc_jtag_uart_scfifo_r:the_final_soc_jtag_uart_scfifo_r\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart.v" "the_final_soc_jtag_uart_scfifo_r" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart.v" "final_soc_jtag_uart_alt_jtag_atlantic" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330118782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330118782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330118782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330118782 ""}  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609330118782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_otg_hpi_address final_soc:nios_system\|final_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"final_soc_otg_hpi_address\" for hierarchy \"final_soc:nios_system\|final_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "final_soc/synthesis/final_soc.v" "otg_hpi_address" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_otg_hpi_cs final_soc:nios_system\|final_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"final_soc_otg_hpi_cs\" for hierarchy \"final_soc:nios_system\|final_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "final_soc/synthesis/final_soc.v" "otg_hpi_cs" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_otg_hpi_data final_soc:nios_system\|final_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"final_soc_otg_hpi_data\" for hierarchy \"final_soc:nios_system\|final_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "final_soc/synthesis/final_soc.v" "otg_hpi_data" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram final_soc:nios_system\|final_soc_sdram:sdram " "Elaborating entity \"final_soc_sdram\" for hierarchy \"final_soc:nios_system\|final_soc_sdram:sdram\"" {  } { { "final_soc/synthesis/final_soc.v" "sdram" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_input_efifo_module final_soc:nios_system\|final_soc_sdram:sdram\|final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module " "Elaborating entity \"final_soc_sdram_input_efifo_module\" for hierarchy \"final_soc:nios_system\|final_soc_sdram:sdram\|final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "the_final_soc_sdram_input_efifo_module" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sysid_qsys final_soc:nios_system\|final_soc_sysid_qsys:sysid_qsys " "Elaborating entity \"final_soc_sysid_qsys\" for hierarchy \"final_soc:nios_system\|final_soc_sysid_qsys:sysid_qsys\"" {  } { { "final_soc/synthesis/final_soc.v" "sysid_qsys" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_system_pll final_soc:nios_system\|final_soc_system_pll:system_pll " "Elaborating entity \"final_soc_system_pll\" for hierarchy \"final_soc:nios_system\|final_soc_system_pll:system_pll\"" {  } { { "final_soc/synthesis/final_soc.v" "system_pll" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_system_pll_stdsync_sv6 final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_soc_system_pll_stdsync_sv6\" for hierarchy \"final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_stdsync_sv6:stdsync2\"" {  } { { "final_soc/synthesis/submodules/final_soc_system_pll.v" "stdsync2" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_system_pll_dffpipe_l2c final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_stdsync_sv6:stdsync2\|final_soc_system_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_soc_system_pll_dffpipe_l2c\" for hierarchy \"final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_stdsync_sv6:stdsync2\|final_soc_system_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_soc/synthesis/submodules/final_soc_system_pll.v" "dffpipe3" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_system_pll_altpll_lqa2 final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1 " "Elaborating entity \"final_soc_system_pll_altpll_lqa2\" for hierarchy \"final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\"" {  } { { "final_soc/synthesis/submodules/final_soc_system_pll.v" "sd1" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_soc_mm_interconnect_0\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_soc/synthesis/final_soc.v" "mm_interconnect_0" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:game_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:game_cpu_data_master_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "game_cpu_data_master_translator" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:game_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:game_cpu_instruction_master_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "game_cpu_instruction_master_translator" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_game_interface_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_game_interface_avl_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "avalon_game_interface_avl_translator" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:game_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:game_cpu_debug_mem_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "game_cpu_debug_mem_slave_translator" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:system_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:system_pll_pll_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "system_pll_pll_slave_translator" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:otg_hpi_address_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:otg_hpi_address_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "otg_hpi_address_s1_translator" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:game_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:game_cpu_data_master_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "game_cpu_data_master_agent" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330118998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:game_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:game_cpu_instruction_master_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "game_cpu_instruction_master_agent" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router " "Elaborating entity \"final_soc_mm_interconnect_0_router\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_default_decode final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router\|final_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router\|final_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_001 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"final_soc_mm_interconnect_0_router_001\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router_001" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_001_default_decode final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_001:router_001\|final_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_001:router_001\|final_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_002 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_soc_mm_interconnect_0_router_002\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router_002" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_002_default_decode final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002\|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002\|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_005 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"final_soc_mm_interconnect_0_router_005\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_005:router_005\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router_005" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_005_default_decode final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_005:router_005\|final_soc_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_005_default_decode\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_005:router_005\|final_soc_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_cmd_demux final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "cmd_demux" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_cmd_demux_001 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"final_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_cmd_mux final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "cmd_mux" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_cmd_mux_003 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"final_soc_mm_interconnect_0_cmd_mux_003\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_rsp_demux final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "rsp_demux" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_rsp_demux_003 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"final_soc_mm_interconnect_0_rsp_demux_003\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_rsp_mux final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "rsp_mux" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_rsp_mux_001 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"final_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "crosser" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_avalon_st_adapter final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_irq_mapper final_soc:nios_system\|final_soc_irq_mapper:irq_mapper " "Elaborating entity \"final_soc_irq_mapper\" for hierarchy \"final_soc:nios_system\|final_soc_irq_mapper:irq_mapper\"" {  } { { "final_soc/synthesis/final_soc.v" "irq_mapper" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "final_soc/synthesis/final_soc.v" "rst_controller" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "final_soc/synthesis/final_soc.v" "rst_controller_001" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/final_soc.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "proj_top.sv" "vga_clk_instance" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/vga_clk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/vga_clk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119592 ""}  } { { "vga_clk.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/vga_clk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609330119592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330119642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330119642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "proj_top.sv" "vga_controller_instance" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_mapper_inst " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_mapper_inst\"" {  } { { "proj_top.sv" "color_mapper_inst" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet_color_selector color_mapper:color_mapper_inst\|bullet_color_selector:bullet_color_selector_inst " "Elaborating entity \"bullet_color_selector\" for hierarchy \"color_mapper:color_mapper_inst\|bullet_color_selector:bullet_color_selector_inst\"" {  } { { "Color_Mapper.sv" "bullet_color_selector_inst" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Color_Mapper.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background background:background_inst " "Elaborating entity \"background\" for hierarchy \"background:background_inst\"" {  } { { "proj_top.sv" "background_inst" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 19 background.sv(19) " "Verilog HDL assignment warning at background.sv(19): truncated value with size 41 to match size of target (19)" {  } { { "sprites/background.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609330119665 "|proj_top|background:background_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_menu_RAM background:background_inst\|start_menu_RAM:bg_ram1 " "Elaborating entity \"start_menu_RAM\" for hierarchy \"background:background_inst\|start_menu_RAM:bg_ram1\"" {  } { { "sprites/background.sv" "bg_ram1" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119669 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 background.sv(49) " "Net \"mem.data_a\" at background.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/background.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119669 "|proj_top|background:background_inst|start_menu_RAM:bg_ram1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 background.sv(49) " "Net \"mem.waddr_a\" at background.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/background.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119669 "|proj_top|background:background_inst|start_menu_RAM:bg_ram1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 background.sv(49) " "Net \"mem.we_a\" at background.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/background.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119670 "|proj_top|background:background_inst|start_menu_RAM:bg_ram1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_game_RAM background:background_inst\|in_game_RAM:bg_ram2 " "Elaborating entity \"in_game_RAM\" for hierarchy \"background:background_inst\|in_game_RAM:bg_ram2\"" {  } { { "sprites/background.sv" "bg_ram2" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119677 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 background.sv(73) " "Net \"mem.data_a\" at background.sv(73) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/background.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119678 "|proj_top|background:background_inst|in_game_RAM:bg_ram2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 background.sv(73) " "Net \"mem.waddr_a\" at background.sv(73) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/background.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119678 "|proj_top|background:background_inst|in_game_RAM:bg_ram2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 background.sv(73) " "Net \"mem.we_a\" at background.sv(73) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/background.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119678 "|proj_top|background:background_inst|in_game_RAM:bg_ram2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_over_RAM background:background_inst\|game_over_RAM:bg_ram3 " "Elaborating entity \"game_over_RAM\" for hierarchy \"background:background_inst\|game_over_RAM:bg_ram3\"" {  } { { "sprites/background.sv" "bg_ram3" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119685 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 background.sv(97) " "Net \"mem.data_a\" at background.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/background.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119686 "|proj_top|background:background_inst|game_over_RAM:bg_ram3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 background.sv(97) " "Net \"mem.waddr_a\" at background.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/background.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119686 "|proj_top|background:background_inst|game_over_RAM:bg_ram3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 background.sv(97) " "Net \"mem.we_a\" at background.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/background.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/background.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119686 "|proj_top|background:background_inst|game_over_RAM:bg_ram3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamefile_reader gamefile_reader:gamefile_reader_inst " "Elaborating entity \"gamefile_reader\" for hierarchy \"gamefile_reader:gamefile_reader_inst\"" {  } { { "proj_top.sv" "gamefile_reader_inst" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullets bullets:bullets_inst " "Elaborating entity \"bullets\" for hierarchy \"bullets:bullets_inst\"" {  } { { "proj_top.sv" "bullets_inst" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "range_checker_bullet bullets:bullets_inst\|range_checker_bullet:checker_inst1 " "Elaborating entity \"range_checker_bullet\" for hierarchy \"bullets:bullets_inst\|range_checker_bullet:checker_inst1\"" {  } { { "sprites/bullets.sv" "checker_inst1" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet_RAM bullets:bullets_inst\|range_checker_bullet:checker_inst1\|bullet_RAM:bullet_RAM_inst " "Elaborating entity \"bullet_RAM\" for hierarchy \"bullets:bullets_inst\|range_checker_bullet:checker_inst1\|bullet_RAM:bullet_RAM_inst\"" {  } { { "sprites/bullets.sv" "bullet_RAM_inst" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119708 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 bullets.sv(188) " "Net \"mem.data_a\" at bullets.sv(188) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/bullets.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv" 188 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119709 "|proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst1|bullet_RAM:bullet_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 bullets.sv(188) " "Net \"mem.waddr_a\" at bullets.sv(188) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/bullets.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv" 188 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119709 "|proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst1|bullet_RAM:bullet_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 bullets.sv(188) " "Net \"mem.we_a\" at bullets.sv(188) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/bullets.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv" 188 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119709 "|proj_top|bullets:bullets_inst|range_checker_bullet:checker_inst1|bullet_RAM:bullet_RAM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player1 player1:player1_inst " "Elaborating entity \"player1\" for hierarchy \"player1:player1_inst\"" {  } { { "proj_top.sv" "player1_inst" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119741 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "source_image_size_y players.sv(20) " "Verilog HDL or VHDL warning at players.sv(20): object \"source_image_size_y\" assigned a value but never read" {  } { { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609330119743 "|proj_top|player1:player1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player1_RAM player1:player1_inst\|player1_RAM:player1_RAM_inst " "Elaborating entity \"player1_RAM\" for hierarchy \"player1:player1_inst\|player1_RAM:player1_RAM_inst\"" {  } { { "sprites/players.sv" "player1_RAM_inst" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119747 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 players.sv(163) " "Net \"mem.data_a\" at players.sv(163) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119748 "|proj_top|player1:player1_inst|player1_RAM:player1_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 players.sv(163) " "Net \"mem.waddr_a\" at players.sv(163) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119748 "|proj_top|player1:player1_inst|player1_RAM:player1_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 players.sv(163) " "Net \"mem.we_a\" at players.sv(163) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119748 "|proj_top|player1:player1_inst|player1_RAM:player1_RAM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player2 player2:player2_inst " "Elaborating entity \"player2\" for hierarchy \"player2:player2_inst\"" {  } { { "proj_top.sv" "player2_inst" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "source_image_size_y players.sv(98) " "Verilog HDL or VHDL warning at players.sv(98): object \"source_image_size_y\" assigned a value but never read" {  } { { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609330119758 "|proj_top|player2:player2_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player2_RAM player2:player2_inst\|player2_RAM:player2_RAM_inst " "Elaborating entity \"player2_RAM\" for hierarchy \"player2:player2_inst\|player2_RAM:player2_RAM_inst\"" {  } { { "sprites/players.sv" "player2_RAM_inst" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119762 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 players.sv(184) " "Net \"mem.data_a\" at players.sv(184) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 184 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119763 "|proj_top|player2:player2_inst|player2_RAM:player2_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 players.sv(184) " "Net \"mem.waddr_a\" at players.sv(184) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 184 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119763 "|proj_top|player2:player2_inst|player2_RAM:player2_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 players.sv(184) " "Net \"mem.we_a\" at players.sv(184) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 184 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119763 "|proj_top|player2:player2_inst|player2_RAM:player2_RAM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HP_bar HP_bar:HP_bar_inst " "Elaborating entity \"HP_bar\" for hierarchy \"HP_bar:HP_bar_inst\"" {  } { { "proj_top.sv" "HP_bar_inst" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "range_checker_HP HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP1 " "Elaborating entity \"range_checker_HP\" for hierarchy \"HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP1\"" {  } { { "sprites/HP_bar.sv" "checker_player1_HP1" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/HP_bar.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HP_RAM HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP1\|HP_RAM:HP_RAM_inst " "Elaborating entity \"HP_RAM\" for hierarchy \"HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP1\|HP_RAM:HP_RAM_inst\"" {  } { { "sprites/HP_bar.sv" "HP_RAM_inst" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/HP_bar.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119781 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 HP_bar.sv(282) " "Net \"mem.data_a\" at HP_bar.sv(282) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/HP_bar.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/HP_bar.sv" 282 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119781 "|proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1|HP_RAM:HP_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 HP_bar.sv(282) " "Net \"mem.waddr_a\" at HP_bar.sv(282) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/HP_bar.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/HP_bar.sv" 282 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119782 "|proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1|HP_RAM:HP_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 HP_bar.sv(282) " "Net \"mem.we_a\" at HP_bar.sv(282) has no driver or initial value, using a default initial value '0'" {  } { { "sprites/HP_bar.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/HP_bar.sv" 282 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609330119782 "|proj_top|HP_bar:HP_bar_inst|range_checker_HP:checker_player1_HP1|HP_RAM:HP_RAM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_Top Sound_Top:Sound_Top_inst " "Elaborating entity \"Sound_Top\" for hierarchy \"Sound_Top:Sound_Top_inst\"" {  } { { "proj_top.sv" "Sound_Top_inst" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119844 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Sound_Top.v(57) " "Verilog HDL assignment warning at Sound_Top.v(57): truncated value with size 32 to match size of target (18)" {  } { { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609330119845 "|proj_top|Sound_Top:Sound_Top_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Sound_Top.v(67) " "Verilog HDL assignment warning at Sound_Top.v(67): truncated value with size 32 to match size of target (4)" {  } { { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609330119845 "|proj_top|Sound_Top:Sound_Top_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Sound_Top.v(76) " "Verilog HDL assignment warning at Sound_Top.v(76): truncated value with size 32 to match size of target (5)" {  } { { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609330119845 "|proj_top|Sound_Top:Sound_Top_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Sound_Top.v(123) " "Verilog HDL assignment warning at Sound_Top.v(123): truncated value with size 32 to match size of target (4)" {  } { { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609330119845 "|proj_top|Sound_Top:Sound_Top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Protocol Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C " "Elaborating entity \"I2C_Protocol\" for hierarchy \"Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\"" {  } { { "Sound_Top.v" "I2C" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 I2C_Protocol.v(36) " "Verilog HDL assignment warning at I2C_Protocol.v(36): truncated value with size 32 to match size of target (14)" {  } { { "I2C_Protocol.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/I2C_Protocol.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609330119847 "|proj_top|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 I2C_Protocol.v(50) " "Verilog HDL assignment warning at I2C_Protocol.v(50): truncated value with size 32 to match size of target (5)" {  } { { "I2C_Protocol.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/I2C_Protocol.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609330119847 "|proj_top|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_Clock_PLL Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst " "Elaborating entity \"USB_Clock_PLL\" for hierarchy \"Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\"" {  } { { "Sound_Top.v" "USB_Clock_PLL_inst" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\"" {  } { { "USB_Clock_PLL.v" "altpll_component" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/USB_Clock_PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\"" {  } { { "USB_Clock_PLL.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/USB_Clock_PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1562500 " "Parameter \"clk1_divide_by\" = \"1562500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8021 " "Parameter \"clk1_multiply_by\" = \"8021\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=USB_Clock_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=USB_Clock_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330119867 ""}  } { { "USB_Clock_PLL.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/USB_Clock_PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609330119867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/usb_clock_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/usb_clock_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB_Clock_PLL_altpll " "Found entity 1: USB_Clock_PLL_altpll" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/usb_clock_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330119917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330119917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_Clock_PLL_altpll Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated " "Elaborating entity \"USB_Clock_PLL_altpll\" for hierarchy \"Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contra_ROM Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst " "Elaborating entity \"contra_ROM\" for hierarchy \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\"" {  } { { "Sound_Top.v" "contra_ROM_inst" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330119932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "Audio/contra_ROM.v" "altsyncram_component" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330120089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330120099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330120099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330120099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330120099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Audio/contra_hex_rom.mif " "Parameter \"init_file\" = \"../Audio/contra_hex_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330120099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330120099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330120099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330120099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 100000 " "Parameter \"numwords_a\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330120099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330120099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330120099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330120099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330120099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330120099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330120099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330120099 ""}  } { { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609330120099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgd1 " "Found entity 1: altsyncram_fgd1" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330120166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330120166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgd1 Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated " "Elaborating entity \"altsyncram_fgd1\" for hierarchy \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330120168 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_PADDING_MSB_HEAD" "contra_hex_rom.mif 0 " "Width of data items in \"contra_hex_rom.mif\" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory. " {  } { { "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_hex_rom.mif" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_hex_rom.mif" 5 -1 0 } }  } 0 113016 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items with %2!s! on MSB to fit in memory. " 0 0 "Analysis & Synthesis" 0 -1 1609330120180 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 150568 0 1 1 " "1 out of 150568 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "0 " "Memory Initialization File Address 0 is not initialized" {  } { { "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_hex_rom.mif" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_hex_rom.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1609330120655 ""}  } { { "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_hex_rom.mif" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_hex_rom.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1609330120655 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "100000 150568 D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_hex_rom.mif " "Memory depth (100000) in the design file differs from memory depth (150568) in the Memory Initialization File \"D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_hex_rom.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1609330120657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8ua " "Found entity 1: decode_8ua" {  } { { "db/decode_8ua.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/decode_8ua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330121432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330121432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8ua Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|decode_8ua:rden_decode " "Elaborating entity \"decode_8ua\" for hierarchy \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|decode_8ua:rden_decode\"" {  } { { "db/altsyncram_fgd1.tdf" "rden_decode" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330121435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9qb " "Found entity 1: mux_9qb" {  } { { "db/mux_9qb.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/mux_9qb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330121489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330121489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9qb Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|mux_9qb:mux2 " "Elaborating entity \"mux_9qb\" for hierarchy \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|mux_9qb:mux2\"" {  } { { "db/altsyncram_fgd1.tdf" "mux2" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330121492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hexdrv0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hexdrv0\"" {  } { { "proj_top.sv" "hexdrv0" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330122006 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1609330123943 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.30.20:08:47 Progress: Loading sld72322c81/alt_sld_fab_wrapper_hw.tcl " "2020.12.30.20:08:47 Progress: Loading sld72322c81/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330127455 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330129840 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330129962 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330132742 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330132862 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330132983 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330133119 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330133125 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330133125 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1609330133787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld72322c81/alt_sld_fab.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330133990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330133990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330134072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330134072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330134080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330134080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330134142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330134142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330134220 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330134220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330134220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330134284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330134284 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a16 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a17 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 418 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a34 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 792 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a35 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a52 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 1188 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a53 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 1210 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a70 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 1584 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a71 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 1606 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a88 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 1980 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a89 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 2002 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a106 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 2376 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a107 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 2398 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a124 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 2772 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a125 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 2794 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a142 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 3168 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a143 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 3190 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a160 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 3564 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a161 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 3586 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a178 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 3960 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a179 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 3982 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a196 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 4356 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a197 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 4378 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a214 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 4752 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a215 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 4774 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a232 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 5148 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a233 " "Synthesized away node \"Sound_Top:Sound_Top_inst\|contra_ROM:contra_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fgd1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_fgd1.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_fgd1.tdf" 5170 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Audio/contra_ROM.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Audio/contra_ROM.v" 84 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 50 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330135554 "|proj_top|Sound_Top:Sound_Top_inst|contra_ROM:contra_ROM_inst|altsyncram:altsyncram_component|altsyncram_fgd1:auto_generated|ram_block1a233"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1609330135554 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1609330135554 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "11 " "Found 11 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bullets:bullets_inst\|range_checker_bullet:checker_inst10\|bullet_RAM:bullet_RAM_inst\|mem " "RAM logic \"bullets:bullets_inst\|range_checker_bullet:checker_inst10\|bullet_RAM:bullet_RAM_inst\|mem\" is uninferred due to inappropriate RAM size" {  } { { "sprites/bullets.sv" "mem" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv" 188 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609330139918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bullets:bullets_inst\|range_checker_bullet:checker_inst9\|bullet_RAM:bullet_RAM_inst\|mem " "RAM logic \"bullets:bullets_inst\|range_checker_bullet:checker_inst9\|bullet_RAM:bullet_RAM_inst\|mem\" is uninferred due to inappropriate RAM size" {  } { { "sprites/bullets.sv" "mem" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv" 188 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609330139918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bullets:bullets_inst\|range_checker_bullet:checker_inst8\|bullet_RAM:bullet_RAM_inst\|mem " "RAM logic \"bullets:bullets_inst\|range_checker_bullet:checker_inst8\|bullet_RAM:bullet_RAM_inst\|mem\" is uninferred due to inappropriate RAM size" {  } { { "sprites/bullets.sv" "mem" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv" 188 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609330139918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bullets:bullets_inst\|range_checker_bullet:checker_inst7\|bullet_RAM:bullet_RAM_inst\|mem " "RAM logic \"bullets:bullets_inst\|range_checker_bullet:checker_inst7\|bullet_RAM:bullet_RAM_inst\|mem\" is uninferred due to inappropriate RAM size" {  } { { "sprites/bullets.sv" "mem" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv" 188 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609330139918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bullets:bullets_inst\|range_checker_bullet:checker_inst6\|bullet_RAM:bullet_RAM_inst\|mem " "RAM logic \"bullets:bullets_inst\|range_checker_bullet:checker_inst6\|bullet_RAM:bullet_RAM_inst\|mem\" is uninferred due to inappropriate RAM size" {  } { { "sprites/bullets.sv" "mem" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv" 188 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609330139918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bullets:bullets_inst\|range_checker_bullet:checker_inst5\|bullet_RAM:bullet_RAM_inst\|mem " "RAM logic \"bullets:bullets_inst\|range_checker_bullet:checker_inst5\|bullet_RAM:bullet_RAM_inst\|mem\" is uninferred due to inappropriate RAM size" {  } { { "sprites/bullets.sv" "mem" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv" 188 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609330139918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bullets:bullets_inst\|range_checker_bullet:checker_inst4\|bullet_RAM:bullet_RAM_inst\|mem " "RAM logic \"bullets:bullets_inst\|range_checker_bullet:checker_inst4\|bullet_RAM:bullet_RAM_inst\|mem\" is uninferred due to inappropriate RAM size" {  } { { "sprites/bullets.sv" "mem" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv" 188 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609330139918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bullets:bullets_inst\|range_checker_bullet:checker_inst3\|bullet_RAM:bullet_RAM_inst\|mem " "RAM logic \"bullets:bullets_inst\|range_checker_bullet:checker_inst3\|bullet_RAM:bullet_RAM_inst\|mem\" is uninferred due to inappropriate RAM size" {  } { { "sprites/bullets.sv" "mem" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv" 188 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609330139918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bullets:bullets_inst\|range_checker_bullet:checker_inst2\|bullet_RAM:bullet_RAM_inst\|mem " "RAM logic \"bullets:bullets_inst\|range_checker_bullet:checker_inst2\|bullet_RAM:bullet_RAM_inst\|mem\" is uninferred due to inappropriate RAM size" {  } { { "sprites/bullets.sv" "mem" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv" 188 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609330139918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bullets:bullets_inst\|range_checker_bullet:checker_inst1\|bullet_RAM:bullet_RAM_inst\|mem " "RAM logic \"bullets:bullets_inst\|range_checker_bullet:checker_inst1\|bullet_RAM:bullet_RAM_inst\|mem\" is uninferred due to inappropriate RAM size" {  } { { "sprites/bullets.sv" "mem" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/bullets.sv" 188 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609330139918 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609330139918 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1609330139918 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "background:background_inst\|start_menu_RAM:bg_ram1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"background:background_inst\|start_menu_RAM:bg_ram1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_start_menu_RAM_313b41d8.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_start_menu_RAM_313b41d8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "background:background_inst\|in_game_RAM:bg_ram2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"background:background_inst\|in_game_RAM:bg_ram2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_in_game_RAM_56b4381e.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_in_game_RAM_56b4381e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "background:background_inst\|game_over_RAM:bg_ram3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"background:background_inst\|game_over_RAM:bg_ram3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_game_over_RAM_d3a0fa25.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_game_over_RAM_d3a0fa25.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "player2:player2_inst\|player2_RAM:player2_RAM_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"player2:player2_inst\|player2_RAM:player2_RAM_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 18000 " "Parameter NUMWORDS_A set to 18000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_player2_RAM_1ea56d5c.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_player2_RAM_1ea56d5c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "player1:player1_inst\|player1_RAM:player1_RAM_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"player1:player1_inst\|player1_RAM:player1_RAM_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 18000 " "Parameter NUMWORDS_A set to 18000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_player1_RAM_1ef3a009.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_player1_RAM_1ef3a009.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HP_bar:HP_bar_inst\|range_checker_HP:checker_player2_HP1\|HP_RAM:HP_RAM_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HP_bar:HP_bar_inst\|range_checker_HP:checker_player2_HP1\|HP_RAM:HP_RAM_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_HP_RAM_9e7aa11f.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HP_bar:HP_bar_inst\|range_checker_HP:checker_player2_HP5\|HP_RAM:HP_RAM_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HP_bar:HP_bar_inst\|range_checker_HP:checker_player2_HP5\|HP_RAM:HP_RAM_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_HP_RAM_9e7aa11f.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HP_bar:HP_bar_inst\|range_checker_HP:checker_player2_HP4\|HP_RAM:HP_RAM_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HP_bar:HP_bar_inst\|range_checker_HP:checker_player2_HP4\|HP_RAM:HP_RAM_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_HP_RAM_9e7aa11f.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HP_bar:HP_bar_inst\|range_checker_HP:checker_player2_HP3\|HP_RAM:HP_RAM_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HP_bar:HP_bar_inst\|range_checker_HP:checker_player2_HP3\|HP_RAM:HP_RAM_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_HP_RAM_9e7aa11f.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HP_bar:HP_bar_inst\|range_checker_HP:checker_player2_HP2\|HP_RAM:HP_RAM_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HP_bar:HP_bar_inst\|range_checker_HP:checker_player2_HP2\|HP_RAM:HP_RAM_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_HP_RAM_9e7aa11f.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP5\|HP_RAM:HP_RAM_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP5\|HP_RAM:HP_RAM_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_HP_RAM_9e7aa11f.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP4\|HP_RAM:HP_RAM_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP4\|HP_RAM:HP_RAM_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_HP_RAM_9e7aa11f.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP3\|HP_RAM:HP_RAM_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP3\|HP_RAM:HP_RAM_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_HP_RAM_9e7aa11f.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP2\|HP_RAM:HP_RAM_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP2\|HP_RAM:HP_RAM_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_HP_RAM_9e7aa11f.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP1\|HP_RAM:HP_RAM_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP1\|HP_RAM:HP_RAM_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_HP_RAM_9e7aa11f.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_HP_RAM_9e7aa11f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609330145228 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609330145228 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609330145228 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "player2:player2_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"player2:player2_inst\|Mult0\"" {  } { { "sprites/players.sv" "Mult0" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330145233 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "player1:player1_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"player1:player1_inst\|Mult0\"" {  } { { "sprites/players.sv" "Mult0" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330145233 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609330145233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:background_inst\|start_menu_RAM:bg_ram1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"background:background_inst\|start_menu_RAM:bg_ram1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330145262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:background_inst\|start_menu_RAM:bg_ram1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"background:background_inst\|start_menu_RAM:bg_ram1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_start_menu_RAM_313b41d8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_start_menu_RAM_313b41d8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145262 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609330145262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vh71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vh71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vh71 " "Found entity 1: altsyncram_vh71" {  } { { "db/altsyncram_vh71.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_vh71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330145310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330145310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/decode_u9a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330145683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330145683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hob " "Found entity 1: mux_hob" {  } { { "db/mux_hob.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/mux_hob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330145729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330145729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:background_inst\|in_game_RAM:bg_ram2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"background:background_inst\|in_game_RAM:bg_ram2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330145755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:background_inst\|in_game_RAM:bg_ram2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"background:background_inst\|in_game_RAM:bg_ram2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_in_game_RAM_56b4381e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_in_game_RAM_56b4381e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330145755 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609330145755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l671.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l671 " "Found entity 1: altsyncram_l671" {  } { { "db/altsyncram_l671.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_l671.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330145801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330145801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:background_inst\|game_over_RAM:bg_ram3\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"background:background_inst\|game_over_RAM:bg_ram3\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330146175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:background_inst\|game_over_RAM:bg_ram3\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"background:background_inst\|game_over_RAM:bg_ram3\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_game_over_RAM_d3a0fa25.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_game_over_RAM_d3a0fa25.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146175 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609330146175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg71 " "Found entity 1: altsyncram_eg71" {  } { { "db/altsyncram_eg71.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_eg71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330146222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330146222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "player2:player2_inst\|player2_RAM:player2_RAM_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"player2:player2_inst\|player2_RAM:player2_RAM_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330146600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "player2:player2_inst\|player2_RAM:player2_RAM_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"player2:player2_inst\|player2_RAM:player2_RAM_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 18000 " "Parameter \"NUMWORDS_A\" = \"18000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_player2_RAM_1ea56d5c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_player2_RAM_1ea56d5c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146600 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609330146600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i871.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i871 " "Found entity 1: altsyncram_i871" {  } { { "db/altsyncram_i871.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_i871.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330146645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330146645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/decode_e8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330146779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330146779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1nb " "Found entity 1: mux_1nb" {  } { { "db/mux_1nb.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/mux_1nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330146825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330146825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "player1:player1_inst\|player1_RAM:player1_RAM_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"player1:player1_inst\|player1_RAM:player1_RAM_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330146855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "player1:player1_inst\|player1_RAM:player1_RAM_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"player1:player1_inst\|player1_RAM:player1_RAM_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 18000 " "Parameter \"NUMWORDS_A\" = \"18000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_player1_RAM_1ef3a009.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_player1_RAM_1ef3a009.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330146856 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609330146856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s671.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s671 " "Found entity 1: altsyncram_s671" {  } { { "db/altsyncram_s671.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_s671.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330146901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330146901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HP_bar:HP_bar_inst\|range_checker_HP:checker_player2_HP1\|HP_RAM:HP_RAM_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"HP_bar:HP_bar_inst\|range_checker_HP:checker_player2_HP1\|HP_RAM:HP_RAM_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330147022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HP_bar:HP_bar_inst\|range_checker_HP:checker_player2_HP1\|HP_RAM:HP_RAM_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"HP_bar:HP_bar_inst\|range_checker_HP:checker_player2_HP1\|HP_RAM:HP_RAM_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_HP_RAM_9e7aa11f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_HP_RAM_9e7aa11f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147022 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609330147022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qk61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qk61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qk61 " "Found entity 1: altsyncram_qk61" {  } { { "db/altsyncram_qk61.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/altsyncram_qk61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330147065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330147065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "player2:player2_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"player2:player2_inst\|lpm_mult:Mult0\"" {  } { { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 131 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330147309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "player2:player2_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"player2:player2_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609330147309 ""}  } { { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 131 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609330147309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "player2:player2_inst\|lpm_mult:Mult0\|multcore:mult_core player2:player2_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"player2:player2_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"player2:player2_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330147395 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "player2:player2_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder player2:player2_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"player2:player2_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"player2:player2_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330147440 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "player2:player2_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] player2:player2_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"player2:player2_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"player2:player2_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330147504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330147550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330147550 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "player2:player2_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add player2:player2_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"player2:player2_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"player2:player2_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330147573 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "player2:player2_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] player2:player2_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"player2:player2_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"player2:player2_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330147600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609330147645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330147645 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "player2:player2_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs player2:player2_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"player2:player2_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"player2:player2_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "sprites/players.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/sprites/players.sv" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330147683 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1609330149448 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v" 442 -1 0 } } { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "final_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v" 356 -1 0 } } { "final_soc/synthesis/submodules/final_soc_jtag_uart.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v" 306 -1 0 } } { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2878 -1 0 } } { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 3879 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 3501 -1 0 } } { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_soc/synthesis/submodules/final_soc_jtag_uart.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_jtag_uart.v" 398 -1 0 } } { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 2099 -1 0 } } { "final_soc/synthesis/submodules/final_soc_system_pll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 266 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1609330149664 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1609330149665 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609330153785 "|proj_top|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1609330153785 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "CLOCK_50 Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: CLOCK_50 and destination clock: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1609330154171 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330154194 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "CLOCK_50 Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: CLOCK_50 and destination clock: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1609330154789 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "CLOCK_50 Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: CLOCK_50 and destination clock: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1609330156329 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "113 " "113 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609330160302 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1609330160551 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1609330160551 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "CLOCK_50 Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: CLOCK_50 and destination clock: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1609330160682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330160684 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "CLOCK_50 Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: CLOCK_50 and destination clock: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1609330160852 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "CLOCK_50 Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: CLOCK_50 and destination clock: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1609330160951 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161060 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1609330161060 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "project_top 24 " "Ignored 24 assignments for entity \"project_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity project_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330161062 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1609330161062 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyCode/Verilog/ECE385/finalproj/final/final.map.smsg " "Generated suppressed messages file D:/MyCode/Verilog/ECE385/finalproj/final/final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330161619 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609330164163 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609330164163 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609330164830 "|proj_top|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1609330164830 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11088 " "Implemented 11088 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609330164831 ""} { "Info" "ICUT_CUT_TM_OPINS" "144 " "Implemented 144 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609330164831 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "49 " "Implemented 49 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1609330164831 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10360 " "Implemented 10360 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609330164831 ""} { "Info" "ICUT_CUT_TM_RAMS" "504 " "Implemented 504 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1609330164831 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1609330164831 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609330164831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 231 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 231 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5079 " "Peak virtual memory: 5079 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609330164918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 30 20:09:24 2020 " "Processing ended: Wed Dec 30 20:09:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609330164918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609330164918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609330164918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609330164918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1609330166230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609330166236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 30 20:09:25 2020 " "Processing started: Wed Dec 30 20:09:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609330166236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1609330166236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1609330166237 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1609330166341 ""}
{ "Info" "0" "" "Project  = final" {  } {  } 0 0 "Project  = final" 0 0 "Fitter" 0 0 1609330166342 ""}
{ "Info" "0" "" "Revision = final" {  } {  } 0 0 "Revision = final" 0 0 "Fitter" 0 0 1609330166342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1609330166535 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1609330166536 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1609330166607 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609330166653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609330166653 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 1976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1609330166711 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 1976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1609330166711 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "final_soc/synthesis/submodules/final_soc_system_pll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 150 -1 0 } } { "" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 2479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1609330166712 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "final_soc/synthesis/submodules/final_soc_system_pll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 150 -1 0 } } { "" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 2480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1609330166712 ""}  } { { "final_soc/synthesis/submodules/final_soc_system_pll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 150 -1 0 } } { "" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 2479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1609330166712 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 1274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1609330166714 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 24 4675 0 0 " "Implementing clock multiplication of 24, clock division of 4675, and phase shift of 0 degrees (0 ps) for Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 1275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1609330166714 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 1274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1609330166714 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1609330167034 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1609330167042 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609330167457 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609330167457 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609330167457 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609330167457 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609330167457 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609330167457 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609330167457 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609330167457 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609330167457 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1609330167457 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 25031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609330167481 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 25033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609330167481 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 25035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609330167481 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 25037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609330167481 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 25039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609330167481 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1609330167481 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1609330167489 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1609330168600 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\|pll7 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 " "The input ports of the PLL final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\|pll7 and the PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\|pll7 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 ARESET " "PLL final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\|pll7 and PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "final_soc/synthesis/submodules/final_soc_system_pll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 2479 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1976 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/vga_clk_altpll.v" 77 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1609330169478 ""}  } { { "final_soc/synthesis/submodules/final_soc_system_pll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 2479 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1976 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/vga_clk_altpll.v" 77 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1609330169478 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 " "The parameters of the PLL Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 and the PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1609330169481 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 48 " "The value of the parameter \"M\" for the PLL atom Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 48" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1609330169481 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1609330169481 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1609330169481 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1609330169481 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1609330169481 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1609330169481 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 8000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 8000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1609330169481 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1609330169481 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1609330169481 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 14764 " "The value of the parameter \"Min Lock Period\" for the PLL atom Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 14764" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1609330169481 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1609330169481 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1609330169481 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 31996 " "The value of the parameter \"Max Lock Period\" for the PLL atom Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 31996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1609330169481 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1609330169481 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 1274 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1976 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/vga_clk_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1609330169481 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\|pll7 " "The input ports of the PLL Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 and the PLL final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\|pll7 ARESET " "PLL Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 and PLL final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 1274 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2479 14177 15141 0 0 "" 0 "" "" }  }  } } { "final_soc/synthesis/submodules/final_soc_system_pll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1609330169482 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 1274 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2479 14177 15141 0 0 "" 0 "" "" }  }  } } { "final_soc/synthesis/submodules/final_soc_system_pll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1609330169482 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } } { "db/usb_clock_pll_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 1274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1609330169504 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1609330170394 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1609330170394 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1609330170457 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1609330170470 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/final_soc_game_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1609330170477 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP5\|HP_RAM:HP_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_qk61:auto_generated\|ram_block1a0~porta_address_reg0 CLOCK_50 " "Register HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP5\|HP_RAM:HP_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_qk61:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609330170521 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1609330170521 "|proj_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound_Top:Sound_Top_inst\|DAC_LR_CLK " "Node: Sound_Top:Sound_Top_inst\|DAC_LR_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound_Top:Sound_Top_inst\|read_counter\[12\] Sound_Top:Sound_Top_inst\|DAC_LR_CLK " "Register Sound_Top:Sound_Top_inst\|read_counter\[12\] is being clocked by Sound_Top:Sound_Top_inst\|DAC_LR_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609330170521 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1609330170521 "|proj_top|Sound_Top:Sound_Top_inst|DAC_LR_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag " "Node: Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound_Top:Sound_Top_inst\|counter\[1\] Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag " "Register Sound_Top:Sound_Top_inst\|counter\[1\] is being clocked by Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609330170521 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1609330170521 "|proj_top|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C|finish_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK " "Node: Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|tick_counter\[3\] Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK " "Register Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|tick_counter\[3\] is being clocked by Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609330170521 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1609330170521 "|proj_top|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C|SCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|system_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|system_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330170625 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|system_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|system_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330170625 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330170625 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330170625 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330170625 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1609330170625 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1609330170625 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1609330170625 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1609330170625 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1609330170625 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1609330170625 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609330170626 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609330170626 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609330170626 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1609330170626 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609330171298 ""}  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 25010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609330171298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609330171298 ""}  } { { "final_soc/synthesis/submodules/final_soc_system_pll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 2479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609330171298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node final_soc:nios_system\|final_soc_system_pll:system_pll\|final_soc_system_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609330171298 ""}  } { { "final_soc/synthesis/submodules/final_soc_system_pll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 2479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609330171298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609330171298 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 1274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609330171298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3) " "Automatically promoted node Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609330171298 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 1274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609330171298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609330171298 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 1976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609330171298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609330171298 ""}  } { { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 24355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609330171298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sound_Top:Sound_Top_inst\|DAC_LR_CLK  " "Automatically promoted node Sound_Top:Sound_Top_inst\|DAC_LR_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609330171298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_DACLRCK~output " "Destination node AUD_DACLRCK~output" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 24959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171298 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1609330171298 ""}  } { { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 1372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609330171298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK  " "Automatically promoted node Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609330171299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK~5 " "Destination node Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK~5" {  } { { "I2C_Protocol.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/I2C_Protocol.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 12966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|Mux0~6 " "Destination node Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|Mux0~6" {  } { { "I2C_Protocol.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/I2C_Protocol.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 13878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_SCLK~output " "Destination node I2C_SCLK~output" {  } { { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 24956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1609330171299 ""}  } { { "I2C_Protocol.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/I2C_Protocol.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 1320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609330171299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag  " "Automatically promoted node Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609330171299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag~1 " "Destination node Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag~1" {  } { { "I2C_Protocol.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 16657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1609330171299 ""}  } { { "I2C_Protocol.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 1319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609330171299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_soc:nios_system\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node final_soc:nios_system\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609330171299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node final_soc:nios_system\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 13391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|W_rf_wren " "Destination node final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|W_rf_wren" {  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 3452 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 4368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 3591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1609330171299 ""}  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 2006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609330171299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_soc:nios_system\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node final_soc:nios_system\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609330171299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|final_soc_sdram:sdram\|active_rnw~2 " "Destination node final_soc:nios_system\|final_soc_sdram:sdram\|active_rnw~2" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 13188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|final_soc_sdram:sdram\|active_cs_n~0 " "Destination node final_soc:nios_system\|final_soc_sdram:sdram\|active_cs_n~0" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 13200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|final_soc_sdram:sdram\|active_cs_n~1 " "Destination node final_soc:nios_system\|final_soc_sdram:sdram\|active_cs_n~1" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 13201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|final_soc_sdram:sdram\|i_refs\[0\] " "Destination node final_soc:nios_system\|final_soc_sdram:sdram\|i_refs\[0\]" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 2749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|final_soc_sdram:sdram\|i_refs\[2\] " "Destination node final_soc:nios_system\|final_soc_sdram:sdram\|i_refs\[2\]" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 2747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|final_soc_sdram:sdram\|i_refs\[1\] " "Destination node final_soc:nios_system\|final_soc_sdram:sdram\|i_refs\[1\]" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 2748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1609330171299 ""}  } { { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 6962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609330171299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node final_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609330171300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[29\]\[3\]~0 " "Destination node final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[29\]\[3\]~0" {  } { { "final_soc/synthesis/submodules/avalon_game_interface.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/avalon_game_interface.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 11428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[37\]\[0\]~5 " "Destination node final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[37\]\[0\]~5" {  } { { "final_soc/synthesis/submodules/avalon_game_interface.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/avalon_game_interface.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 11444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[33\]\[7\]~8 " "Destination node final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[33\]\[7\]~8" {  } { { "final_soc/synthesis/submodules/avalon_game_interface.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/avalon_game_interface.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 11448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[10\]\[10\]~11 " "Destination node final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[10\]\[10\]~11" {  } { { "final_soc/synthesis/submodules/avalon_game_interface.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/avalon_game_interface.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 11466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[37\]\[9\]~15 " "Destination node final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[37\]\[9\]~15" {  } { { "final_soc/synthesis/submodules/avalon_game_interface.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/avalon_game_interface.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 11470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[33\]\[9\]~20 " "Destination node final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[33\]\[9\]~20" {  } { { "final_soc/synthesis/submodules/avalon_game_interface.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/avalon_game_interface.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 11475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[31\]\[6\]~21 " "Destination node final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[31\]\[6\]~21" {  } { { "final_soc/synthesis/submodules/avalon_game_interface.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/avalon_game_interface.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 11496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[34\]\[11\]~22 " "Destination node final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[34\]\[11\]~22" {  } { { "final_soc/synthesis/submodules/avalon_game_interface.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/avalon_game_interface.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 11523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[34\]\[3\]~23 " "Destination node final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[34\]\[3\]~23" {  } { { "final_soc/synthesis/submodules/avalon_game_interface.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/avalon_game_interface.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 11526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[35\]\[15\]~24 " "Destination node final_soc:nios_system\|avalon_game_interface:avalon_game_interface\|Reg_unit\[35\]\[15\]~24" {  } { { "final_soc/synthesis/submodules/avalon_game_interface.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/avalon_game_interface.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 11685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1609330171300 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1609330171300 ""}  } { { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 2013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609330171300 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609330171300 ""}  } { { "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_game_cpu_cpu.v" 186 -1 0 } } { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "final_soc:nios_system\|final_soc_game_cpu:game_cpu\|final_soc_game_cpu_cpu:cpu\|final_soc_game_cpu_cpu_nios2_oci:the_final_soc_game_cpu_cpu_nios2_oci\|final_soc_game_cpu_cpu_nios2_oci_debug:the_final_soc_game_cpu_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 3596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609330171300 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_soc:nios_system\|final_soc_system_pll:system_pll\|prev_reset  " "Automatically promoted node final_soc:nios_system\|final_soc_system_pll:system_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609330171300 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:nios_system\|final_soc_system_pll:system_pll\|readdata\[0\]~1 " "Destination node final_soc:nios_system\|final_soc_system_pll:system_pll\|readdata\[0\]~1" {  } { { "final_soc/synthesis/submodules/final_soc_system_pll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 13913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609330171300 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1609330171300 ""}  } { { "final_soc/synthesis/submodules/final_soc_system_pll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/final_soc/synthesis/submodules/final_soc_system_pll.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 0 { 0 ""} 0 2510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609330171300 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1609330172309 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1609330172321 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1609330172321 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609330172336 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1609330172377 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1609330172377 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1609330172377 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609330172378 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1609330172401 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1609330172401 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1609330172412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1609330173318 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1609330173333 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1609330173333 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1609330173333 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1609330173333 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1609330173333 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 0 " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl " "Input port INCLK\[0\] of node \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" is driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/vga_clk.v" 91 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 168 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 8 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1609330173589 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/vga_clk.v" 91 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 168 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1609330173589 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/vga_clk.v" 91 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 168 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 23 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1609330173590 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "USB_Clock_PLL.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/USB_Clock_PLL.v" 94 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 44 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1609330173596 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 clk\[0\] AUD_XCK~output " "PLL \"Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "USB_Clock_PLL.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/USB_Clock_PLL.v" 94 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 44 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 51 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1609330173596 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 clk\[1\] AUD_BCLK~output " "PLL \"Sound_Top:Sound_Top_inst\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"AUD_BCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "USB_Clock_PLL.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/USB_Clock_PLL.v" 94 0 0 } } { "Sound_Top.v" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/Sound_Top.v" 44 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 213 0 0 } } { "proj_top.sv" "" { Text "D:/MyCode/Verilog/ECE385/finalproj/final/proj_top.sv" 51 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1609330173596 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609330174715 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1609330174715 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609330174724 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1609330174740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1609330177210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609330178769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1609330178868 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1609330185993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609330185993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1609330187310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X23_Y37 X33_Y48 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X23_Y37 to location X33_Y48" {  } { { "loc" "" { Generic "D:/MyCode/Verilog/ECE385/finalproj/final/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X23_Y37 to location X33_Y48"} { { 12 { 0 ""} 23 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1609330192481 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1609330192481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1609330193593 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1609330193593 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1609330193593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609330193596 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.86 " "Total time spent on timing analysis during the Fitter is 0.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1609330193922 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609330193995 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609330194881 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609330194885 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609330195760 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609330197507 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1609330199203 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyCode/Verilog/ECE385/finalproj/final/final.fit.smsg " "Generated suppressed messages file D:/MyCode/Verilog/ECE385/finalproj/final/final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1609330199969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 336 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 336 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5827 " "Peak virtual memory: 5827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609330203036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 30 20:10:03 2020 " "Processing ended: Wed Dec 30 20:10:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609330203036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609330203036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609330203036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1609330203036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1609330204379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609330204385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 30 20:10:04 2020 " "Processing started: Wed Dec 30 20:10:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609330204385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1609330204385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1609330204385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1609330205004 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1609330208165 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1609330208260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609330208735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 30 20:10:08 2020 " "Processing ended: Wed Dec 30 20:10:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609330208735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609330208735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609330208735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1609330208735 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1609330209443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1609330210004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609330210011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 30 20:10:09 2020 " "Processing started: Wed Dec 30 20:10:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609330210011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1609330210011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final -c final " "Command: quartus_sta final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1609330210011 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1609330210113 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210665 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1609330210665 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "project_top 24 " "Ignored 24 assignments for entity \"project_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity project_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity project_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity project_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1609330210666 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1609330210666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1609330210992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1609330210992 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609330211037 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609330211037 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1609330211786 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1609330211786 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1609330211842 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1609330211858 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/final_soc_game_cpu_cpu.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/final_soc_game_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1609330211867 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP5\|HP_RAM:HP_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_qk61:auto_generated\|ram_block1a0~porta_address_reg0 CLOCK_50 " "Register HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP5\|HP_RAM:HP_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_qk61:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609330211906 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609330211906 "|proj_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound_Top:Sound_Top_inst\|DAC_LR_CLK " "Node: Sound_Top:Sound_Top_inst\|DAC_LR_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound_Top:Sound_Top_inst\|read_counter\[12\] Sound_Top:Sound_Top_inst\|DAC_LR_CLK " "Register Sound_Top:Sound_Top_inst\|read_counter\[12\] is being clocked by Sound_Top:Sound_Top_inst\|DAC_LR_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609330211906 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609330211906 "|proj_top|Sound_Top:Sound_Top_inst|DAC_LR_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag " "Node: Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound_Top:Sound_Top_inst\|counter\[3\] Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag " "Register Sound_Top:Sound_Top_inst\|counter\[3\] is being clocked by Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609330211906 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609330211906 "|proj_top|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C|finish_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK " "Node: Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|tick_counter\[3\] Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK " "Register Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|tick_counter\[3\] is being clocked by Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609330211906 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609330211906 "|proj_top|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C|SCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330211973 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|system_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|system_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330211973 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|system_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|system_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330211973 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330211973 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330211973 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609330211973 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1609330211973 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1609330211973 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1609330211973 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1609330211973 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1609330211975 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1609330212056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.226 " "Worst-case setup slack is 46.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330212089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330212089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.226               0.000 altera_reserved_tck  " "   46.226               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330212089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609330212089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.404 " "Worst-case hold slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330212092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330212092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 altera_reserved_tck  " "    0.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330212092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609330212092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.233 " "Worst-case recovery slack is 48.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330212094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330212094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.233               0.000 altera_reserved_tck  " "   48.233               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330212094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609330212094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.235 " "Worst-case removal slack is 1.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330212096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330212096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.235               0.000 altera_reserved_tck  " "    1.235               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330212096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609330212096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.626 " "Worst-case minimum pulse width slack is 49.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330212098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330212098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.626               0.000 altera_reserved_tck  " "   49.626               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330212098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609330212098 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330212144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330212144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330212144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330212144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.749 ns " "Worst Case Available Settling Time: 196.749 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330212144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330212144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330212144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330212144 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609330212144 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1609330212148 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1609330212182 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1609330213067 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP5\|HP_RAM:HP_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_qk61:auto_generated\|ram_block1a0~porta_address_reg0 CLOCK_50 " "Register HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP5\|HP_RAM:HP_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_qk61:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609330213451 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609330213451 "|proj_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound_Top:Sound_Top_inst\|DAC_LR_CLK " "Node: Sound_Top:Sound_Top_inst\|DAC_LR_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound_Top:Sound_Top_inst\|read_counter\[12\] Sound_Top:Sound_Top_inst\|DAC_LR_CLK " "Register Sound_Top:Sound_Top_inst\|read_counter\[12\] is being clocked by Sound_Top:Sound_Top_inst\|DAC_LR_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609330213452 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609330213452 "|proj_top|Sound_Top:Sound_Top_inst|DAC_LR_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag " "Node: Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound_Top:Sound_Top_inst\|counter\[3\] Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag " "Register Sound_Top:Sound_Top_inst\|counter\[3\] is being clocked by Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609330213452 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609330213452 "|proj_top|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C|finish_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK " "Node: Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|tick_counter\[3\] Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK " "Register Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|tick_counter\[3\] is being clocked by Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609330213452 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609330213452 "|proj_top|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C|SCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330213460 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|system_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|system_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330213460 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|system_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|system_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330213460 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330213460 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330213460 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609330213460 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1609330213460 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1609330213460 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1609330213460 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1609330213460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.605 " "Worst-case setup slack is 46.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.605               0.000 altera_reserved_tck  " "   46.605               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609330213472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 altera_reserved_tck  " "    0.356               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609330213476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.484 " "Worst-case recovery slack is 48.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.484               0.000 altera_reserved_tck  " "   48.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609330213479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.141 " "Worst-case removal slack is 1.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.141               0.000 altera_reserved_tck  " "    1.141               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609330213482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.575 " "Worst-case minimum pulse width slack is 49.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.575               0.000 altera_reserved_tck  " "   49.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609330213484 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330213528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330213528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330213528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330213528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.062 ns " "Worst Case Available Settling Time: 197.062 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330213528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330213528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330213528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330213528 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609330213528 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1609330213534 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP5\|HP_RAM:HP_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_qk61:auto_generated\|ram_block1a0~porta_address_reg0 CLOCK_50 " "Register HP_bar:HP_bar_inst\|range_checker_HP:checker_player1_HP5\|HP_RAM:HP_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_qk61:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609330213774 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609330213774 "|proj_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound_Top:Sound_Top_inst\|DAC_LR_CLK " "Node: Sound_Top:Sound_Top_inst\|DAC_LR_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound_Top:Sound_Top_inst\|read_counter\[12\] Sound_Top:Sound_Top_inst\|DAC_LR_CLK " "Register Sound_Top:Sound_Top_inst\|read_counter\[12\] is being clocked by Sound_Top:Sound_Top_inst\|DAC_LR_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609330213774 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609330213774 "|proj_top|Sound_Top:Sound_Top_inst|DAC_LR_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag " "Node: Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound_Top:Sound_Top_inst\|counter\[3\] Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag " "Register Sound_Top:Sound_Top_inst\|counter\[3\] is being clocked by Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|finish_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609330213774 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609330213774 "|proj_top|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C|finish_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK " "Node: Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|tick_counter\[3\] Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK " "Register Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|tick_counter\[3\] is being clocked by Sound_Top:Sound_Top_inst\|I2C_Protocol:I2C\|SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609330213774 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609330213774 "|proj_top|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C|SCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330213781 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|system_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|system_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330213781 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|system_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|system_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330213781 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330213781 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Sound_Top_inst\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1609330213781 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609330213781 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1609330213782 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1609330213782 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1609330213782 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1609330213782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.340 " "Worst-case setup slack is 48.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.340               0.000 altera_reserved_tck  " "   48.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609330213787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 altera_reserved_tck  " "    0.183               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609330213792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.336 " "Worst-case recovery slack is 49.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.336               0.000 altera_reserved_tck  " "   49.336               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609330213796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.574 " "Worst-case removal slack is 0.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 altera_reserved_tck  " "    0.574               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609330213800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.475 " "Worst-case minimum pulse width slack is 49.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.475               0.000 altera_reserved_tck  " "   49.475               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609330213802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609330213802 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330213850 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330213850 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330213850 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330213850 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.469 ns " "Worst Case Available Settling Time: 198.469 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330213850 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330213850 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330213850 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609330213850 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609330213850 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609330214311 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609330214365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 96 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609330214583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 30 20:10:14 2020 " "Processing ended: Wed Dec 30 20:10:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609330214583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609330214583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609330214583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1609330214583 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 664 s " "Quartus Prime Full Compilation was successful. 0 errors, 664 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1609330215406 ""}
