/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains base address definitions for the enet_mtsb block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml/lw70_60_94_line_map.xml
 *     block_uri "file:../docs/rda/lw70_60_94_map.xml"
 *     block_part_number "LW70_60_94"
 *     block_mnemonic "ENET120_LINE"
 * 
 *****************************************************************************/
#ifndef _ENET_MTSB_MAP_H
#define _ENET_MTSB_MAP_H


/*
 * ==================================================================================
 *                          ENET_MTSB RDA XML Version Info
 * ==================================================================================
 */
#define ENET_MTSB_MAP_FILE_NAME    "../src/ioxml/lw70_60_94_line_map.xml"
#define ENET_MTSB_MAP_FILE_VERSION "../src/ioxml/lw70_60_94_line_map.xml"
/*
 * ==================================================================================
 *                          ENET_MTSB Block Base Addresses
 * ==================================================================================
 */
#ifndef ENET_MTSB_TSB_BASE_ADDR_DEFS_H
#define ENET_MTSB_TSB_BASE_ADDR_DEFS_H

#define BASE_ADDR_ENET120_LINE_MTSB                                                0x00000000
#define BASE_ADDR_ENET120_LINE_ENET_TOP_ENET120_TOP                                0x00000000
#define BASE_ADDR_ENET120_LINE_EMAC120_MTSB                                        0x00010000
#define BASE_ADDR_ENET120_LINE_EMAC120_EMAC120_TOP                                 0x00010000
#define BASE_ADDR_ENET120_LINE_EMAC120_ETIME120                                    0x00014000
#define BASE_ADDR_ENET120_LINE_EMAC120_EMAC_10_40_100GE_MTSB                       0x00018000
#define BASE_ADDR_ENET120_LINE_EMAC120_EMAC_10_40_100GE_MAC(A)                     (0x00018000 + (A) * 1024)
#define MAX_ENET120_LINE_EMAC120_EMAC_10_40_100GE_MAC                              11
#define BASE_ADDR_ENET120_LINE_EMAC120_EMAC_10_40_100GE_CORE                       0x0001b000
#define BASE_ADDR_ENET120_LINE_EMAC120_EMAC_10_40_100GE_PCS(A)                     (0x0001c000 + (A) * 1024)
#define MAX_ENET120_LINE_EMAC120_EMAC_10_40_100GE_PCS                              11
#define BASE_ADDR_ENET120_LINE_EMAC120_EMAC_10_40_100GE_PRBS                       0x0001f800
#define BASE_ADDR_ENET120_LINE_EMPEI120_I_MTSB                                     0x00020000
#define BASE_ADDR_ENET120_LINE_EMPEI120_I                                          0x00020000
#define BASE_ADDR_ENET120_LINE_EMPEI120_I_ECLASS120                                0x00024000
#define BASE_ADDR_ENET120_LINE_EMPEI120_E_MTSB                                     0x00030000
#define BASE_ADDR_ENET120_LINE_EMPEI120_E                                          0x00030000
#define BASE_ADDR_ENET120_LINE_EMPEI120_E_ECLASS120                                0x00034000
#define BASE_ADDR_ENET120_LINE_EPMM120_MTSB                                        0x00040000
#define BASE_ADDR_ENET120_LINE_EPMM120_EPMM120_TOP_EPMM120                         0x00040000
#define BASE_ADDR_ENET120_LINE_EPMM120_CBR_40G_CBR40G_WRAP_MTSB(A)                 (0x00041000 + (A) * 0x0400)
#define MAX_ENET120_LINE_EPMM120_CBR_40G_CBR40G_WRAP_MTSB                          2
#define BASE_ADDR_ENET120_LINE_EPMM120_CBR_40G_CBR40G_WRAP_EXCO3M(A)               (0x00042000 + (A) * 0x0400)
#define MAX_ENET120_LINE_EPMM120_CBR_40G_CBR40G_WRAP_EXCO3M                        2
#define BASE_ADDR_ENET120_LINE_EPMM120_CBR_100G_CBR_100GE_WRAP                     0x00042000
#define BASE_ADDR_ENET120_LINE_EPMM120_GSUP43_10G_GSUP43_10G_WRAP_MTSB             0x00048000
#define BASE_ADDR_ENET120_LINE_EPMM120_GSUP43_10G_GSUP43_10G_WRAP_GSUP43_C73(A)    (0x00048000 + (A) * 0x0400)
#define MAX_ENET120_LINE_EPMM120_GSUP43_10G_GSUP43_10G_WRAP_GSUP43_C73             11
#define BASE_ADDR_ENET120_LINE_EPMM120_MPMA_MTSB                                   0x0004c000
#define BASE_ADDR_ENET120_LINE_EPMM120_MPMA_MPMA_DP_MTSB                           0x0004c000
#define BASE_ADDR_ENET120_LINE_EPMM120_MPMA_MPMA_DP_CORE                           0x0004c000
#define BASE_ADDR_ENET120_LINE_EPMM120_MPMA_MPMA_DP_CFC                            0x0004d000
#define BASE_ADDR_ENET120_LINE_EPMM120_MPMA_MPMA_DP_SCBS3                          0x0004e800
#define BASE_ADDR_ENET120_LINE_EPMM120_MPMA_MPMA_DSP                               0x0004f800
#define BASE_ADDR_ENET120_LINE_EPMM120_MPMO_MTSB                                   0x00050000
#define BASE_ADDR_ENET120_LINE_EPMM120_MPMO_MPMO_DP_MTSB                           0x00050000
#define BASE_ADDR_ENET120_LINE_EPMM120_MPMO_MPMO_DP_CORE                           0x00050000
#define BASE_ADDR_ENET120_LINE_EPMM120_MPMO_MPMO_DP_CFC                            0x00053000
#define BASE_ADDR_ENET120_LINE_EPMM120_MPMO_MPMO_DP_SCBS3                          0x00055000
#define BASE_ADDR_ENET120_LINE_EPMM120_MPMO_MPMO_DSP                               0x00056000
#define BASE_ADDR_ENET120_LINE_ETRANS120_MTSB                                      0x00060000
#define BASE_ADDR_ENET120_LINE_ETRANS120_ETRANS120_TOP_ETRANS120                   0x00060000
#define BASE_ADDR_ENET120_LINE_ETRANS120_CBR_40G_EXCO3M(A)                         (0x00061000 + (A) * 0x0400)
#define MAX_ENET120_LINE_ETRANS120_CBR_40G_EXCO3M                                  2
#define BASE_ADDR_ENET120_LINE_ETRANS120_CBR_100G_CBR_100GE_WRAP                   0x00062000
#define BASE_ADDR_ENET120_LINE_ETRANS120_GSUP43_10G_GSUP43_10G_WRAP_MTSB           0x00068000
#define BASE_ADDR_ENET120_LINE_ETRANS120_GSUP43_10G_GSUP43_10G_WRAP_GSUP43_C73(A)  (0x00068000 + (A) * 0x0400)
#define MAX_ENET120_LINE_ETRANS120_GSUP43_10G_GSUP43_10G_WRAP_GSUP43_C73           11

#endif /* ENET_MTSB_TSB_BASE_ADDR_DEFS_H */
#endif /* _ENET_MTSB_MAP_H */
