
ubuntu-preinstalled/bc:     file format elf32-littlearm


Disassembly of section .init:

00001734 <.init>:
    1734:	push	{r3, lr}
    1738:	bl	1bec <__assert_fail@plt+0x220>
    173c:	pop	{r3, pc}

Disassembly of section .plt:

00001740 <calloc@plt-0x14>:
    1740:	push	{lr}		; (str lr, [sp, #-4]!)
    1744:	ldr	lr, [pc, #4]	; 1750 <calloc@plt-0x4>
    1748:	add	lr, pc, lr
    174c:	ldr	pc, [lr, #8]!
    1750:			; <UNDEFINED> instruction: 0x0001e6b4

00001754 <calloc@plt>:
    1754:	add	ip, pc, #0, 12
    1758:	add	ip, ip, #122880	; 0x1e000
    175c:	ldr	pc, [ip, #1716]!	; 0x6b4

00001760 <raise@plt>:
    1760:	add	ip, pc, #0, 12
    1764:	add	ip, ip, #122880	; 0x1e000
    1768:	ldr	pc, [ip, #1708]!	; 0x6ac

0000176c <stifle_history@plt>:
    176c:			; <UNDEFINED> instruction: 0x46c04778
    1770:	add	ip, pc, #0, 12
    1774:	add	ip, ip, #122880	; 0x1e000
    1778:	ldr	pc, [ip, #1696]!	; 0x6a0

0000177c <strcmp@plt>:
    177c:	add	ip, pc, #0, 12
    1780:	add	ip, ip, #122880	; 0x1e000
    1784:	ldr	pc, [ip, #1688]!	; 0x698

00001788 <__cxa_finalize@plt>:
    1788:	add	ip, pc, #0, 12
    178c:	add	ip, ip, #122880	; 0x1e000
    1790:	ldr	pc, [ip, #1680]!	; 0x690

00001794 <strtol@plt>:
    1794:	add	ip, pc, #0, 12
    1798:	add	ip, ip, #122880	; 0x1e000
    179c:	ldr	pc, [ip, #1672]!	; 0x688

000017a0 <fopen@plt>:
    17a0:	add	ip, pc, #0, 12
    17a4:	add	ip, ip, #122880	; 0x1e000
    17a8:	ldr	pc, [ip, #1664]!	; 0x680

000017ac <read@plt>:
    17ac:	add	ip, pc, #0, 12
    17b0:	add	ip, ip, #122880	; 0x1e000
    17b4:	ldr	pc, [ip, #1656]!	; 0x678

000017b8 <fflush@plt>:
    17b8:	add	ip, pc, #0, 12
    17bc:	add	ip, ip, #122880	; 0x1e000
    17c0:	ldr	pc, [ip, #1648]!	; 0x670

000017c4 <free@plt>:
    17c4:			; <UNDEFINED> instruction: 0x46c04778
    17c8:	add	ip, pc, #0, 12
    17cc:	add	ip, ip, #122880	; 0x1e000
    17d0:	ldr	pc, [ip, #1636]!	; 0x664

000017d4 <add_history@plt>:
    17d4:	add	ip, pc, #0, 12
    17d8:	add	ip, ip, #122880	; 0x1e000
    17dc:	ldr	pc, [ip, #1628]!	; 0x65c

000017e0 <ferror@plt>:
    17e0:	add	ip, pc, #0, 12
    17e4:	add	ip, ip, #122880	; 0x1e000
    17e8:	ldr	pc, [ip, #1620]!	; 0x654

000017ec <memcpy@plt>:
    17ec:			; <UNDEFINED> instruction: 0x46c04778
    17f0:	add	ip, pc, #0, 12
    17f4:	add	ip, ip, #122880	; 0x1e000
    17f8:	ldr	pc, [ip, #1608]!	; 0x648

000017fc <signal@plt>:
    17fc:	add	ip, pc, #0, 12
    1800:	add	ip, ip, #122880	; 0x1e000
    1804:	ldr	pc, [ip, #1600]!	; 0x640

00001808 <strdup@plt>:
    1808:	add	ip, pc, #0, 12
    180c:	add	ip, ip, #122880	; 0x1e000
    1810:	ldr	pc, [ip, #1592]!	; 0x638

00001814 <__stack_chk_fail@plt>:
    1814:	add	ip, pc, #0, 12
    1818:	add	ip, ip, #122880	; 0x1e000
    181c:	ldr	pc, [ip, #1584]!	; 0x630

00001820 <realloc@plt>:
    1820:			; <UNDEFINED> instruction: 0x46c04778
    1824:	add	ip, pc, #0, 12
    1828:	add	ip, ip, #122880	; 0x1e000
    182c:	ldr	pc, [ip, #1572]!	; 0x624

00001830 <perror@plt>:
    1830:	add	ip, pc, #0, 12
    1834:	add	ip, ip, #122880	; 0x1e000
    1838:	ldr	pc, [ip, #1564]!	; 0x61c

0000183c <fwrite@plt>:
    183c:	add	ip, pc, #0, 12
    1840:	add	ip, ip, #122880	; 0x1e000
    1844:	ldr	pc, [ip, #1556]!	; 0x614

00001848 <readline@plt>:
    1848:	add	ip, pc, #0, 12
    184c:	add	ip, ip, #122880	; 0x1e000
    1850:	ldr	pc, [ip, #1548]!	; 0x60c

00001854 <strcat@plt>:
    1854:	add	ip, pc, #0, 12
    1858:	add	ip, ip, #122880	; 0x1e000
    185c:	ldr	pc, [ip, #1540]!	; 0x604

00001860 <getenv@plt>:
    1860:	add	ip, pc, #0, 12
    1864:	add	ip, ip, #122880	; 0x1e000
    1868:	ldr	pc, [ip, #1532]!	; 0x5fc

0000186c <puts@plt>:
    186c:			; <UNDEFINED> instruction: 0x46c04778
    1870:	add	ip, pc, #0, 12
    1874:	add	ip, ip, #122880	; 0x1e000
    1878:	ldr	pc, [ip, #1520]!	; 0x5f0

0000187c <malloc@plt>:
    187c:			; <UNDEFINED> instruction: 0x46c04778
    1880:	add	ip, pc, #0, 12
    1884:	add	ip, ip, #122880	; 0x1e000
    1888:	ldr	pc, [ip, #1508]!	; 0x5e4

0000188c <__libc_start_main@plt>:
    188c:	add	ip, pc, #0, 12
    1890:	add	ip, ip, #122880	; 0x1e000
    1894:	ldr	pc, [ip, #1500]!	; 0x5dc

00001898 <__vfprintf_chk@plt>:
    1898:	add	ip, pc, #0, 12
    189c:	add	ip, ip, #122880	; 0x1e000
    18a0:	ldr	pc, [ip, #1492]!	; 0x5d4

000018a4 <__gmon_start__@plt>:
    18a4:	add	ip, pc, #0, 12
    18a8:	add	ip, ip, #122880	; 0x1e000
    18ac:	ldr	pc, [ip, #1484]!	; 0x5cc

000018b0 <getopt_long@plt>:
    18b0:	add	ip, pc, #0, 12
    18b4:	add	ip, ip, #122880	; 0x1e000
    18b8:	ldr	pc, [ip, #1476]!	; 0x5c4

000018bc <__ctype_b_loc@plt>:
    18bc:	add	ip, pc, #0, 12
    18c0:	add	ip, ip, #122880	; 0x1e000
    18c4:	ldr	pc, [ip, #1468]!	; 0x5bc

000018c8 <exit@plt>:
    18c8:	add	ip, pc, #0, 12
    18cc:	add	ip, ip, #122880	; 0x1e000
    18d0:	ldr	pc, [ip, #1460]!	; 0x5b4

000018d4 <strlen@plt>:
    18d4:	add	ip, pc, #0, 12
    18d8:	add	ip, ip, #122880	; 0x1e000
    18dc:	ldr	pc, [ip, #1452]!	; 0x5ac

000018e0 <using_history@plt>:
    18e0:	add	ip, pc, #0, 12
    18e4:	add	ip, ip, #122880	; 0x1e000
    18e8:	ldr	pc, [ip, #1444]!	; 0x5a4

000018ec <__errno_location@plt>:
    18ec:	add	ip, pc, #0, 12
    18f0:	add	ip, ip, #122880	; 0x1e000
    18f4:	ldr	pc, [ip, #1436]!	; 0x59c

000018f8 <setvbuf@plt>:
    18f8:	add	ip, pc, #0, 12
    18fc:	add	ip, ip, #122880	; 0x1e000
    1900:	ldr	pc, [ip, #1428]!	; 0x594

00001904 <memset@plt>:
    1904:			; <UNDEFINED> instruction: 0x46c04778
    1908:	add	ip, pc, #0, 12
    190c:	add	ip, ip, #122880	; 0x1e000
    1910:	ldr	pc, [ip, #1416]!	; 0x588

00001914 <putchar@plt>:
    1914:	add	ip, pc, #0, 12
    1918:	add	ip, ip, #122880	; 0x1e000
    191c:	ldr	pc, [ip, #1408]!	; 0x580

00001920 <strncpy@plt>:
    1920:	add	ip, pc, #0, 12
    1924:	add	ip, ip, #122880	; 0x1e000
    1928:	ldr	pc, [ip, #1400]!	; 0x578

0000192c <__printf_chk@plt>:
    192c:	add	ip, pc, #0, 12
    1930:	add	ip, ip, #122880	; 0x1e000
    1934:	ldr	pc, [ip, #1392]!	; 0x570

00001938 <write@plt>:
    1938:	add	ip, pc, #0, 12
    193c:	add	ip, ip, #122880	; 0x1e000
    1940:	ldr	pc, [ip, #1384]!	; 0x568

00001944 <fileno@plt>:
    1944:	add	ip, pc, #0, 12
    1948:	add	ip, ip, #122880	; 0x1e000
    194c:	ldr	pc, [ip, #1376]!	; 0x560

00001950 <__fprintf_chk@plt>:
    1950:	add	ip, pc, #0, 12
    1954:	add	ip, ip, #122880	; 0x1e000
    1958:	ldr	pc, [ip, #1368]!	; 0x558

0000195c <fclose@plt>:
    195c:	add	ip, pc, #0, 12
    1960:	add	ip, ip, #122880	; 0x1e000
    1964:	ldr	pc, [ip, #1360]!	; 0x550

00001968 <fputc@plt>:
    1968:	add	ip, pc, #0, 12
    196c:	add	ip, ip, #122880	; 0x1e000
    1970:	ldr	pc, [ip, #1352]!	; 0x548

00001974 <putc@plt>:
    1974:	add	ip, pc, #0, 12
    1978:	add	ip, ip, #122880	; 0x1e000
    197c:	ldr	pc, [ip, #1344]!	; 0x540

00001980 <unstifle_history@plt>:
    1980:			; <UNDEFINED> instruction: 0x46c04778
    1984:	add	ip, pc, #0, 12
    1988:	add	ip, ip, #122880	; 0x1e000
    198c:	ldr	pc, [ip, #1332]!	; 0x534

00001990 <random@plt>:
    1990:	add	ip, pc, #0, 12
    1994:	add	ip, ip, #122880	; 0x1e000
    1998:	ldr	pc, [ip, #1324]!	; 0x52c

0000199c <isatty@plt>:
    199c:	add	ip, pc, #0, 12
    19a0:	add	ip, ip, #122880	; 0x1e000
    19a4:	ldr	pc, [ip, #1316]!	; 0x524

000019a8 <abort@plt>:
    19a8:	add	ip, pc, #0, 12
    19ac:	add	ip, ip, #122880	; 0x1e000
    19b0:	ldr	pc, [ip, #1308]!	; 0x51c

000019b4 <getc@plt>:
    19b4:	add	ip, pc, #0, 12
    19b8:	add	ip, ip, #122880	; 0x1e000
    19bc:	ldr	pc, [ip, #1300]!	; 0x514

000019c0 <__snprintf_chk@plt>:
    19c0:	add	ip, pc, #0, 12
    19c4:	add	ip, ip, #122880	; 0x1e000
    19c8:	ldr	pc, [ip, #1292]!	; 0x50c

000019cc <__assert_fail@plt>:
    19cc:	add	ip, pc, #0, 12
    19d0:	add	ip, ip, #122880	; 0x1e000
    19d4:	ldr	pc, [ip, #1284]!	; 0x504

Disassembly of section .text:

000019d8 <.text>:
    19d8:	ldrbmi	lr, [r0, sp, lsr #18]!
    19dc:	ldclmi	0, cr11, [pc, #-640]	; 1764 <raise@plt+0x4>
    19e0:	blmi	17d33e8 <_zero_@@Base+0x17b3144>
    19e4:	ldrbtmi	r2, [sp], #-0
    19e8:	stmiapl	pc!, {r0, r3, r7, r9, sl, lr}^	; <UNPREDICTABLE>
    19ec:	tstls	pc, #3866624	; 0x3b0000
    19f0:	svc	0x00d4f7ff
    19f4:			; <UNDEFINED> instruction: 0xf0402800
    19f8:	blmi	16a1c1c <_zero_@@Base+0x1681978>
    19fc:	ldmdami	sl, {r1, r2, r3, r5, r6, r7, fp, ip, lr}^
    1a00:			; <UNDEFINED> instruction: 0xf8df2300
    1a04:	ldrmi	sl, [r9], -r8, ror #2
    1a08:	stmdapl	r8!, {r0, r9, sp}
    1a0c:	stmdavs	r0, {r1, r3, r4, r5, r6, r7, sl, lr}
    1a10:	svc	0x0072f7ff
    1a14:			; <UNDEFINED> instruction: 0xf7ff4650
    1a18:	strmi	lr, [r4], -r4, lsr #30
    1a1c:	ldrbmi	fp, [r0], -r8, lsr #6
    1a20:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
    1a24:	tstcs	r0, r1, lsl #4
    1a28:	stmdavc	r3!, {r0, ip, pc}
    1a2c:	blcs	82e160 <_zero_@@Base+0x80debc>
    1a30:	strcc	fp, [r1], #-3848	; 0xfffff0f8
    1a34:	blge	835e20 <_zero_@@Base+0x815b7c>
    1a38:	orreq	lr, r2, #3072	; 0xc00
    1a3c:			; <UNDEFINED> instruction: 0xf8433201
    1a40:	stmdavc	r3!, {r2, r3, r4, r5, r6, sl, fp, lr}
    1a44:	svceq	0x00dff013
    1a48:			; <UNDEFINED> instruction: 0xf814d004
    1a4c:			; <UNDEFINED> instruction: 0xf0133f01
    1a50:	ldrsble	r0, [sl, #255]!	; 0xff
    1a54:	rscle	r2, r8, r0, lsl #22
    1a58:	blne	7fa70 <_zero_@@Base+0x5f7cc>
    1a5c:	blcs	1faf0 <_IO_stdin_used@@Base+0x1538c>
    1a60:	ldrmi	sp, [r0], -r5, ror #3
    1a64:			; <UNDEFINED> instruction: 0xf000a901
    1a68:			; <UNDEFINED> instruction: 0x4640f953
    1a6c:			; <UNDEFINED> instruction: 0xf0004649
    1a70:	ldmdami	pc!, {r0, r1, r2, r3, r6, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    1a74:			; <UNDEFINED> instruction: 0xf7ff4478
    1a78:			; <UNDEFINED> instruction: 0xb118eef4
    1a7c:	andcs	r4, r1, #62464	; 0xf400
    1a80:	andsvs	r5, sl, fp, ror #17
    1a84:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
    1a88:	mcr	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1a8c:	eorsle	r2, r8, r0, lsl #16
    1a90:	tstcs	r0, sl, lsl #4
    1a94:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
    1a98:	stmiapl	fp!, {r3, r4, r5, r8, r9, fp, lr}^
    1a9c:	andsvs	r2, r8, r2, lsl #16
    1aa0:	tstlt	r8, r2, lsl #24
    1aa4:	andsvs	r2, sl, r6, asr #4
    1aa8:	cdp2	0, 2, cr15, cr12, cr4, {0}
    1aac:			; <UNDEFINED> instruction: 0xf948f004
    1ab0:	blcs	1fb84 <_IO_stdin_used@@Base+0x15420>
    1ab4:			; <UNDEFINED> instruction: 0xf005d147
    1ab8:	strcs	pc, [r1], #-3555	; 0xfffff21d
    1abc:			; <UNDEFINED> instruction: 0xff5cf005
    1ac0:	bmi	c14784 <_zero_@@Base+0xbf44e0>
    1ac4:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    1ac8:	tstvc	ip, sl, lsr #17
    1acc:	andsvc	r4, r1, lr, lsr #22
    1ad0:	andsvs	r5, ip, fp, ror #17
    1ad4:			; <UNDEFINED> instruction: 0xf9f2f000
    1ad8:	eorsle	r2, r0, r0, lsl #16
    1adc:	bllt	dfbb0 <_zero_@@Base+0xbf90c>
    1ae0:	blx	ff9bdae8 <_zero_@@Base+0xff99d844>
    1ae4:	stmiapl	fp!, {r0, r3, r5, r8, r9, fp, lr}^
    1ae8:	ldmiblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
    1aec:			; <UNDEFINED> instruction: 0xf0062000
    1af0:	bls	800584 <_zero_@@Base+0x7e02e0>
    1af4:	andcs	r6, r0, fp, lsr r8
    1af8:			; <UNDEFINED> instruction: 0xd12c429a
    1afc:	pop	{r5, ip, sp, pc}
    1b00:	blmi	7a3ac8 <_zero_@@Base+0x783824>
    1b04:	strb	r5, [sp, fp, ror #17]
    1b08:			; <UNDEFINED> instruction: 0xf7ff2001
    1b0c:	blmi	57d834 <_zero_@@Base+0x55d590>
    1b10:	stmiapl	lr!, {r3, r4, r5, r6, r7, r8, ip, sp, pc}^
    1b14:	eorsvc	r2, r2, r1, lsl #4
    1b18:	andcs	lr, sl, r1, ror r7
    1b1c:	mrc	7, 7, APSR_nzcv, cr10, cr15, {7}
    1b20:	blmi	6fbab8 <_zero_@@Base+0x6db814>
    1b24:	ldmdbmi	ip, {r0, r1, r3, r4, r9, fp, lr}
    1b28:	ldrbtmi	r5, [r9], #-2280	; 0xfffff718
    1b2c:	andvs	r4, r1, fp, lsl fp
    1b30:	stmiapl	fp!, {r1, r3, r5, r7, fp, ip, lr}^
    1b34:	andsvs	r6, sl, r2, lsl r8
    1b38:	mrc	7, 6, APSR_nzcv, cr2, cr15, {7}
    1b3c:			; <UNDEFINED> instruction: 0x4620e7d0
    1b40:	blx	1ebdb60 <_zero_@@Base+0x1e9d8bc>
    1b44:	ldmdbmi	r6, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    1b48:	ldrbtmi	r2, [r9], #-2
    1b4c:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
    1b50:	stmiapl	lr!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    1b54:			; <UNDEFINED> instruction: 0xf7ffe753
    1b58:	svclt	0x0000ee5e
    1b5c:	andeq	lr, r1, sl, lsl r4
    1b60:	andeq	r0, r0, r4, lsl r1
    1b64:	andeq	r0, r0, r4, lsr #3
    1b68:			; <UNDEFINED> instruction: 0x000001b4
    1b6c:	andeq	r8, r0, r0, ror #30
    1b70:	andeq	r8, r0, r4, lsl #30
    1b74:	andeq	r0, r0, r8, asr r1
    1b78:	andeq	r8, r0, r2, lsl #30
    1b7c:	andeq	r0, r0, ip, ror r1
    1b80:	muleq	r1, sl, r6
    1b84:	andeq	r0, r0, ip, lsr r1
    1b88:	andeq	r0, r0, r8, asr #3
    1b8c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1b90:	andeq	r0, r0, r8, lsr #3
    1b94:	andeq	r0, r0, r4, lsl #3
    1b98:	andeq	r8, r0, lr, ror #28
    1b9c:	andeq	r0, r0, r0, lsl #3
    1ba0:	andeq	r0, r0, r3, asr #6
    1ba4:	bleq	3dce8 <_zero_@@Base+0x1da44>
    1ba8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1bac:	strbtmi	fp, [sl], -r2, lsl #24
    1bb0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1bb4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1bb8:	ldrmi	sl, [sl], #776	; 0x308
    1bbc:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1bc0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1bc4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1bc8:			; <UNDEFINED> instruction: 0xf85a4b06
    1bcc:	stmdami	r6, {r0, r1, ip, sp}
    1bd0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1bd4:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
    1bd8:	mcr	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    1bdc:	andeq	lr, r1, r8, lsr #4
    1be0:	ldrdeq	r0, [r0], -r8
    1be4:	andeq	r0, r0, r8, lsl #3
    1be8:			; <UNDEFINED> instruction: 0x000001b8
    1bec:	ldr	r3, [pc, #20]	; 1c08 <__assert_fail@plt+0x23c>
    1bf0:	ldr	r2, [pc, #20]	; 1c0c <__assert_fail@plt+0x240>
    1bf4:	add	r3, pc, r3
    1bf8:	ldr	r2, [r3, r2]
    1bfc:	cmp	r2, #0
    1c00:	bxeq	lr
    1c04:	b	18a4 <__gmon_start__@plt>
    1c08:	andeq	lr, r1, r8, lsl #4
    1c0c:	andeq	r0, r0, r4, ror #2
    1c10:	blmi	1d3c30 <_zero_@@Base+0x1b398c>
    1c14:	bmi	1d2dfc <_zero_@@Base+0x1b2b58>
    1c18:	addmi	r4, r3, #2063597568	; 0x7b000000
    1c1c:	andle	r4, r3, sl, ror r4
    1c20:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1c24:	ldrmi	fp, [r8, -r3, lsl #2]
    1c28:	svclt	0x00004770
    1c2c:	andeq	lr, r1, r8, asr #10
    1c30:	andeq	lr, r1, r4, asr #10
    1c34:	andeq	lr, r1, r4, ror #3
    1c38:	andeq	r0, r0, r0, lsl #2
    1c3c:	blmi	253c64 <_zero_@@Base+0x2339c0>
    1c40:	bmi	252e28 <_zero_@@Base+0x232b84>
    1c44:	bne	652e38 <_zero_@@Base+0x632b94>
    1c48:	addne	r4, r9, sl, ror r4
    1c4c:	bicsvc	lr, r1, r1, lsl #22
    1c50:	andle	r1, r3, r9, asr #32
    1c54:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1c58:	ldrmi	fp, [r8, -r3, lsl #2]
    1c5c:	svclt	0x00004770
    1c60:	andeq	lr, r1, ip, lsl r5
    1c64:	andeq	lr, r1, r8, lsl r5
    1c68:			; <UNDEFINED> instruction: 0x0001e1b8
    1c6c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c70:	blmi	2af098 <_zero_@@Base+0x28edf4>
    1c74:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1c78:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1c7c:	blmi	270230 <_zero_@@Base+0x24ff8c>
    1c80:	ldrdlt	r5, [r3, -r3]!
    1c84:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1c88:			; <UNDEFINED> instruction: 0xf7ff6818
    1c8c:			; <UNDEFINED> instruction: 0xf7ffed7e
    1c90:	blmi	1c1b94 <_zero_@@Base+0x1a18f0>
    1c94:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1c98:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1c9c:	andeq	lr, r1, r6, ror #9
    1ca0:	andeq	lr, r1, r8, lsl #3
    1ca4:	strdeq	r0, [r0], -r4
    1ca8:	andeq	lr, r1, sl, ror r3
    1cac:	andeq	lr, r1, r6, asr #9
    1cb0:	svclt	0x0000e7c4
    1cb4:	addlt	fp, r6, r0, ror r5
    1cb8:	strmi	r4, [r2], -sp, lsl #22
    1cbc:	andcs	r4, r1, sp, lsl #24
    1cc0:	stmdbmi	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1cc4:	ldrbtmi	r9, [ip], #-773	; 0xfffffcfb
    1cc8:	ldrbtmi	r4, [r9], #-2828	; 0xfffff4f4
    1ccc:	stmib	sp, {r2, r3, r9, sl, fp, lr}^
    1cd0:	ldrbtmi	r1, [fp], #-1025	; 0xfffffbff
    1cd4:	ldrbtmi	r4, [lr], #-3339	; 0xfffff2f5
    1cd8:	stmdbmi	fp, {r8, r9, ip, pc}
    1cdc:	blmi	2d2ed8 <_zero_@@Base+0x2b2c34>
    1ce0:	strpl	lr, [r3], -sp, asr #19
    1ce4:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    1ce8:	mcr	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1cec:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    1cf0:	andeq	r8, r0, r4, lsl #22
    1cf4:			; <UNDEFINED> instruction: 0x00008bb2
    1cf8:	andeq	r8, r0, r2, ror #23
    1cfc:	andeq	r8, r0, r2, lsl ip
    1d00:	andeq	r8, r0, sl, lsr #22
    1d04:	andeq	r8, r0, r0, ror #22
    1d08:			; <UNDEFINED> instruction: 0x00008ab0
    1d0c:	andeq	r8, r0, lr, ror sl
    1d10:	svcmi	0x00f0e92d
    1d14:			; <UNDEFINED> instruction: 0xf8df460c
    1d18:	addlt	r9, r7, r4, asr #2
    1d1c:			; <UNDEFINED> instruction: 0xf10d4a50
    1d20:	ldrbtmi	r0, [r9], #2064	; 0x810
    1d24:	svcmi	0x00504b4f
    1d28:			; <UNDEFINED> instruction: 0xf8594605
    1d2c:			; <UNDEFINED> instruction: 0xf04f2002
    1d30:	vmlami.f32	s1, s28, s2
    1d34:			; <UNDEFINED> instruction: 0x4611447f
    1d38:	stmdavs	r9, {r0, r1, r9, ip, pc}
    1d3c:	andcs	r4, r0, #2113929216	; 0x7e000000
    1d40:			; <UNDEFINED> instruction: 0xf8599105
    1d44:			; <UNDEFINED> instruction: 0xf8cbb003
    1d48:	ldrtmi	r2, [fp], -r0
    1d4c:	andhi	pc, r0, sp, asr #17
    1d50:			; <UNDEFINED> instruction: 0x46214632
    1d54:			; <UNDEFINED> instruction: 0xf7ff4628
    1d58:	mcrrne	13, 10, lr, r3, cr12
    1d5c:	stmdacs	ip!, {r2, r3, r6, ip, lr, pc}^
    1d60:	stcle	0, cr13, [ip], {56}	; 0x38
    1d64:	eorsle	r2, fp, r3, ror #16
    1d68:	stmdacs	r8!, {r1, r2, r4, r8, sl, fp, ip, lr, pc}^
    1d6c:	stmdacs	r9!, {r0, r2, r5, ip, lr, pc}^
    1d70:	blmi	ff61c8 <_zero_@@Base+0xfd5f24>
    1d74:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1d78:	andge	pc, r0, r3, lsl #17
    1d7c:	ldmdacs	r3!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    1d80:	ldcle	0, cr13, [r2, #-136]	; 0xffffff78
    1d84:	eorsle	r2, r1, r6, ror r8
    1d88:	tstle	r7, r7, ror r8
    1d8c:			; <UNDEFINED> instruction: 0xf8594b39
    1d90:			; <UNDEFINED> instruction: 0xf8c33003
    1d94:	ldrb	sl, [r8, r0]
    1d98:	sbcsle	r2, r6, r0, lsl #16
    1d9c:			; <UNDEFINED> instruction: 0xf7ff6820
    1da0:	andcs	pc, r1, r9, lsl #31
    1da4:			; <UNDEFINED> instruction: 0xf948f006
    1da8:	ldmdacs	r1!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    1dac:	blmi	cb658c <_zero_@@Base+0xc962e8>
    1db0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1db4:	andge	pc, r0, r3, asr #17
    1db8:	stmdavs	r0!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    1dbc:			; <UNDEFINED> instruction: 0xff7af7ff
    1dc0:			; <UNDEFINED> instruction: 0xf0062000
    1dc4:			; <UNDEFINED> instruction: 0xe7c0f939
    1dc8:			; <UNDEFINED> instruction: 0xf8594b2c
    1dcc:			; <UNDEFINED> instruction: 0xf8c33003
    1dd0:	ldr	sl, [sl, r0]!
    1dd4:			; <UNDEFINED> instruction: 0xf8594b2a
    1dd8:			; <UNDEFINED> instruction: 0xf8c33003
    1ddc:	ldr	sl, [r4, r0]!
    1de0:			; <UNDEFINED> instruction: 0xf8594b28
    1de4:			; <UNDEFINED> instruction: 0xf8c33003
    1de8:	str	sl, [lr, r0]!
    1dec:			; <UNDEFINED> instruction: 0xf938f006
    1df0:			; <UNDEFINED> instruction: 0xf0062000
    1df4:	str	pc, [r8, r1, lsr #18]!
    1df8:	ldrdcc	pc, [r0], -fp
    1dfc:	sfmle	f4, 4, [r2, #-628]!	; 0xfffffd8c
    1e00:	ldrbtmi	r4, [lr], #-3617	; 0xfffff1df
    1e04:	and	r4, r6, r7, lsr r6
    1e08:	subvs	r3, r8, r1, lsl #6
    1e0c:	eorsvs	r4, r8, fp, lsr #5
    1e10:	andcc	pc, r0, fp, asr #17
    1e14:	andcs	sp, r8, r7, lsl sl
    1e18:	stc2	0, cr15, [ip], #20
    1e1c:	ldrdcc	pc, [r0], -fp
    1e20:			; <UNDEFINED> instruction: 0xf04f6831
    1e24:			; <UNDEFINED> instruction: 0xf8540c00
    1e28:	stmib	r0, {r0, r1, r5, sp}^
    1e2c:	stmdbcs	r0, {sl, fp, sp}
    1e30:	bmi	5b65e0 <_zero_@@Base+0x59633c>
    1e34:	adcmi	r3, fp, #67108864	; 0x4000000
    1e38:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    1e3c:			; <UNDEFINED> instruction: 0xf8cb6038
    1e40:	andsvs	r3, r0, r0
    1e44:	blls	f8de8 <_zero_@@Base+0xd8b44>
    1e48:	ldmdavs	fp, {r0, r2, r9, fp, ip, pc}
    1e4c:			; <UNDEFINED> instruction: 0xd102429a
    1e50:	pop	{r0, r1, r2, ip, sp, pc}
    1e54:			; <UNDEFINED> instruction: 0xf7ff8ff0
    1e58:	svclt	0x0000ecde
    1e5c:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
    1e60:	andeq	r0, r0, r4, lsl r1
    1e64:	andeq	r0, r0, ip, lsr #2
    1e68:	ldrdeq	lr, [r1], -r0
    1e6c:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    1e70:	andeq	r0, r0, r4, lsr #3
    1e74:	andeq	r0, r0, ip, lsl #3
    1e78:	andeq	r0, r0, r4, asr r1
    1e7c:	andeq	r0, r0, r8, asr r1
    1e80:	andeq	r0, r0, ip, ror #1
    1e84:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1e88:	andeq	lr, r1, lr, asr r3
    1e8c:	strdeq	r0, [r0], -r8
    1e90:			; <UNDEFINED> instruction: 0xf7ffb538
    1e94:	andscs	lr, pc, #44, 26	; 0xb00
    1e98:	ldrbtmi	r4, [r9], #-2310	; 0xfffff6fa
    1e9c:	strmi	r6, [r4], -r5, lsl #16
    1ea0:			; <UNDEFINED> instruction: 0xf7ff2001
    1ea4:	stmdbmi	r4, {r1, r3, r6, r8, sl, fp, sp, lr, pc}
    1ea8:	ldrbtmi	r2, [r9], #-2
    1eac:	stc	7, cr15, [r6], #1020	; 0x3fc
    1eb0:	ldclt	0, cr6, [r8, #-148]!	; 0xffffff6c
    1eb4:	andeq	r8, r0, r6, lsl #21
    1eb8:			; <UNDEFINED> instruction: 0xffffffe3
    1ebc:	cfstr64mi	mvdx11, [sp], {248}	; 0xf8
    1ec0:	ldrbtmi	r4, [ip], #-2893	; 0xfffff4b3
    1ec4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    1ec8:	subsle	r2, ip, r0, lsl #22
    1ecc:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
    1ed0:	bllt	8e0344 <_zero_@@Base+0x8c00a0>
    1ed4:	stmiapl	r5!, {r1, r3, r6, r8, r9, fp, lr}^
    1ed8:	blcs	1bf8c <_IO_stdin_used@@Base+0x11828>
    1edc:	stmdbmi	r9, {r2, r3, r5, r6, ip, lr, pc}^
    1ee0:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
    1ee4:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    1ee8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    1eec:	blmi	11b60a8 <_zero_@@Base+0x1195e04>
    1ef0:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1ef4:	rsbsle	r2, r6, r0, lsl #22
    1ef8:	stmiapl	r6!, {r2, r6, r8, r9, fp, lr}^
    1efc:	andcs	r4, r0, r4, asr #18
    1f00:	bmi	111bfb4 <_zero_@@Base+0x10fbd10>
    1f04:	eorsvs	r4, r7, r9, ror r4
    1f08:	ldrmi	r7, [r8], -r8, lsl #2
    1f0c:	stmiapl	r2!, {r0, r3, r4, fp, sp, lr}
    1f10:	andsvs	r6, r1, fp, asr r8
    1f14:			; <UNDEFINED> instruction: 0xf7ff602b
    1f18:	andcs	lr, r1, r8, asr ip
    1f1c:	ldmdami	lr!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    1f20:			; <UNDEFINED> instruction: 0xf7ff4478
    1f24:	tstcs	r2, r2, ror ip
    1f28:	cdp2	0, 15, cr15, cr4, cr5, {0}
    1f2c:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
    1f30:	stcl	7, cr15, [sl], #-1020	; 0xfffffc04
    1f34:			; <UNDEFINED> instruction: 0xf0052102
    1f38:	ldmdami	r9!, {r0, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    1f3c:			; <UNDEFINED> instruction: 0xf7ff4478
    1f40:	tstcs	r2, r4, ror #24
    1f44:	cdp2	0, 14, cr15, cr6, cr5, {0}
    1f48:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    1f4c:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    1f50:			; <UNDEFINED> instruction: 0xf0052102
    1f54:	ldmdami	r4!, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    1f58:			; <UNDEFINED> instruction: 0xf7ff4478
    1f5c:	tstcs	r2, r6, asr ip
    1f60:	cdp2	0, 13, cr15, cr8, cr5, {0}
    1f64:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    1f68:	mcrr	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    1f6c:			; <UNDEFINED> instruction: 0xf0052102
    1f70:	blmi	c01abc <_zero_@@Base+0xbe1818>
    1f74:	stmdavs	r8!, {r0, r2, r5, r6, r7, fp, ip, lr}
    1f78:			; <UNDEFINED> instruction: 0xf003b128
    1f7c:			; <UNDEFINED> instruction: 0xf855ff7d
    1f80:	stmdacs	r0, {r2, r8, r9, sl, fp}
    1f84:	blmi	7b6770 <_zero_@@Base+0x7964cc>
    1f88:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    1f8c:			; <UNDEFINED> instruction: 0xd1a62b00
    1f90:	bmi	a54c38 <_zero_@@Base+0xa34994>
    1f94:	stmiapl	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
    1f98:	ldmdavs	r5, {r0, r1, r3, r4, r8, fp, ip, sp, lr}
    1f9c:	blmi	6ee590 <_zero_@@Base+0x6ce2ec>
    1fa0:	bmi	998340 <_zero_@@Base+0x97809c>
    1fa4:	blmi	989fac <_zero_@@Base+0x969d08>
    1fa8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1fac:	tstvc	r0, r5, lsr r0
    1fb0:	stmiapl	r3!, {r0, sp}^
    1fb4:	ldcllt	0, cr7, [r8, #100]!	; 0x64
    1fb8:	stmiapl	r3!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    1fbc:	blmi	4dc038 <_zero_@@Base+0x4bbd94>
    1fc0:	ldmdavs	r0!, {r1, r2, r5, r6, r7, fp, ip, lr}
    1fc4:	stcl	7, cr15, [sl], {255}	; 0xff
    1fc8:	blmi	7bbf7c <_zero_@@Base+0x79bcd8>
    1fcc:	stmdavs	sp!, {r0, r8, sp}
    1fd0:	stmiapl	r0!, {r0, r2, r3, r4, r9, fp, lr}^
    1fd4:	stmdavs	fp!, {r1, r3, r4, r5, r6, sl, lr}
    1fd8:			; <UNDEFINED> instruction: 0xf7ff6800
    1fdc:			; <UNDEFINED> instruction: 0x2001ecba
    1fe0:			; <UNDEFINED> instruction: 0xf82af006
    1fe4:	blmi	27bf3c <_zero_@@Base+0x25bc98>
    1fe8:	ldmdavs	r0!, {r1, r2, r5, r6, r7, fp, ip, lr}
    1fec:	ldc	7, cr15, [r6], #1020	; 0x3fc
    1ff0:	svclt	0x0000e784
    1ff4:	andeq	sp, r1, lr, lsr pc
    1ff8:	andeq	r0, r0, ip, ror #1
    1ffc:	muleq	r1, r2, r2
    2000:	strdeq	r0, [r0], -r8
    2004:	andeq	ip, r0, r2, lsr fp
    2008:	andeq	lr, r1, r0, ror r2
    200c:	andeq	r0, r0, r8, lsr #2
    2010:	andeq	lr, r1, ip, asr r2
    2014:	andeq	r0, r0, ip, lsl #2
    2018:	andeq	sl, r0, r4, lsl r1
    201c:	andeq	r8, r0, r2, lsl sl
    2020:	andeq	fp, r0, ip, ror pc
    2024:	strdeq	r8, [r0], -sl
    2028:	strdeq	r8, [r0], -r0
    202c:	andeq	r8, r0, r6, ror #19
    2030:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2034:	andeq	lr, r1, ip, asr #3
    2038:	andeq	r0, r0, r4, lsl #3
    203c:			; <UNDEFINED> instruction: 0x0001e1b6
    2040:	andeq	r0, r0, ip, lsr r1
    2044:	andeq	r0, r0, ip, asr #2
    2048:	andeq	r8, r0, ip, ror r9
    204c:	andcs	r4, r1, r6, lsl #22
    2050:	ldrbtmi	r4, [fp], #-2310	; 0xfffff6fa
    2054:	ldmdapl	r9, {r1, r2, r9, fp, lr}^
    2058:	ldmpl	fp, {r3, sp, lr}
    205c:	stmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}
    2060:	andcs	lr, r0, ip, lsr #14
    2064:	svclt	0x00004770
    2068:	andeq	sp, r1, lr, lsr #27
    206c:	andeq	r0, r0, r8, asr #3
    2070:	andeq	r0, r0, ip, lsr r1
    2074:			; <UNDEFINED> instruction: 0x4605b538
    2078:	bmi	294ca4 <_zero_@@Base+0x274a00>
    207c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2080:	teqlt	fp, fp, lsl r9
    2084:	ldmpl	r4, {r3, r8, r9, fp, lr}^
    2088:	andcs	r4, r0, #8, 22	; 0x2000
    208c:	ldrbtmi	r6, [fp], #-37	; 0xffffffdb
    2090:	ldflts	f7, [r8, #-104]!	; 0xffffff98
    2094:	ldmpl	r4, {r2, r8, r9, fp, lr}^
    2098:			; <UNDEFINED> instruction: 0xf7ff6820
    209c:	ldrb	lr, [r3, r0, ror #24]!
    20a0:	andeq	lr, r1, r4, ror #1
    20a4:	andeq	sp, r1, r2, lsl #27
    20a8:	andeq	r0, r0, r8, lsr #2
    20ac:	ldrdeq	lr, [r1], -r2
    20b0:	svcmi	0x00f0e92d
    20b4:	lfmpl	f7, 1, [ip, #-692]	; 0xfffffd4c
    20b8:	blhi	fe04043c <_zero_@@Base+0xfe020198>
    20bc:			; <UNDEFINED> instruction: 0xf8df2300
    20c0:	vldrge	d0, [r9, #-512]	; 0xfffffe00
    20c4:	strls	r4, [sp, #-1272]	; 0xfffffb08
    20c8:	strtmi	r9, [sl], ip, lsl #6
    20cc:	andvs	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    20d0:			; <UNDEFINED> instruction: 0xf8df46a9
    20d4:	svcge	0x007d0b70
    20d8:	blne	1b4045c <_zero_@@Base+0x1b201b8>
    20dc:	ldmdavs	r5!, {r2, r3, r4, r9, sl, lr}
    20e0:	andls	r4, r9, r8, ror r4
    20e4:	cdpeq	0, 0, cr15, cr1, cr15, {3}
    20e8:	bleq	184046c <_zero_@@Base+0x18201c8>
    20ec:			; <UNDEFINED> instruction: 0x26c89611
    20f0:	ldrpl	pc, [r4, #-2253]	; 0xfffff733
    20f4:	smlsdxls	sl, r8, r4, r4
    20f8:	andls	r4, lr, r5, asr r6
    20fc:	blcs	1440480 <_zero_@@Base+0x14201dc>
    2100:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    2104:	bleq	1340488 <_zero_@@Base+0x13201e4>
    2108:	bllt	134048c <_zero_@@Base+0x13201e8>
    210c:	ldrbtmi	r9, [r8], #-274	; 0xfffffeee
    2110:	ldrbtmi	r6, [fp], #11
    2114:			; <UNDEFINED> instruction: 0xf8589010
    2118:			; <UNDEFINED> instruction: 0xf8cd2002
    211c:			; <UNDEFINED> instruction: 0x46b0803c
    2120:	andcc	pc, r0, sl, lsr #17
    2124:			; <UNDEFINED> instruction: 0xf8c29207
    2128:	blls	27a130 <_zero_@@Base+0x259e8c>
    212c:	andsvs	pc, r4, r3, lsr r9	; <UNPREDICTABLE>
    2130:	svceq	0x0090f116
    2134:			; <UNDEFINED> instruction: 0xf00046b2
    2138:	blls	1e26ac <_zero_@@Base+0x1c2408>
    213c:	stcne	8, cr6, [r3], {24}
    2140:			; <UNDEFINED> instruction: 0x81aaf000
    2144:	vsub.i8	d18, d0, d0
    2148:			; <UNDEFINED> instruction: 0xf5b08189
    214c:	svclt	0x00c47f92
    2150:	beq	be570 <_zero_@@Base+0x9e2cc>
    2154:	stcle	3, cr2, [r7], {2}
    2158:	blcc	404dc <_zero_@@Base+0x20238>
    215c:	ldrmi	r4, [r8], #-1147	; 0xfffffb85
    2160:			; <UNDEFINED> instruction: 0x318cf890
    2164:	beq	fcd84 <_zero_@@Base+0xdcae0>
    2168:	svcvc	0x0034f5ba
    216c:	smlalbbhi	pc, r0, r0, r0	; <UNPREDICTABLE>
    2170:	bcs	ffb404f4 <_zero_@@Base+0xffb20250>
    2174:	bl	93364 <_zero_@@Base+0x730c0>
    2178:			; <UNDEFINED> instruction: 0xf9ba0a4a
    217c:	addsmi	r2, sl, #180, 4	; 0x4000000b
    2180:	teqhi	r6, r0, asr #32	; <UNPREDICTABLE>
    2184:	ldmdami	r4, {r1, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    2188:	strtmi	r2, [r3], -r0, lsl #24
    218c:	rsbmi	fp, r3, #220, 30	; 0x370
    2190:	stcle	3, cr9, [pc, #-32]	; 2178 <__assert_fail@plt+0x7ac>
    2194:	tstlt	sl, ip, lsl #20
    2198:	andls	r3, ip, #4096	; 0x1000
    219c:			; <UNDEFINED> instruction: 0xf06f9807
    21a0:			; <UNDEFINED> instruction: 0xf8df0101
    21a4:	andvs	r2, r1, r0, asr #21
    21a8:	strcc	r9, [r4, -pc, lsl #18]
    21ac:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    21b0:	sbc	r6, ip, sl, lsr r0
    21b4:	stmdbls	r8, {r1, r2, r3, r8, r9, fp, ip, pc}
    21b8:	mcrne	8, 4, r1, cr11, cr10, {2}
    21bc:	mrcge	8, 5, APSR_nzcv, cr12, cr2, {4}
    21c0:	andeq	pc, r1, #-2147483598	; 0x80000032
    21c4:	eorcs	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    21c8:	blcs	1ba69fc <_zero_@@Base+0x1b86758>
    21cc:	addshi	pc, r1, r0, lsl #4
    21d0:			; <UNDEFINED> instruction: 0xf013e8df
    21d4:	addeq	r0, pc, lr, lsl #13
    21d8:	cmneq	sp, sp, ror r1
    21dc:	addeq	r0, pc, r8, lsl #13
    21e0:	cmneq	r2, r1, lsl #13
    21e4:	addeq	r0, pc, pc, lsl #1
    21e8:	cmneq	r2, pc, lsl #1
    21ec:	addeq	r0, pc, pc, lsl #1
    21f0:	addeq	r0, pc, pc, lsl #1
    21f4:	addeq	r0, pc, pc, lsl #1
    21f8:			; <UNDEFINED> instruction: 0x0781067d
    21fc:	ldrteq	r0, [r2], r0, asr #13
    2200:	orreq	r0, r2, #179306496	; 0xab00000
    2204:	stmiaeq	r7, {r2, r3, r6, r7, fp}^
    2208:	orrseq	r0, r2, #2883584	; 0x2c0000
    220c:	ldrteq	r0, [ip], -lr, ror #12
    2210:	ldreq	r0, [r4, #1498]!	; 0x5da
    2214:	ldrteq	r0, [fp], #1251	; 0x4e3
    2218:	ldreq	r0, [r9], #1298	; 0x512
    221c:	strbeq	r0, [r2], #-1136	; 0xfffffb90
    2220:	ldrteq	r0, [r8], #-370	; 0xfffffe8e
    2224:	addeq	r0, pc, pc, lsl #1
    2228:	subseq	r0, r4, #143	; 0x8f
    222c:	addeq	r0, pc, sl, asr #4
    2230:	addeq	r0, pc, sp, lsl #4
    2234:	orrseq	r0, r4, r7, lsr #3
    2238:	orreq	r0, r4, r2, ror r1
    223c:	addeq	r0, pc, r2, ror r1	; <UNPREDICTABLE>
    2240:	orreq	r0, r0, r2, ror r1
    2244:	ldrbteq	r0, [r8], r0, lsl #3
    2248:	ldmdaeq	r0, {r1, r5, r6, fp}^
    224c:	ldmdaeq	r3!, {r1, r2, r3, r4, r5, fp}^
    2250:			; <UNDEFINED> instruction: 0x075e0772
    2254:	cmneq	r2, sl, asr #14
    2258:	streq	r0, [r8, pc, lsl #1]
    225c:	orrseq	r0, r8, #-1677721598	; 0x9c000002
    2260:	teqeq	ip, #68, 6	; 0x10000001
    2264:	cmneq	lr, #143	; 0x8f
    2268:	tsteq	r9, #111	; 0x6f
    226c:	adcseq	r0, sp, #224, 4
    2270:	rsbeq	r0, r3, #-268435448	; 0xf0000008
    2274:			; <UNDEFINED> instruction: 0x07f80878
    2278:	stmdaeq	sp!, {r0, r2, r6, r7, r8, r9, sl}
    227c:	ldmdaeq	ip, {r0, r1, r3, fp}
    2280:	stmiaeq	ip!, {r1, r3, r5, sl}^
    2284:			; <UNDEFINED> instruction: 0x072b0739
    2288:	ldmeq	sp!, {r1, r4, r8, r9, sl}^
    228c:	mvnseq	r0, #14811136	; 0xe20000
    2290:	strbeq	r0, [r4], lr, asr #7
    2294:	ldmdbeq	r8, {r1, r2, r5, r8, fp}
    2298:	ldreq	r0, [fp, r9, lsr #15]
    229c:			; <UNDEFINED> instruction: 0x070407b7
    22a0:	ldrheq	r0, [r2, #-135]!	; 0xffffff79
    22a4:	stmdaeq	pc!, {r0, r1, r2, r4, r7, r8, r9, sl}^	; <UNPREDICTABLE>
    22a8:	orreq	r0, ip, r6, ror #16
    22ac:	addeq	r0, pc, sp, lsr r4	; <UNPREDICTABLE>
    22b0:	ldmdavs	fp!, {r2, r5, r7, r9, sl}
    22b4:			; <UNDEFINED> instruction: 0xf101079c
    22b8:	smmlaeq	r8, fp, r2, r8
    22bc:	andshi	pc, r0, #1073741840	; 0x40000010
    22c0:			; <UNDEFINED> instruction: 0xf1010719
    22c4:			; <UNDEFINED> instruction: 0xf8df8207
    22c8:	ldrbtmi	r3, [fp], #-2464	; 0xfffff660
    22cc:	mrrcne	8, 1, r6, sl, cr11
    22d0:	andshi	pc, r6, #1
    22d4:	ldmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    22d8:	stmdals	pc, {r2, r3, r4, r8, sp}	; <UNPREDICTABLE>
    22dc:	ldmdavs	r2, {r1, r7, fp, ip, lr}
    22e0:	movwcs	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
    22e4:			; <UNDEFINED> instruction: 0xb123785b
    22e8:	stmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    22ec:			; <UNDEFINED> instruction: 0xf0054478
    22f0:			; <UNDEFINED> instruction: 0xf8dffbc5
    22f4:	blx	3cc8fc <_zero_@@Base+0x3ac658>
    22f8:	stmdbls	r8, {r1, r3, r7, r8, r9, ip, sp, lr, pc}
    22fc:	stmdals	fp, {r1, r3, r4, r5, r6, sl, lr}
    2300:	bl	fe95334c <_zero_@@Base+0xfe9330a8>
    2304:	bl	fe9c3818 <_zero_@@Base+0xfe9a3574>
    2308:	strmi	r0, [ip], -r3, lsl #7
    230c:	svcne	0x0030f891
    2310:	ldcne	0, cr6, [pc, #-352]	; 21b8 <__assert_fail@plt+0x7ec>
    2314:	teqeq	r5, #1073741864	; 0x40000028	; <UNPREDICTABLE>
    2318:			; <UNDEFINED> instruction: 0x0000f9b5
    231c:	ldmne	r1, {r0, r1, r3, r4, r6}^
    2320:	svcne	0x00a4f9b1
    2324:			; <UNDEFINED> instruction: 0xf5b14401
    2328:	andle	r7, r9, #52, 30	; 0xd0
    232c:	subeq	lr, r1, #2048	; 0x800
    2330:	adcsne	pc, r4, #2916352	; 0x2c8000
    2334:	svclt	0x00044281
    2338:	ldmdacc	r4, {r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    233c:	andle	r4, r6, ip, lsl r6
    2340:	ldmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2344:	ldrmi	r4, [r3], #-1146	; 0xfffffb86
    2348:	svccc	0x00ecf9b3
    234c:			; <UNDEFINED> instruction: 0xf108461c
    2350:	rsbhi	r4, fp, r0, lsl #4
    2354:	strcc	r3, [r2, #-2561]	; 0xfffff5ff
    2358:	bl	2424ac <_zero_@@Base+0x222208>
    235c:	addsmi	r0, r5, #805306368	; 0x30000000
    2360:	bl	fe977068 <_zero_@@Base+0xfe956dc4>
    2364:	vmax.s8	d16, d2, d9
    2368:	ldrmi	r7, [r0, #527]	; 0x20f
    236c:	strbteq	lr, [r6], -pc, asr #20
    2370:	streq	pc, [r1], -r6, lsl #2
    2374:	adchi	pc, r3, r0, lsl #4
    2378:	vcgt.s8	d19, d2, d2
    237c:	ldrmi	r7, [r8, #2064]	; 0x810
    2380:	andeq	pc, r6, pc, asr #32
    2384:	ldrmi	fp, [r8], r8, lsr #30
    2388:			; <UNDEFINED> instruction: 0xf008fb00
    238c:			; <UNDEFINED> instruction: 0xf7ff3003
    2390:	stmdacs	r0, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    2394:	addshi	pc, r3, r0
    2398:	bl	2574 <__assert_fail@plt+0xba8>
    239c:	adcseq	r0, r6, r8, asr #20
    23a0:	strtmi	r4, [sl], -r9, asr #12
    23a4:			; <UNDEFINED> instruction: 0xf7ff9008
    23a8:	stmdbls	sl, {r2, r5, r9, fp, sp, lr, pc}
    23ac:			; <UNDEFINED> instruction: 0x46504632
    23b0:	b	7c03b4 <_zero_@@Base+0x7a0110>
    23b4:	b	13e8ff0 <_zero_@@Base+0x13c8d4c>
    23b8:	ldrmi	r0, [r9, #1864]	; 0x748
    23bc:	andle	r9, r3, r8, lsl #22
    23c0:			; <UNDEFINED> instruction: 0xf7ff4648
    23c4:	blls	23cbd4 <_zero_@@Base+0x21c930>
    23c8:	stccc	15, cr3, [r2, #-8]
    23cc:	ldrmi	r1, [sp], #-2522	; 0xfffff626
    23d0:			; <UNDEFINED> instruction: 0xf1a64295
    23d4:	bl	283bec <_zero_@@Base+0x263948>
    23d8:			; <UNDEFINED> instruction: 0xf0810706
    23dc:			; <UNDEFINED> instruction: 0x46998052
    23e0:	eorge	pc, r8, sp, asr #17
    23e4:			; <UNDEFINED> instruction: 0xf47f2c02
    23e8:	strbmi	sl, [sl], r0, lsr #29
    23ec:	sub	r2, r1, r0, lsl #8
    23f0:	stmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    23f4:	ldrmi	r4, [ip], #-1147	; 0xfffffb85
    23f8:	ldclcc	8, cr15, [r4, #592]!	; 0x250
    23fc:	blcs	27024 <_zero_@@Base+0x6d80>
    2400:	mrcge	4, 6, APSR_nzcv, cr8, cr15, {3}
    2404:	blcs	2903c <_zero_@@Base+0x8d98>
    2408:	blls	33653c <_zero_@@Base+0x316298>
    240c:	tstle	r5, r3, lsl #22
    2410:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
    2414:			; <UNDEFINED> instruction: 0xdc252b00
    2418:	eorshi	pc, r7, r1
    241c:	and	r9, r6, r0, lsl sl
    2420:	eorle	r4, r5, sp, asr #10
    2424:	vstrcc.16	s30, [r2, #-106]	; 0xffffff96	; <UNPREDICTABLE>
    2428:			; <UNDEFINED> instruction: 0xf93b3f04
    242c:			; <UNDEFINED> instruction: 0xf1166013
    2430:	smlalsle	r0, r5, r0, pc	; <UNPREDICTABLE>
    2434:			; <UNDEFINED> instruction: 0xf5b63601
    2438:	rscsle	r7, r1, #52, 30	; 0xd0
    243c:	strbeq	lr, [r6], -r2, lsl #22
    2440:	adcscc	pc, r4, #2981888	; 0x2d8000
    2444:	mvnle	r2, r1, lsl #22
    2448:	ldmdacc	r4, {r1, r2, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    244c:	ldrmi	r2, [ip], -r0, lsl #22
    2450:	smlattcs	r3, r6, sp, sp
    2454:	stmdacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2458:	strt	r9, [r5], ip, lsl #2
    245c:	movwcs	r9, #2567	; 0xa07
    2460:	pkhbt	r6, r1, r3
    2464:			; <UNDEFINED> instruction: 0xf06f9a07
    2468:	andsvs	r0, r3, r1, lsl #6
    246c:	bfi	r9, r0, #20, #11
    2470:	strcs	r4, [r1], #-1706	; 0xfffff956
    2474:	ldrmi	r9, [sl, #2829]	; 0xb0d
    2478:	ldrbmi	sp, [r0], -r2
    247c:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2480:			; <UNDEFINED> instruction: 0x46209b11
    2484:	ldrcs	pc, [r4, #-2269]	; 0xfffff723
    2488:	addsmi	r6, sl, #1769472	; 0x1b0000
    248c:	cmnhi	r5, r1, asr #32	; <UNPREDICTABLE>
    2490:	lfmpl	f7, 1, [ip, #-52]	; 0xffffffcc
    2494:	svchi	0x00f0e8bd
    2498:	stc2l	0, cr15, [ip, #4]!
    249c:	andsvs	r9, r8, r7, lsl #22
    24a0:	bls	4bbde8 <_zero_@@Base+0x49bb44>
    24a4:			; <UNDEFINED> instruction: 0x07d8f8df
    24a8:	ldrbtmi	r6, [r8], #-2067	; 0xfffff7ed
    24ac:	andsvs	r3, r3, r1, lsl #6
    24b0:	blx	ff93e4cc <_zero_@@Base+0xff91e228>
    24b4:			; <UNDEFINED> instruction: 0xe7ba9a10
    24b8:	movwls	r2, #45824	; 0xb300
    24bc:			; <UNDEFINED> instruction: 0xf8dfe719
    24c0:	strbmi	r0, [sl], r4, asr #15
    24c4:	ldrbtmi	r2, [r8], #-1026	; 0xfffffbfe
    24c8:	blx	ff63e4e4 <_zero_@@Base+0xff61e240>
    24cc:			; <UNDEFINED> instruction: 0xf005e7d2
    24d0:			; <UNDEFINED> instruction: 0xe70efa9d
    24d4:	stccc	8, cr15, [r4], {87}	; 0x57
    24d8:	str	r9, [sl, -fp, lsl #6]
    24dc:	sbfxeq	pc, pc, #17, #9
    24e0:	movwls	r2, #45825	; 0xb301
    24e4:			; <UNDEFINED> instruction: 0xf0054478
    24e8:	smuad	r2, fp, fp
    24ec:			; <UNDEFINED> instruction: 0x079cf8df
    24f0:	movwls	r2, #45828	; 0xb304
    24f4:			; <UNDEFINED> instruction: 0xf0054478
    24f8:	usat	pc, #26, r3, lsl #22	; <UNPREDICTABLE>
    24fc:			; <UNDEFINED> instruction: 0x0790f8df
    2500:			; <UNDEFINED> instruction: 0xf0044478
    2504:			; <UNDEFINED> instruction: 0xf8dfff4f
    2508:	stcls	7, cr2, [pc], {140}	; 0x8c
    250c:	rscscc	pc, pc, pc, asr #32
    2510:			; <UNDEFINED> instruction: 0x3784f8df
    2514:	ldcne	8, cr15, [r0], #-348	; 0xfffffea4
    2518:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
    251c:	andsvs	r6, r1, r8, lsl r0
    2520:			; <UNDEFINED> instruction: 0xf857e6e7
    2524:	ldmdavs	r9!, {r2, r4, sl, fp, ip, sp}
    2528:			; <UNDEFINED> instruction: 0x2770f8df
    252c:			; <UNDEFINED> instruction: 0x4618461c
    2530:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
    2534:			; <UNDEFINED> instruction: 0xf0059217
    2538:	strtmi	pc, [r0], -r1, lsl #23
    253c:			; <UNDEFINED> instruction: 0xf0059413
    2540:			; <UNDEFINED> instruction: 0x9614f99b
    2544:	ldrtmi	r4, [r0], -r4, lsl #12
    2548:			; <UNDEFINED> instruction: 0xf996f005
    254c:			; <UNDEFINED> instruction: 0x46069415
    2550:			; <UNDEFINED> instruction: 0xf7ff4620
    2554:	ldrtmi	lr, [r4], -r0, asr #19
    2558:			; <UNDEFINED> instruction: 0x46309016
    255c:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2560:	ldrmi	r9, [r8], #-2838	; 0xfffff4ea
    2564:			; <UNDEFINED> instruction: 0xf005301e
    2568:	strdcs	pc, [r3, -r9]
    256c:	ldceq	8, cr15, [ip], {87}	; 0x57
    2570:	blx	ff43e58e <_zero_@@Base+0xff41e2ea>
    2574:			; <UNDEFINED> instruction: 0x9e0f9a17
    2578:	mvnscc	pc, #79	; 0x4f
    257c:			; <UNDEFINED> instruction: 0x1720f8df
    2580:			; <UNDEFINED> instruction: 0xf8df9216
    2584:	ldrbtmi	ip, [ip], #1824	; 0x720
    2588:			; <UNDEFINED> instruction: 0xf8df4686
    258c:			; <UNDEFINED> instruction: 0xf8c2071c
    2590:	ldmdapl	r1!, {sp, lr, pc}^
    2594:	strls	r5, [r3], #-2098	; 0xfffff7ce
    2598:			; <UNDEFINED> instruction: 0x46109c15
    259c:	andcs	r6, r1, #589824	; 0x90000
    25a0:	stmdavs	r0, {r0, r1, r2, r4, ip, pc}
    25a4:	vmlsgt.f16	s28, s1, s26	; <UNPREDICTABLE>
    25a8:			; <UNDEFINED> instruction: 0xf7ff9402
    25ac:	blls	5fcddc <_zero_@@Base+0x5dcb38>
    25b0:			; <UNDEFINED> instruction: 0xf0046818
    25b4:			; <UNDEFINED> instruction: 0xf8dffef7
    25b8:	ldcls	6, cr1, [r6], {180}	; 0xb4
    25bc:	ldceq	0, cr15, [ip], {79}	; 0x4f
    25c0:	ldmdapl	r1!, {r0, r1, r4, fp, ip, pc}^
    25c4:			; <UNDEFINED> instruction: 0xf8576823
    25c8:	stmdavs	r9, {r5, sl, fp, lr}
    25cc:	movwne	pc, #15116	; 0x3b0c	; <UNPREDICTABLE>
    25d0:			; <UNDEFINED> instruction: 0xf004705c
    25d4:	ldmdals	r4, {r0, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    25d8:	cdp2	0, 13, cr15, cr10, cr4, {0}
    25dc:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    25e0:	ldmpl	r3!, {r0, r8, sp}^
    25e4:	andsvs	r6, r9, sl, lsl r8
    25e8:	stccs	8, cr15, [r4], #-284	; 0xfffffee4
    25ec:			; <UNDEFINED> instruction: 0xf8dfe681
    25f0:	ldrbtmi	r0, [r8], #-1724	; 0xfffff944
    25f4:	blx	fe53e610 <_zero_@@Base+0xfe51e36c>
    25f8:			; <UNDEFINED> instruction: 0xf8df980f
    25fc:	andcs	r1, r1, #152, 12	; 0x9800000
    2600:			; <UNDEFINED> instruction: 0x369cf8df
    2604:	ssatgt	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    2608:			; <UNDEFINED> instruction: 0xf04f9314
    260c:	stmdapl	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    2610:			; <UNDEFINED> instruction: 0x169cf8df
    2614:	tstls	r5, r4, lsl r8
    2618:	bl	5c6a4 <_zero_@@Base+0x3c400>
    261c:			; <UNDEFINED> instruction: 0xf8c40e02
    2620:	stcls	0, cr14, [pc], {-0}
    2624:	tstls	r3, r9, lsr r0
    2628:	ldmdbls	r5, {r5, fp, ip, lr}
    262c:			; <UNDEFINED> instruction: 0x46209014
    2630:			; <UNDEFINED> instruction: 0xf8545840
    2634:			; <UNDEFINED> instruction: 0xf8df400c
    2638:			; <UNDEFINED> instruction: 0x4606c67c
    263c:			; <UNDEFINED> instruction: 0x96149814
    2640:	ldmdavs	r6!, {r2, r3, r4, r5, r6, r7, sl, lr}
    2644:	stmdavs	r0!, {r0, fp, sp, lr}
    2648:	mrcls	6, 0, r9, cr3, cr5, {0}
    264c:	andgt	pc, r0, sp, asr #17
    2650:	cfmsub32ls	mvax0, mvfx9, mvfx5, mvfx1
    2654:			; <UNDEFINED> instruction: 0xf7ff9602
    2658:	stmdavs	r0!, {r2, r4, r5, r7, r8, fp, sp, lr, pc}
    265c:	cdp2	0, 10, cr15, cr2, cr4, {0}
    2660:			; <UNDEFINED> instruction: 0x1613e9dd
    2664:			; <UNDEFINED> instruction: 0xe6446031
    2668:			; <UNDEFINED> instruction: 0x0718683b
    266c:	eorhi	pc, r1, r1, lsl #2
    2670:			; <UNDEFINED> instruction: 0x0644f8df
    2674:			; <UNDEFINED> instruction: 0xf0044478
    2678:			; <UNDEFINED> instruction: 0xe63afe95
    267c:			; <UNDEFINED> instruction: 0x063cf8df
    2680:			; <UNDEFINED> instruction: 0xf0044478
    2684:	ldmdavs	fp!, {r0, r1, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    2688:	tstls	r3, #24, 12	; 0x1800000
    268c:	cdp2	0, 8, cr15, cr10, cr4, {0}
    2690:			; <UNDEFINED> instruction: 0x46189b13
    2694:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2698:			; <UNDEFINED> instruction: 0xf8dfe62b
    269c:	ldrbtmi	r0, [r8], #-1572	; 0xfffff9dc
    26a0:	blx	fbe6bc <_zero_@@Base+0xf9e418>
    26a4:			; <UNDEFINED> instruction: 0xf8df9e0f
    26a8:			; <UNDEFINED> instruction: 0xf8df25ec
    26ac:			; <UNDEFINED> instruction: 0xf8df35f4
    26b0:	tstls	r3, #248, 10	; 0x3e000000
    26b4:	mvnscc	pc, #79	; 0x4f
    26b8:	andcs	r5, r1, #176, 16	; 0xb00000
    26bc:	stmdavs	r4, {r0, r1, r4, r8, fp, ip, pc}
    26c0:	vmlaeq.f64	d14, d2, d4
    26c4:	and	pc, r0, r0, asr #17
    26c8:			; <UNDEFINED> instruction: 0x46a6603c
    26cc:	andmi	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    26d0:			; <UNDEFINED> instruction: 0xf8df5870
    26d4:	stmdavs	r6!, {r4, r5, r6, r7, r8, sl, lr, pc}
    26d8:	stmdavs	r1, {r2, r3, r4, r5, r6, r7, sl, lr}
    26dc:	andls	r4, r1, r0, ror r6
    26e0:			; <UNDEFINED> instruction: 0xf8cd4630
    26e4:			; <UNDEFINED> instruction: 0xf7ffc000
    26e8:	stmdavs	r0!, {r2, r3, r5, r6, r8, fp, sp, lr, pc}
    26ec:	cdp2	0, 5, cr15, cr10, cr4, {0}
    26f0:			; <UNDEFINED> instruction: 0xf857e5ff
    26f4:	ldreq	r6, [r4, -ip, lsl #24]!
    26f8:	ldmdavs	fp!, {r1, sl, ip, lr, pc}
    26fc:	strle	r0, [r4, #-1816]	; 0xfffff8e8
    2700:	strbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    2704:			; <UNDEFINED> instruction: 0xf0054478
    2708:			; <UNDEFINED> instruction: 0xf8dff9b9
    270c:			; <UNDEFINED> instruction: 0xf04f1594
    2710:	stcls	3, cr3, [pc], {255}	; 0xff
    2714:			; <UNDEFINED> instruction: 0xf8df2201
    2718:	pkhbtmi	r0, ip, r0, lsl #11
    271c:	stc	8, cr15, [r8], {87}	; 0x57
    2720:	andne	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    2724:			; <UNDEFINED> instruction: 0xf8df5824
    2728:			; <UNDEFINED> instruction: 0xf8cdc5a4
    272c:	ldrbtmi	lr, [ip], #8
    2730:	stmdavs	r0!, {r0, r3, fp, sp, lr}
    2734:	vmlsgt.f16	s28, s1, s26	; <UNPREDICTABLE>
    2738:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    273c:			; <UNDEFINED> instruction: 0xf0046820
    2740:	ldmdavs	fp!, {r0, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    2744:			; <UNDEFINED> instruction: 0xf026431e
    2748:	movwls	r0, #45828	; 0xb304
    274c:			; <UNDEFINED> instruction: 0xf8dfe5d1
    2750:	ldrbtmi	r0, [r8], #-1408	; 0xfffffa80
    2754:			; <UNDEFINED> instruction: 0xf9e4f005
    2758:			; <UNDEFINED> instruction: 0xf8df9e0f
    275c:			; <UNDEFINED> instruction: 0xf8df2538
    2760:			; <UNDEFINED> instruction: 0xf8df3540
    2764:	tstls	r3, #68, 10	; 0x11000000
    2768:	mvnscc	pc, #79	; 0x4f
    276c:	andcs	r5, r1, #176, 16	; 0xb00000
    2770:	stmdavs	r4, {r0, r1, r4, r8, fp, ip, pc}
    2774:	vmlaeq.f64	d14, d2, d4
    2778:	and	pc, r0, r0, asr #17
    277c:			; <UNDEFINED> instruction: 0x46a6603c
    2780:			; <UNDEFINED> instruction: 0xf8565870
    2784:			; <UNDEFINED> instruction: 0xf8df400c
    2788:	stmdavs	r1, {r2, r3, r6, r8, sl, lr, pc}
    278c:	ldrbtmi	r4, [ip], #1648	; 0x670
    2790:	str	r6, [r4, r6, lsr #16]!
    2794:			; <UNDEFINED> instruction: 0x071e683b
    2798:	ldrhi	pc, [r1, r0, lsl #2]
    279c:			; <UNDEFINED> instruction: 0xf8df980f
    27a0:			; <UNDEFINED> instruction: 0xf8df1508
    27a4:			; <UNDEFINED> instruction: 0xf81734fc
    27a8:	stmdapl	r1, {r3, sl, fp, sp}^
    27ac:	tstls	r3, sp, lsr sl
    27b0:	stmiapl	r6, {r2, r3, r9, sl, lr}^
    27b4:	ldmdavs	r1!, {r3, fp, sp, lr}
    27b8:			; <UNDEFINED> instruction: 0xf8dfd00f
    27bc:			; <UNDEFINED> instruction: 0xf04fc51c
    27c0:	andls	r3, r1, #-67108861	; 0xfc000003
    27c4:	ldrbtmi	r2, [ip], #513	; 0x201
    27c8:	andgt	pc, r0, sp, asr #17
    27cc:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    27d0:			; <UNDEFINED> instruction: 0xf0046820
    27d4:	ldmdavs	r1!, {r0, r1, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    27d8:			; <UNDEFINED> instruction: 0xf8576820
    27dc:	blcs	11814 <_IO_stdin_used@@Base+0x70b0>
    27e0:	ldrhi	pc, [pc], r0, asr #5
    27e4:	ldrbtvs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    27e8:	movwls	r2, #4609	; 0x1201
    27ec:	mvnscc	pc, #79	; 0x4f
    27f0:			; <UNDEFINED> instruction: 0x9600447e
    27f4:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    27f8:	ldmdavs	r8, {r0, r1, r4, r8, r9, fp, ip, pc}
    27fc:	movwls	r2, #45824	; 0xb300
    2800:	ldc2l	0, cr15, [r0, #16]
    2804:	ldmdavc	fp!, {r0, r2, r4, r5, r6, r8, sl, sp, lr, pc}
    2808:			; <UNDEFINED> instruction: 0xf43f2b3d
    280c:	stmdals	pc, {r1, r4, r5, r6, r8, sl, fp, sp, pc}	; <UNPREDICTABLE>
    2810:	ldrne	pc, [r4], #2271	; 0x8df
    2814:	strcs	pc, [r8], #2271	; 0x8df
    2818:	stccc	8, cr15, [r4], {87}	; 0x57
    281c:	blcs	18928 <_IO_stdin_used@@Base+0xe1c4>
    2820:	stmpl	r2, {r0, r1, r4, r8, ip, pc}
    2824:	ldmdavs	r1, {r3, fp, sp, lr}
    2828:	ldrbhi	pc, [r4, -r0, asr #5]!	; <UNPREDICTABLE>
    282c:	ldrtgt	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2830:	movwls	r2, #4609	; 0x1201
    2834:	mvnscc	pc, #79	; 0x4f
    2838:			; <UNDEFINED> instruction: 0xf8cd44fc
    283c:			; <UNDEFINED> instruction: 0xf7ffc000
    2840:	blls	4fcb48 <_zero_@@Base+0x4dc8a4>
    2844:			; <UNDEFINED> instruction: 0xf0046818
    2848:	ldrb	pc, [r2, #-3501]	; 0xfffff253	; <UNPREDICTABLE>
    284c:	ldreq	pc, [r4], #2271	; 0x8df
    2850:	movwls	r2, #45840	; 0xb310
    2854:			; <UNDEFINED> instruction: 0xf0054478
    2858:	strb	pc, [sl, #-2403]	; 0xfffff69d	; <UNPREDICTABLE>
    285c:	tstcs	r1, pc, lsl #28
    2860:	ldrtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2864:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2868:	stceq	8, cr15, [r8], {87}	; 0x57
    286c:	ldmpl	r4!, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    2870:	stmdavs	r6!, {r0, r1, r3, r4, fp, sp, lr}
    2874:			; <UNDEFINED> instruction: 0xf005930b
    2878:			; <UNDEFINED> instruction: 0xf8dffa4d
    287c:			; <UNDEFINED> instruction: 0xf04fc46c
    2880:	andcs	r3, r1, #-67108861	; 0xfc000003
    2884:	ldrbtmi	r9, [ip], #2315	; 0x90b
    2888:	andgt	pc, r0, sp, asr #17
    288c:	stfeqd	f7, [r0], {192}	; 0xc0
    2890:			; <UNDEFINED> instruction: 0xf8cd4630
    2894:			; <UNDEFINED> instruction: 0xf7ffc004
    2898:	stmdavs	r0!, {r2, r4, r7, fp, sp, lr, pc}
    289c:	stc2	0, cr15, [r2, #16]
    28a0:	mrscs	r2, R9_usr
    28a4:	ldceq	8, cr15, [r0], {87}	; 0x57
    28a8:			; <UNDEFINED> instruction: 0xff7ef004
    28ac:	str	r9, [r0, #-11]!
    28b0:	ldrteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    28b4:			; <UNDEFINED> instruction: 0xf0044478
    28b8:			; <UNDEFINED> instruction: 0xf8dffd75
    28bc:	ldrbtmi	r3, [fp], #-1076	; 0xfffffbcc
    28c0:	movwcc	r6, #6171	; 0x181b
    28c4:	cfldrdge	mvd15, [r8, #508]!	; 0x1fc
    28c8:	strteq	pc, [r8], #-2271	; 0xfffff721
    28cc:	movwls	r2, #45824	; 0xb300
    28d0:			; <UNDEFINED> instruction: 0xf0054478
    28d4:	str	pc, [ip, #-2259]	; 0xfffff72d
    28d8:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    28dc:	ldmpl	r3, {r0, r1, r2, r3, r9, fp, ip, pc}^
    28e0:	ldrd	pc, [r0], -r3
    28e4:	svceq	0x0000f1be
    28e8:	strthi	pc, [r7], -r0, asr #32
    28ec:	streq	pc, [ip], #-2271	; 0xfffff721
    28f0:			; <UNDEFINED> instruction: 0xf0054478
    28f4:	ldrbt	pc, [ip], #2243	; 0x8c3	; <UNPREDICTABLE>
    28f8:	streq	pc, [r4], #-2271	; 0xfffff721
    28fc:			; <UNDEFINED> instruction: 0xf0044478
    2900:	ldrbt	pc, [r6], #3409	; 0xd51	; <UNPREDICTABLE>
    2904:			; <UNDEFINED> instruction: 0x07b3683e
    2908:	ldrhi	pc, [r5], r0, lsl #2
    290c:			; <UNDEFINED> instruction: 0xf1000736
    2910:	andcs	r8, r0, #140, 12	; 0x8c00000
    2914:	stceq	8, cr15, [r8], {87}	; 0x57
    2918:			; <UNDEFINED> instruction: 0xf0044611
    291c:	andls	pc, fp, r5, asr #30
    2920:	cdpls	4, 0, cr14, cr15, cr7, {7}
    2924:	blmi	ff78ad30 <_zero_@@Base+0xff76aa8c>
    2928:			; <UNDEFINED> instruction: 0xf8574adf
    292c:	ldmpl	r3!, {r3, sl, fp}^
    2930:	ldmdavs	fp, {r2, r4, r5, r7, fp, ip, lr}
    2934:	movwls	r6, #47142	; 0xb826
    2938:			; <UNDEFINED> instruction: 0xf9ecf005
    293c:	bicgt	pc, r4, #14614528	; 0xdf0000
    2940:	mvnscc	pc, #79	; 0x4f
    2944:	stmdbls	fp, {r0, r9, sp}
    2948:			; <UNDEFINED> instruction: 0xf8cd44fc
    294c:			; <UNDEFINED> instruction: 0xf1c0c000
    2950:	ldrtmi	r0, [r0], -r0, lsl #24
    2954:	andgt	pc, r4, sp, asr #17
    2958:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    295c:			; <UNDEFINED> instruction: 0xf0046820
    2960:	andcs	pc, r0, #2112	; 0x840
    2964:	tstcs	r1, r0, lsl r6
    2968:			; <UNDEFINED> instruction: 0xff1ef004
    296c:	strb	r9, [r0], #11
    2970:			; <UNDEFINED> instruction: 0x9c0f49cd
    2974:	ldmdavs	fp!, {r1, r3, r6, r7, r9, fp, lr}
    2978:	blcs	18b00 <_IO_stdin_used@@Base+0xe39c>
    297c:	stmiapl	r1!, {r0, r1, r4, ip, pc}
    2980:			; <UNDEFINED> instruction: 0xf8176800
    2984:	stmdavs	r9, {r2, sl, fp, sp}
    2988:	strbhi	pc, [r4, #704]!	; 0x2c0	; <UNPREDICTABLE>
    298c:			; <UNDEFINED> instruction: 0xf0002a2b
    2990:	bmi	ff76448c <_zero_@@Base+0xff7441e8>
    2994:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    2998:			; <UNDEFINED> instruction: 0xf04f3301
    299c:	andls	r3, r0, #-67108861	; 0xfc000003
    29a0:			; <UNDEFINED> instruction: 0xf7ff2201
    29a4:	blls	4fc9e4 <_zero_@@Base+0x4dc740>
    29a8:	movwcs	r6, #6168	; 0x1818
    29ac:			; <UNDEFINED> instruction: 0xf004930b
    29b0:	ldr	pc, [lr], #3321	; 0xcf9
    29b4:			; <UNDEFINED> instruction: 0xf8572102
    29b8:			; <UNDEFINED> instruction: 0xf0050c0c
    29bc:	bmi	feb01070 <_zero_@@Base+0xfeae0dcc>
    29c0:	tstcs	ip, #15, 28	; 0xf0
    29c4:	stcmi	8, cr15, [r4], {87}	; 0x57
    29c8:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
    29cc:	movwcs	pc, #2819	; 0xb03	; <UNPREDICTABLE>
    29d0:	ldmdavc	fp, {r2, r4, ip, pc}^
    29d4:	svclt	0x00142b00
    29d8:	movwcs	r2, #4872	; 0x1308
    29dc:	stccs	3, cr9, [r0], {11}
    29e0:	ldrbhi	pc, [r4]	; <UNPREDICTABLE>
    29e4:			; <UNDEFINED> instruction: 0xf0044620
    29e8:	andsls	pc, r5, sp, asr pc	; <UNPREDICTABLE>
    29ec:	svc	0x0072f7fe
    29f0:			; <UNDEFINED> instruction: 0xf0043014
    29f4:	bmi	feb428c8 <_zero_@@Base+0xfeb22624>
    29f8:			; <UNDEFINED> instruction: 0xf04f49a9
    29fc:			; <UNDEFINED> instruction: 0xf8df33ff
    2a00:	ldmpl	r2!, {r2, r3, r8, r9, lr, pc}
    2a04:	ldrbtmi	r5, [ip], #2161	; 0x871
    2a08:			; <UNDEFINED> instruction: 0x46109e15
    2a0c:	stmdavs	r9, {r0, r1, r4, r9, ip, pc}
    2a10:	stmdavs	r0, {r0, r9, sp}
    2a14:	cfmsub32ls	mvax0, mvfx9, mvfx4, mvfx2
    2a18:	strgt	lr, [r0], -sp, asr #19
    2a1c:	svc	0x00d0f7fe
    2a20:			; <UNDEFINED> instruction: 0xf0044620
    2a24:			; <UNDEFINED> instruction: 0xe70cfcb5
    2a28:	stcvs	8, cr15, [r8], {87}	; 0x57
    2a2c:	strle	r0, [r2], #-1841	; 0xfffff8cf
    2a30:			; <UNDEFINED> instruction: 0x071a683b
    2a34:	ldmmi	r6!, {r0, r1, r8, sl, ip, lr, pc}
    2a38:			; <UNDEFINED> instruction: 0xf0054478
    2a3c:	ldmmi	r5!, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
    2a40:			; <UNDEFINED> instruction: 0xe67c4478
    2a44:	ldrbtmi	r4, [r8], #-2228	; 0xfffff74c
    2a48:			; <UNDEFINED> instruction: 0xf86af005
    2a4c:	ldmmi	r3!, {r0, r4, r6, sl, sp, lr, pc}
    2a50:			; <UNDEFINED> instruction: 0xf0054478
    2a54:	strb	pc, [ip], #-2149	; 0xfffff79b	; <UNPREDICTABLE>
    2a58:			; <UNDEFINED> instruction: 0xf04f9e0f
    2a5c:	stmiami	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    2a60:			; <UNDEFINED> instruction: 0xf8df2201
    2a64:	stmibmi	lr!, {r2, r3, r4, r5, r9, sp, lr, pc}
    2a68:			; <UNDEFINED> instruction: 0x46305834
    2a6c:	eorsgt	pc, r8, #14614528	; 0xdf0000
    2a70:			; <UNDEFINED> instruction: 0xf8569114
    2a74:	ldrls	r1, [r3], #-14
    2a78:			; <UNDEFINED> instruction: 0xf8566824
    2a7c:	stmdavs	r9, {r2, r3, sp, lr}
    2a80:	cfldrsls	mvf9, [r4], {2}
    2a84:	addsgt	pc, ip, #14614528	; 0xdf0000
    2a88:	ldrbtmi	r5, [ip], #2304	; 0x900
    2a8c:	ldrls	r4, [r4], #-1540	; 0xfffff9fc
    2a90:	ldmdavs	r0!, {r2, r5, fp, sp, lr}
    2a94:	strgt	lr, [r0], #-2509	; 0xfffff633
    2a98:	svc	0x0092f7fe
    2a9c:			; <UNDEFINED> instruction: 0xf0046830
    2aa0:			; <UNDEFINED> instruction: 0xf857fc81
    2aa4:			; <UNDEFINED> instruction: 0xf8572c10
    2aa8:	ldcls	12, cr3, [r3], {28}
    2aac:	eorvs	r9, r2, r4, lsl r8
    2ab0:	ldr	r6, [lr], #-3
    2ab4:			; <UNDEFINED> instruction: 0x071c683b
    2ab8:	strbhi	pc, [r5, #256]!	; 0x100	; <UNPREDICTABLE>
    2abc:	andcs	r9, r1, #15, 28	; 0xf0
    2ac0:	eorsgt	pc, r4, #14614528	; 0xdf0000
    2ac4:	mvnscc	pc, #79	; 0x4f
    2ac8:	ldmdami	r2!, {r0, r2, r4, r5, r6, r8, fp, lr}^
    2acc:			; <UNDEFINED> instruction: 0xf8569114
    2ad0:	ldmdbls	r4, {r2, r3, sp, lr, pc}
    2ad4:	ldrsbgt	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
    2ad8:	ldrdmi	pc, [r0], -lr
    2adc:	ldmdapl	r4!, {r2, r3, r4, r5, sp, lr}
    2ae0:			; <UNDEFINED> instruction: 0xf8ce6820
    2ae4:	bl	2aec <__assert_fail@plt+0x1120>
    2ae8:			; <UNDEFINED> instruction: 0xf8c40e02
    2aec:	stcls	0, cr14, [pc], {-0}
    2af0:	stmdapl	r6!, {r0, r1, r4, ip, pc}^
    2af4:	andmi	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    2af8:	eorgt	pc, ip, #14614528	; 0xdf0000
    2afc:	ldmdavs	r1!, {r2, r3, r4, r5, r6, r7, sl, lr}
    2b00:	stmdavs	r6!, {r0, r1, r4, fp, ip, pc}
    2b04:	cfsh32ls	mvfx14, mvfx15, #-5
    2b08:			; <UNDEFINED> instruction: 0xf8df2201
    2b0c:			; <UNDEFINED> instruction: 0xf04fc214
    2b10:	stmdbmi	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    2b14:	tstls	r4, pc, asr r8
    2b18:	and	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    2b1c:			; <UNDEFINED> instruction: 0xf8df9914
    2b20:			; <UNDEFINED> instruction: 0xf8dec188
    2b24:	eorsvs	r4, ip, r0
    2b28:	stmdavs	r0!, {r2, r4, r5, fp, ip, lr}
    2b2c:	andeq	pc, r0, lr, asr #17
    2b30:	vmlaeq.f64	d14, d2, d0
    2b34:	and	pc, r0, r4, asr #17
    2b38:	andsls	r9, r3, pc, lsl #24
    2b3c:			; <UNDEFINED> instruction: 0xf8545866
    2b40:			; <UNDEFINED> instruction: 0xf8df400c
    2b44:	ldrbtmi	ip, [ip], #488	; 0x1e8
    2b48:			; <UNDEFINED> instruction: 0xf857e7d9
    2b4c:	ldreq	r3, [lr, -r4, lsl #24]
    2b50:	strhi	pc, [r1, #256]	; 0x100
    2b54:	andcs	r9, r1, #15, 28	; 0xf0
    2b58:	ldrsbgt	pc, [r4, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    2b5c:	mvnscc	pc, #79	; 0x4f
    2b60:	stmdami	ip, {r0, r1, r2, r3, r6, r8, fp, lr}^
    2b64:			; <UNDEFINED> instruction: 0xf8569114
    2b68:	ldmdbls	r4, {r2, r3, sp, lr, pc}
    2b6c:	teqgt	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    2b70:	ldrdmi	pc, [r0], -lr
    2b74:	stcmi	8, cr15, [r4], {71}	; 0x47
    2b78:	stmdavs	r0!, {r2, r4, r5, fp, ip, lr}
    2b7c:	andeq	pc, r0, lr, asr #17
    2b80:	vmlaeq.f64	d14, d2, d0
    2b84:	and	pc, r0, r4, asr #17
    2b88:	andsls	r9, r3, pc, lsl #24
    2b8c:			; <UNDEFINED> instruction: 0xf8545866
    2b90:			; <UNDEFINED> instruction: 0xf8df400c
    2b94:	ldrbtmi	ip, [ip], #412	; 0x19c
    2b98:	mcrls	7, 0, lr, cr15, cr1, {5}
    2b9c:	mvnscc	pc, #79	; 0x4f
    2ba0:	andcs	r4, r1, #5570560	; 0x550000
    2ba4:	ldrsbt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    2ba8:	ldmdapl	r4!, {r0, r2, r3, r4, r6, r8, fp, lr}
    2bac:			; <UNDEFINED> instruction: 0xf8df4630
    2bb0:	ldrshls	ip, [r4, -r8]
    2bb4:	andne	pc, lr, r6, asr r8	; <UNPREDICTABLE>
    2bb8:	stmdavs	r4!, {r0, r1, r4, sl, ip, pc}
    2bbc:	andvs	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    2bc0:	strls	r6, [r2], #-2057	; 0xfffff7f7
    2bc4:			; <UNDEFINED> instruction: 0xf8df9c14
    2bc8:	stmdbpl	r0, {r2, r3, r5, r6, r8, lr, pc}
    2bcc:			; <UNDEFINED> instruction: 0x460444fc
    2bd0:	stmdavs	r4!, {r2, r4, sl, ip, pc}
    2bd4:	stmib	sp, {r4, r5, fp, sp, lr}^
    2bd8:			; <UNDEFINED> instruction: 0xf7fec400
    2bdc:	ldmdavs	r0!, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    2be0:	blx	ff83ebfa <_zero_@@Base+0xff81e956>
    2be4:	ldccs	8, cr15, [r4], #-348	; 0xfffffea4
    2be8:	ldccc	8, cr15, [r4], {87}	; 0x57
    2bec:	ldmdals	r4, {r0, r1, r4, sl, fp, ip, pc}
    2bf0:	andvs	r6, r3, r2, lsr #32
    2bf4:	bllt	1f80bf8 <_zero_@@Base+0x1f60954>
    2bf8:			; <UNDEFINED> instruction: 0xf04f9e0f
    2bfc:			; <UNDEFINED> instruction: 0xf8df33ff
    2c00:	andcs	lr, r1, #176	; 0xb0
    2c04:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    2c08:			; <UNDEFINED> instruction: 0xf8564825
    2c0c:	ldmdapl	r0!, {r2, r3, lr}
    2c10:	andvs	pc, lr, r6, asr r8	; <UNPREDICTABLE>
    2c14:	stmdavs	r1, {r0, r1, r4, sl, ip, pc}
    2c18:	ldmdavs	r4!, {r5, fp, sp, lr}
    2c1c:			; <UNDEFINED> instruction: 0xc118f8df
    2c20:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    2c24:			; <UNDEFINED> instruction: 0xf7fec400
    2c28:	ldcls	14, cr14, [r3], {204}	; 0xcc
    2c2c:			; <UNDEFINED> instruction: 0xf0046820
    2c30:			; <UNDEFINED> instruction: 0xf857fbb9
    2c34:	eorsvs	r3, r3, r4, lsl ip
    2c38:	bllt	1700c3c <_zero_@@Base+0x16e0998>
    2c3c:	andeq	sp, r1, ip, lsr sp
    2c40:	andeq	r0, r0, r4, lsl r1
    2c44:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    2c48:	andeq	r0, r0, r8, ror #1
    2c4c:	andeq	r8, r0, r4, ror #17
    2c50:	andeq	r0, r0, r4, ror r1
    2c54:	andeq	r8, r0, sl, asr #17
    2c58:	andeq	r8, r0, r6, asr #17
    2c5c:	andeq	r8, r0, ip, ror r8
    2c60:	andeq	r8, r0, r4, ror #16
    2c64:	andeq	r0, r0, r8, ror #3
    2c68:	andeq	sp, r1, sl, asr #27
    2c6c:	andeq	r0, r0, ip, ror #2
    2c70:	andeq	r9, r0, r4, ror #19
    2c74:	ldrdeq	r8, [r0], -ip
    2c78:	muleq	r0, r4, r6
    2c7c:	andeq	r8, r0, r4, ror #11
    2c80:			; <UNDEFINED> instruction: 0x00009bbe
    2c84:			; <UNDEFINED> instruction: 0x00009bb2
    2c88:	andeq	r9, r0, r4, ror #13
    2c8c:	andeq	r9, r0, r4, lsr fp
    2c90:	andeq	r9, r0, r4, asr #13
    2c94:	andeq	r0, r0, r8, lsl r1
    2c98:	andeq	sp, r1, sl, ror fp
    2c9c:	andeq	sp, r1, r2, ror #22
    2ca0:	andeq	r0, r0, r8, lsl #2
    2ca4:	andeq	r9, r0, r2, lsr r6
    2ca8:	andeq	r0, r0, r0, asr r1
    2cac:	muleq	r0, lr, r5
    2cb0:	andeq	r0, r0, r4, asr #2
    2cb4:	andeq	r9, r0, ip, ror #10
    2cb8:	andeq	r9, r0, r8, lsl r5
    2cbc:	andeq	r9, r0, ip, ror #9
    2cc0:	andeq	r9, r0, sl, asr #13
    2cc4:	muleq	r0, ip, r6
    2cc8:	andeq	r9, r0, r0, asr #12
    2ccc:	andeq	r9, r0, lr, lsr #12
    2cd0:	ldrdeq	r9, [r0], -lr
    2cd4:	andeq	r9, r0, lr, lsr #11
    2cd8:	andeq	fp, r0, r6, lsr r0
    2cdc:	andeq	r9, r0, r8, lsr r5
    2ce0:	andeq	r9, r0, ip, ror #13
    2ce4:	andeq	r9, r0, ip, asr #7
    2ce8:	muleq	r0, r2, r3
    2cec:	muleq	r0, r4, sl
    2cf0:	ldrdeq	sp, [r1], -r6
    2cf4:	andeq	r9, r0, r4, ror r3
    2cf8:	andeq	r0, r0, r4, lsl #2
    2cfc:	andeq	r9, r0, r4, asr r1
    2d00:	andeq	fp, r0, r8, lsl r8
    2d04:	ldrdeq	r9, [r0], -r0
    2d08:	andeq	r9, r0, ip, lsl #11
    2d0c:	andeq	r9, r0, r6, ror #9
    2d10:	andeq	r9, r0, r4, lsl r4
    2d14:	andeq	r9, r0, r4, lsr #8
    2d18:	andeq	r9, r0, r6, lsl r1
    2d1c:	andeq	r9, r0, r8, ror #11
    2d20:	strdeq	r0, [r0], -ip
    2d24:	strheq	r9, [r0], -r2
    2d28:	andeq	r9, r0, r8, asr r0
    2d2c:	andeq	r9, r0, sl, rrx
    2d30:			; <UNDEFINED> instruction: 0x00008fbe
    2d34:	andeq	r8, r0, r0, ror pc
    2d38:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    2d3c:	stccc	8, cr15, [r4], {87}	; 0x57
    2d40:			; <UNDEFINED> instruction: 0xf1000799
    2d44:	ldreq	r8, [sl, -lr, lsr #9]
    2d48:	strthi	pc, [r3], #256	; 0x100
    2d4c:	ldrbeq	r9, [fp], pc, lsl #16
    2d50:	bne	b410d4 <_zero_@@Base+0xb20e30>
    2d54:	bcs	b410d8 <_zero_@@Base+0xb20e34>
    2d58:	tstls	r3, r1, asr #16
    2d5c:	stmdavs	r8, {r1, r7, fp, ip, lr}
    2d60:			; <UNDEFINED> instruction: 0xf8576811
    2d64:			; <UNDEFINED> instruction: 0xf1402c10
    2d68:			; <UNDEFINED> instruction: 0xf8df83f1
    2d6c:	ldrbtmi	ip, [ip], #2588	; 0xa1c
    2d70:			; <UNDEFINED> instruction: 0xf04f9202
    2d74:			; <UNDEFINED> instruction: 0xf85733ff
    2d78:			; <UNDEFINED> instruction: 0xf8cd2c1c
    2d7c:	andls	ip, r1, #0
    2d80:			; <UNDEFINED> instruction: 0xf7fe2201
    2d84:	ldrb	lr, [ip, #-3614]	; 0xfffff1e2
    2d88:	stcvs	8, cr15, [r4], {87}	; 0x57
    2d8c:			; <UNDEFINED> instruction: 0xf1000734
    2d90:	ldrbteq	r8, [r0], lr, ror #8
    2d94:	strbthi	pc, [r5], #-256	; 0xffffff00	; <UNPREDICTABLE>
    2d98:	andcs	r9, r1, #983040	; 0xf0000
    2d9c:	stmibne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2da0:	mvnscc	pc, #79	; 0x4f
    2da4:			; <UNDEFINED> instruction: 0xf8df9c0f
    2da8:	stmdapl	r1, {r3, r4, r6, r7, r8, fp, sp, lr, pc}^
    2dac:	stmibeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2db0:	ldmibvs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2db4:	andsls	r9, r5, fp, lsl #2
    2db8:	bl	1cde0 <_IO_stdin_used@@Base+0x1267c>
    2dbc:			; <UNDEFINED> instruction: 0xf8c10c02
    2dc0:			; <UNDEFINED> instruction: 0xf847c000
    2dc4:	andsls	r0, r4, r4, lsl #24
    2dc8:			; <UNDEFINED> instruction: 0xf8549915
    2dcc:	stmibpl	r6!, {r1, r2, r3}
    2dd0:	ldmdals	r4, {r0, r1, r4, ip, pc}
    2dd4:	andgt	pc, r1, r4, asr r8	; <UNPREDICTABLE>
    2dd8:	andls	r6, r1, r1, lsr r8
    2ddc:	ldrdmi	pc, [r0], -ip
    2de0:	ldmibgt	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2de4:	ldrbtmi	r9, [ip], #1026	; 0x402
    2de8:	stmdavs	r0!, {r0, r1, r4, sl, fp, ip, pc}
    2dec:	andgt	pc, r0, sp, asr #17
    2df0:	stcl	7, cr15, [r6, #1016]!	; 0x3f8
    2df4:	ldrls	r6, [r3], #-2080	; 0xfffff7e0
    2df8:	blx	ff53ee10 <_zero_@@Base+0xff51eb6c>
    2dfc:			; <UNDEFINED> instruction: 0xf04f6831
    2e00:	mcrls	3, 0, r3, cr15, cr15, {7}
    2e04:	ldmibeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2e08:			; <UNDEFINED> instruction: 0xf8df9a0b
    2e0c:	ldmdapl	r6!, {r4, r7, r8, fp, lr}
    2e10:	ldrdgt	pc, [r0], -r2
    2e14:	ldmdals	r3, {r2, r3, r4, r5, r6, sl, lr}
    2e18:	ldrls	r2, [r4], -r1, lsl #4
    2e1c:	vmlaeq.f64	d14, d2, d12
    2e20:	ldrls	r9, [r5], #-3595	; 0xfffff1f5
    2e24:			; <UNDEFINED> instruction: 0xf8cd6800
    2e28:			; <UNDEFINED> instruction: 0xf8c6c004
    2e2c:	cdpls	0, 1, cr14, cr5, cr0, {0}
    2e30:	cfmsub32ls	mvax0, mvfx9, mvfx4, mvfx0
    2e34:			; <UNDEFINED> instruction: 0xf8c66834
    2e38:	strls	ip, [fp], #-0
    2e3c:	stcl	7, cr15, [r0, #1016]	; 0x3f8
    2e40:	stmdavs	r0, {r0, r1, r4, fp, ip, pc}
    2e44:	blx	febbee5c <_zero_@@Base+0xfeb9ebb8>
    2e48:	blt	1500e4c <_zero_@@Base+0x14e0ba8>
    2e4c:	stccc	8, cr15, [r4], {87}	; 0x57
    2e50:			; <UNDEFINED> instruction: 0xf1000799
    2e54:	ldreq	r8, [sl, -r8, asr #7]
    2e58:			; <UNDEFINED> instruction: 0x83bef100
    2e5c:			; <UNDEFINED> instruction: 0xf14006de
    2e60:	cdpls	4, 0, cr8, cr15, cr12, {0}
    2e64:			; <UNDEFINED> instruction: 0xf8df2201
    2e68:			; <UNDEFINED> instruction: 0xf04f0924
    2e6c:			; <UNDEFINED> instruction: 0xf8df33ff
    2e70:			; <UNDEFINED> instruction: 0xf8df4914
    2e74:	ldmdapl	r1!, {r2, r3, r8, fp, lr, pc}
    2e78:	bl	1cea0 <_IO_stdin_used@@Base+0x1273c>
    2e7c:			; <UNDEFINED> instruction: 0xf8c10e02
    2e80:			; <UNDEFINED> instruction: 0xf847e000
    2e84:	ldmdbpl	r1!, {r2, sl, fp}
    2e88:	andvs	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    2e8c:	ldmdbgt	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2e90:	ldrd	pc, [r0], -r1
    2e94:	ldrbtmi	r6, [ip], #2100	; 0x834
    2e98:	ldrbtmi	r9, [r1], -r1
    2e9c:	andgt	pc, r0, sp, asr #17
    2ea0:			; <UNDEFINED> instruction: 0xf7fe4620
    2ea4:	ldmdavs	r0!, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}
    2ea8:	blx	1f3eec0 <_zero_@@Base+0x1f1ec1c>
    2eac:	blt	880eb0 <_zero_@@Base+0x860c0c>
    2eb0:			; <UNDEFINED> instruction: 0xf8df980f
    2eb4:			; <UNDEFINED> instruction: 0xf8df28dc
    2eb8:	stmpl	r2, {r2, r4, r6, r7, fp, ip, sp}
    2ebc:	eorsvs	r6, r9, r1, lsl r8
    2ec0:	stmdavs	fp, {r0, r6, r7, fp, ip, lr}
    2ec4:	andvs	r1, r8, r8, asr ip
    2ec8:			; <UNDEFINED> instruction: 0xf7ff6013
    2ecc:	ldmdavs	fp!, {r1, r4, r9, fp, ip, sp, pc}
    2ed0:			; <UNDEFINED> instruction: 0xf7ff930b
    2ed4:			; <UNDEFINED> instruction: 0xf8dfba0e
    2ed8:	ldrbtmi	r0, [r8], #-2252	; 0xfffff734
    2edc:	cdp2	0, 2, cr15, cr0, cr4, {0}
    2ee0:	blt	200ee4 <_zero_@@Base+0x1e0c40>
    2ee4:	stc2l	0, cr15, [r8, #-16]
    2ee8:	movwls	r2, #49920	; 0xc300
    2eec:	blt	80ef0 <_zero_@@Base+0x60c4c>
    2ef0:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2ef4:	ldmpl	r3, {r0, r1, r2, r3, r9, fp, ip, pc}^
    2ef8:	mcrcs	8, 0, r7, cr0, cr14, {0}
    2efc:	teqhi	r3, #0	; <UNPREDICTABLE>
    2f00:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2f04:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2f08:	blcs	27b3c <_zero_@@Base+0x7898>
    2f0c:	bge	ff540110 <_zero_@@Base+0xff51fe6c>
    2f10:			; <UNDEFINED> instruction: 0xf8a6f005
    2f14:			; <UNDEFINED> instruction: 0xf894f005
    2f18:	stmiblt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f1c:	ldmeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2f20:			; <UNDEFINED> instruction: 0xf0044478
    2f24:			; <UNDEFINED> instruction: 0xf7fffdfd
    2f28:			; <UNDEFINED> instruction: 0xf8dfb9e4
    2f2c:	movwcs	r0, #2184	; 0x888
    2f30:	ldrbtmi	r9, [r8], #-779	; 0xfffffcf5
    2f34:	bllt	fe980f38 <_zero_@@Base+0xfe960c94>
    2f38:			; <UNDEFINED> instruction: 0x079c683b
    2f3c:	movthi	pc, #20736	; 0x5100	; <UNPREDICTABLE>
    2f40:			; <UNDEFINED> instruction: 0xf14007d8
    2f44:			; <UNDEFINED> instruction: 0xf8df8313
    2f48:	ldrbtmi	r0, [r8], #-2160	; 0xfffff790
    2f4c:	blx	abef64 <_zero_@@Base+0xa9ecc0>
    2f50:	stmiblt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    2f54:	blx	fecbef6e <_zero_@@Base+0xfec9ecca>
    2f58:	stmiblt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f5c:			; <UNDEFINED> instruction: 0xf8df990f
    2f60:			; <UNDEFINED> instruction: 0xf8df2820
    2f64:			; <UNDEFINED> instruction: 0xf8573820
    2f68:	stmpl	sl, {r2, sl, fp, sp, lr}
    2f6c:	cdpcs	8, 0, cr5, cr0, cr9, {6}
    2f70:	andsls	r7, r3, #60, 16	; 0x3c0000
    2f74:	ldmdavs	r0, {r0, r1, r3, r8, ip, pc}
    2f78:	vmlal.s8	q11, d0, d9
    2f7c:			; <UNDEFINED> instruction: 0xf8df828a
    2f80:	andcs	ip, r1, #60, 16	; 0x3c0000
    2f84:	mvnscc	pc, #79	; 0x4f
    2f88:	ldrbtmi	r9, [ip], #1537	; 0x601
    2f8c:	andgt	pc, r0, sp, asr #17
    2f90:	ldc	7, cr15, [r6, #-1016]	; 0xfffffc08
    2f94:	ldmdavs	r8, {r0, r1, r4, r8, r9, fp, ip, pc}
    2f98:	blx	13efb0 <_zero_@@Base+0x11ed0c>
    2f9c:	bls	4e9bd0 <_zero_@@Base+0x4c992c>
    2fa0:	ldmdavs	r9, {r0, r1, r3, r5, sl, fp, sp}
    2fa4:	mvnscc	pc, #79	; 0x4f
    2fa8:			; <UNDEFINED> instruction: 0xf04f6810
    2fac:			; <UNDEFINED> instruction: 0xf0000201
    2fb0:			; <UNDEFINED> instruction: 0xf8df83bd
    2fb4:	strls	ip, [r1], -ip, lsl #16
    2fb8:			; <UNDEFINED> instruction: 0xf8cd44fc
    2fbc:			; <UNDEFINED> instruction: 0xf7fec000
    2fc0:	ldrbt	lr, [r0], #3328	; 0xd00
    2fc4:	tstcs	r0, r8, lsr r8
    2fc8:	cdp2	0, 10, cr15, cr4, cr4, {0}
    2fcc:	strmi	r2, [r1], -r0, lsl #4
    2fd0:			; <UNDEFINED> instruction: 0xf0044610
    2fd4:	andls	pc, fp, r9, ror #23
    2fd8:	stmiblt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fdc:	ldmdavs	r8!, {r8, sp}
    2fe0:	cdp2	0, 9, cr15, cr8, cr4, {0}
    2fe4:			; <UNDEFINED> instruction: 0xf7ff900b
    2fe8:			; <UNDEFINED> instruction: 0xf8dfb984
    2fec:	ldrbtmi	r0, [r8], #-2008	; 0xfffff828
    2ff0:			; <UNDEFINED> instruction: 0xf9d8f004
    2ff4:	ldmdblt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ff8:			; <UNDEFINED> instruction: 0xf8df980f
    2ffc:			; <UNDEFINED> instruction: 0xf8df1784
    3000:	ldmdavs	fp!, {r2, r7, r8, r9, sl, sp}
    3004:	blcs	19110 <_IO_stdin_used@@Base+0xe9ac>
    3008:	stmpl	r2, {r0, r1, r4, r8, ip, pc}
    300c:	ldmdavs	r1, {r3, fp, sp, lr}
    3010:	rsbhi	pc, r2, #192, 4
    3014:	sbfxvs	pc, pc, #17, #17
    3018:	movwls	r2, #4609	; 0x1201
    301c:	mvnscc	pc, #79	; 0x4f
    3020:			; <UNDEFINED> instruction: 0x9600447e
    3024:	stcl	7, cr15, [ip], {254}	; 0xfe
    3028:	ldmdavs	lr!, {r0, r2, r3, r4, r5, r7, sl, sp, lr, pc}
    302c:			; <UNDEFINED> instruction: 0xf1000732
    3030:			; <UNDEFINED> instruction: 0xf8df82a3
    3034:			; <UNDEFINED> instruction: 0xf0260798
    3038:	movwls	r0, #45828	; 0xb304
    303c:			; <UNDEFINED> instruction: 0xf0044478
    3040:			; <UNDEFINED> instruction: 0xf7fff9b1
    3044:			; <UNDEFINED> instruction: 0xf857b956
    3048:	ldreq	r6, [r0, -r8, lsl #24]!
    304c:	ldmdavs	fp!, {r1, sl, ip, lr, pc}
    3050:	strle	r0, [r4, #-1817]	; 0xfffff8e7
    3054:			; <UNDEFINED> instruction: 0x0778f8df
    3058:			; <UNDEFINED> instruction: 0xf0044478
    305c:			; <UNDEFINED> instruction: 0xf8dffd0f
    3060:	ldrbtmi	r0, [r8], #-1908	; 0xfffff88c
    3064:	bllt	1b01068 <_zero_@@Base+0x1ae0dc4>
    3068:			; <UNDEFINED> instruction: 0xf8572101
    306c:			; <UNDEFINED> instruction: 0xf8570c08
    3070:			; <UNDEFINED> instruction: 0xf0046c14
    3074:	andcs	pc, r1, #1264	; 0x4f0
    3078:	ldrtmi	r4, [r0], -r1, lsl #12
    307c:	blx	fe53f096 <_zero_@@Base+0xfe51edf2>
    3080:			; <UNDEFINED> instruction: 0xf8df900b
    3084:	ldrbtmi	r0, [r8], #-1876	; 0xfffff8ac
    3088:	stc2l	0, cr15, [sl, #-16]
    308c:	ldmdblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3090:			; <UNDEFINED> instruction: 0xf8572101
    3094:			; <UNDEFINED> instruction: 0xf8570c08
    3098:			; <UNDEFINED> instruction: 0xf0046c14
    309c:	andcs	pc, r1, #944	; 0x3b0
    30a0:	ldrtmi	r4, [r0], -r1, lsl #12
    30a4:	blx	fe03f0be <_zero_@@Base+0xfe01ee1a>
    30a8:			; <UNDEFINED> instruction: 0xf8df900b
    30ac:	ldrbtmi	r0, [r8], #-1840	; 0xfffff8d0
    30b0:	ldc2	0, cr15, [r6, #-16]!
    30b4:	ldmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30b8:	stceq	8, cr15, [r8], {87}	; 0x57
    30bc:			; <UNDEFINED> instruction: 0xf8572101
    30c0:			; <UNDEFINED> instruction: 0xf0046c10
    30c4:	andcs	pc, r0, #624	; 0x270
    30c8:	ldrtmi	r4, [r0], -r1, lsl #12
    30cc:	blx	1b3f0e6 <_zero_@@Base+0x1b1ee42>
    30d0:			; <UNDEFINED> instruction: 0xf7ff900b
    30d4:			; <UNDEFINED> instruction: 0xf8dfb90e
    30d8:	ldrbtmi	r0, [r8], #-1800	; 0xfffff8f8
    30dc:			; <UNDEFINED> instruction: 0xffdaf004
    30e0:	stmdblt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30e4:			; <UNDEFINED> instruction: 0x07b1683e
    30e8:	adcshi	pc, r0, #0, 2
    30ec:			; <UNDEFINED> instruction: 0xf1000732
    30f0:	andcs	r8, r0, #168, 4	; 0x8000000a
    30f4:			; <UNDEFINED> instruction: 0x46104611
    30f8:	blx	15bf112 <_zero_@@Base+0x159ee6e>
    30fc:			; <UNDEFINED> instruction: 0xf7ff900b
    3100:	movwcs	fp, #6392	; 0x18f8
    3104:			; <UNDEFINED> instruction: 0xf7ff930b
    3108:			; <UNDEFINED> instruction: 0xf8dfb8f4
    310c:	movwcs	r0, #5848	; 0x16d8
    3110:	ldrbtmi	r9, [r8], #-779	; 0xfffffcf5
    3114:	stc2	0, cr15, [r4, #-16]
    3118:			; <UNDEFINED> instruction: 0x06ccf8df
    311c:			; <UNDEFINED> instruction: 0xf0044478
    3120:			; <UNDEFINED> instruction: 0xf7fff941
    3124:			; <UNDEFINED> instruction: 0xf857b8e6
    3128:	ldreq	r3, [r9, -r4, lsl #24]
    312c:	subhi	pc, r8, #0, 2
    3130:	ssateq	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    3134:	movwls	r2, #45825	; 0xb301
    3138:			; <UNDEFINED> instruction: 0xf0044478
    313c:			; <UNDEFINED> instruction: 0xf7fff933
    3140:			; <UNDEFINED> instruction: 0xf8dfb8d8
    3144:	movwcs	r0, #5804	; 0x16ac
    3148:	ldrbtmi	r9, [r8], #-779	; 0xfffffcf5
    314c:	stc2l	0, cr15, [r8], #16
    3150:	ssateq	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    3154:			; <UNDEFINED> instruction: 0xf0044478
    3158:			; <UNDEFINED> instruction: 0xf7fff925
    315c:			; <UNDEFINED> instruction: 0xf857b8ca
    3160:	ldreq	r3, [lr, -r8, lsl #24]
    3164:	ldmdavs	fp!, {r1, sl, ip, lr, pc}
    3168:	strle	r0, [r4, #-1820]	; 0xfffff8e4
    316c:	pkhtbeq	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    3170:			; <UNDEFINED> instruction: 0xf0044478
    3174:			; <UNDEFINED> instruction: 0xf857fc83
    3178:	ldmdavc	r3!, {r2, sl, fp, sp, lr}
    317c:	blcs	751e08 <_zero_@@Base+0x731b64>
    3180:	msrhi	(UNDEF: 101), r0
    3184:			; <UNDEFINED> instruction: 0xf013e8df
    3188:	cmneq	r3, pc, ror #2
    318c:	cmneq	r3, r3, ror #2
    3190:	cmneq	r3, r3, ror #2
    3194:	cmneq	r3, r3, ror #2
    3198:	cmneq	r3, r3, ror #2
    319c:	cmneq	r3, r3, ror #2
    31a0:	cmneq	r3, r3, ror #2
    31a4:	cmneq	r3, r3, ror #2
    31a8:	cmneq	r3, r3, ror #2
    31ac:	cmneq	r3, r3, ror #2
    31b0:	cmneq	r3, r3, ror #2
    31b4:	cmneq	r3, r3, ror #2
    31b8:	cmneq	r3, r3, ror #2
    31bc:	cmneq	r4, r3, ror #2
    31c0:	cmpeq	sl, sl, ror #2
    31c4:			; <UNDEFINED> instruction: 0x0733683e
    31c8:	mvnshi	pc, r0, lsl #2
    31cc:			; <UNDEFINED> instruction: 0x062cf8df
    31d0:	movweq	pc, #16422	; 0x4026	; <UNPREDICTABLE>
    31d4:	ldrbtmi	r9, [r8], #-779	; 0xfffffcf5
    31d8:	stc2	0, cr15, [r2], #16
    31dc:			; <UNDEFINED> instruction: 0x0620f8df
    31e0:			; <UNDEFINED> instruction: 0xf0044478
    31e4:			; <UNDEFINED> instruction: 0xf7fff8df
    31e8:			; <UNDEFINED> instruction: 0xf857b884
    31ec:	ldreq	r6, [r2, -r8, lsl #24]!
    31f0:	ldmdavs	fp!, {r1, sl, ip, lr, pc}
    31f4:	strle	r0, [r4, #-1819]	; 0xfffff8e5
    31f8:			; <UNDEFINED> instruction: 0x0608f8df
    31fc:			; <UNDEFINED> instruction: 0xf0044478
    3200:			; <UNDEFINED> instruction: 0xf8dffc3d
    3204:	ldrbtmi	r0, [r8], #-1540	; 0xfffff9fc
    3208:	blt	fe68120c <_zero_@@Base+0xfe660f68>
    320c:	stcvs	8, cr15, [r8], {87}	; 0x57
    3210:	strle	r0, [r2], #-1844	; 0xfffff8cc
    3214:			; <UNDEFINED> instruction: 0x0718683b
    3218:			; <UNDEFINED> instruction: 0xf8dfd504
    321c:	ldrbtmi	r0, [r8], #-1520	; 0xfffffa10
    3220:	stc2	0, cr15, [ip], #-16
    3224:	strbeq	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    3228:			; <UNDEFINED> instruction: 0xf7ff4478
    322c:			; <UNDEFINED> instruction: 0xf857ba88
    3230:	ldreq	r6, [r0, -r8, lsl #24]!
    3234:	ldmdavs	fp!, {r1, sl, ip, lr, pc}
    3238:	strle	r0, [r4, #-1817]	; 0xfffff8e7
    323c:	ldrbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    3240:			; <UNDEFINED> instruction: 0xf0044478
    3244:			; <UNDEFINED> instruction: 0xf8dffc1b
    3248:	ldrbtmi	r0, [r8], #-1488	; 0xfffffa30
    324c:	blt	1e01250 <_zero_@@Base+0x1de0fac>
    3250:			; <UNDEFINED> instruction: 0xf8572101
    3254:			; <UNDEFINED> instruction: 0xf0040c08
    3258:	andcs	pc, r1, #5952	; 0x1740
    325c:	andcs	r4, r0, r1, lsl #12
    3260:	blx	fe8bf278 <_zero_@@Base+0xfe89efd4>
    3264:			; <UNDEFINED> instruction: 0xf8df900b
    3268:	ldrbtmi	r0, [r8], #-1460	; 0xfffffa4c
    326c:	mrrc2	0, 0, pc, r8, cr4	; <UNPREDICTABLE>
    3270:	ldmdalt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    3274:			; <UNDEFINED> instruction: 0xf8572101
    3278:			; <UNDEFINED> instruction: 0xf0040c08
    327c:	andcs	pc, r1, #4800	; 0x12c0
    3280:	andcs	r4, r0, r1, lsl #12
    3284:	blx	fe43f29c <_zero_@@Base+0xfe41eff8>
    3288:			; <UNDEFINED> instruction: 0xf8df900b
    328c:	ldrbtmi	r0, [r8], #-1428	; 0xfffffa6c
    3290:	mcrr2	0, 0, pc, r6, cr4	; <UNPREDICTABLE>
    3294:	stmdalt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3298:			; <UNDEFINED> instruction: 0xf8572101
    329c:	ldr	r0, [r3], r8, lsl #24
    32a0:	streq	pc, [r0, #2271]	; 0x8df
    32a4:	movwls	r2, #45827	; 0xb303
    32a8:			; <UNDEFINED> instruction: 0xf0044478
    32ac:			; <UNDEFINED> instruction: 0xf7fffc39
    32b0:	movwcs	fp, #10272	; 0x2820
    32b4:			; <UNDEFINED> instruction: 0xf7ff930b
    32b8:	tstcs	r0, ip, lsl r8
    32bc:			; <UNDEFINED> instruction: 0xf8576838
    32c0:	ldrbt	r6, [lr], r8, lsl #24
    32c4:	stccc	8, cr15, [ip], {87}	; 0x57
    32c8:	movwls	r0, #46873	; 0xb719
    32cc:	ldmdavs	fp!, {r1, sl, ip, lr, pc}
    32d0:	strle	r0, [r4, #-1818]	; 0xfffff8e6
    32d4:	ldrbeq	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    32d8:			; <UNDEFINED> instruction: 0xf0044478
    32dc:	stmdals	pc, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    32e0:	mvnscc	pc, #79	; 0x4f
    32e4:	strtcs	pc, [r4], #2271	; 0x8df
    32e8:	ldrne	pc, [r8], #2271	; 0x8df
    32ec:	ldrmi	pc, [r0], #2271	; 0x8df
    32f0:	andgt	pc, r2, r0, asr r8	; <UNPREDICTABLE>
    32f4:			; <UNDEFINED> instruction: 0xf8dc2201
    32f8:	bl	19b300 <_zero_@@Base+0x17b05c>
    32fc:			; <UNDEFINED> instruction: 0xf8cc0e02
    3300:	ldrls	lr, [r3], -r0
    3304:	ldmdbpl	r4!, {r1, r2, r9, sl, lr}
    3308:			; <UNDEFINED> instruction: 0xf8575841
    330c:	cdpls	12, 1, cr14, cr3, cr8, {0}
    3310:	ldrgt	pc, [r8, #-2271]	; 0xfffff721
    3314:	stmdavs	r0!, {r0, r3, fp, sp, lr}
    3318:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    331c:	strls	r6, [r4], -r2, lsl #28
    3320:	and	pc, r4, sp, asr #17
    3324:	andgt	pc, r0, sp, asr #17
    3328:	bl	12c1328 <_zero_@@Base+0x12a1084>
    332c:			; <UNDEFINED> instruction: 0xf0046820
    3330:	blls	30141c <_zero_@@Base+0x2e1178>
    3334:	teqmi	r3, #4063232	; 0x3e0000
    3338:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    333c:			; <UNDEFINED> instruction: 0xf7fe930b
    3340:			; <UNDEFINED> instruction: 0xf857bfd8
    3344:	ldreq	r6, [r2, -r4, lsl #24]!
    3348:	cmphi	r9, r0, lsl #2	; <UNPREDICTABLE>
    334c:			; <UNDEFINED> instruction: 0xf10007b3
    3350:	tstcs	r1, r1, asr r1
    3354:	stceq	8, cr15, [ip], {87}	; 0x57
    3358:	ldc2l	0, cr15, [ip], {4}
    335c:			; <UNDEFINED> instruction: 0xf7fe900b
    3360:	andcs	fp, r0, r8, asr #31
    3364:	cdp2	0, 6, cr15, cr8, cr4, {0}
    3368:	svclt	0x00c3f7fe
    336c:	strbeq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    3370:			; <UNDEFINED> instruction: 0xf0044478
    3374:			; <UNDEFINED> instruction: 0xf8dffbd5
    3378:	bls	3d0400 <_zero_@@Base+0x3b015c>
    337c:			; <UNDEFINED> instruction: 0xf8d358d3
    3380:			; <UNDEFINED> instruction: 0xf1bee000
    3384:			; <UNDEFINED> instruction: 0xf0400f00
    3388:			; <UNDEFINED> instruction: 0xf8df80b3
    338c:	ldrbtmi	r0, [r8], #-1192	; 0xfffffb58
    3390:	blx	1d3f3aa <_zero_@@Base+0x1d1f106>
    3394:	svclt	0x00adf7fe
    3398:	stcvs	8, cr15, [r4], {87}	; 0x57
    339c:			; <UNDEFINED> instruction: 0xf1000733
    33a0:			; <UNDEFINED> instruction: 0xf04680f0
    33a4:	movwls	r0, #45829	; 0xb305
    33a8:	svclt	0x00a3f7fe
    33ac:	stcvs	8, cr15, [r8], {87}	; 0x57
    33b0:	strle	r0, [r2], #-1843	; 0xfffff8cd
    33b4:			; <UNDEFINED> instruction: 0x071c683b
    33b8:			; <UNDEFINED> instruction: 0xf8dfd504
    33bc:	ldrbtmi	r0, [r8], #-1148	; 0xfffffb84
    33c0:	blx	173f3da <_zero_@@Base+0x171f136>
    33c4:	ldrbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    33c8:			; <UNDEFINED> instruction: 0xf7ff4478
    33cc:	ldmdavs	lr!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
    33d0:			; <UNDEFINED> instruction: 0xf7fe4630
    33d4:	stmdacs	r1, {r7, r9, fp, sp, lr, pc}
    33d8:	tsthi	r6, r0	; <UNPREDICTABLE>
    33dc:	strbteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    33e0:			; <UNDEFINED> instruction: 0xf0034478
    33e4:			; <UNDEFINED> instruction: 0x4630ffdf
    33e8:			; <UNDEFINED> instruction: 0xffdcf003
    33ec:	ldrbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    33f0:			; <UNDEFINED> instruction: 0xf0034478
    33f4:			; <UNDEFINED> instruction: 0x4630ffd7
    33f8:	movwls	r2, #45825	; 0xb301
    33fc:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3400:	svclt	0x0077f7fe
    3404:	stccc	8, cr15, [r4], {87}	; 0x57
    3408:			; <UNDEFINED> instruction: 0xf1000718
    340c:			; <UNDEFINED> instruction: 0xf8df8109
    3410:	movwcs	r0, #5176	; 0x1438
    3414:	ldrbtmi	r9, [r8], #-779	; 0xfffffcf5
    3418:			; <UNDEFINED> instruction: 0xffc4f003
    341c:	svclt	0x0069f7fe
    3420:	stccc	8, cr15, [r4], {87}	; 0x57
    3424:			; <UNDEFINED> instruction: 0xf100071c
    3428:			; <UNDEFINED> instruction: 0xf8df8150
    342c:	movwcs	r0, #5152	; 0x1420
    3430:	ldrbtmi	r9, [r8], #-779	; 0xfffffcf5
    3434:			; <UNDEFINED> instruction: 0xffb6f003
    3438:	svclt	0x005bf7fe
    343c:	blcs	f61610 <_zero_@@Base+0xf4136c>
    3440:	cmnhi	lr, r0	; <UNPREDICTABLE>
    3444:	streq	pc, [r8], #-2271	; 0xfffff721
    3448:			; <UNDEFINED> instruction: 0xf0034478
    344c:	ldrtmi	pc, [r0], -fp, lsr #31	; <UNPREDICTABLE>
    3450:	movwls	r2, #45827	; 0xb303
    3454:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3458:	svclt	0x004bf7fe
    345c:	ldrbtmi	r4, [r8], #-2301	; 0xfffff703
    3460:			; <UNDEFINED> instruction: 0xffa0f003
    3464:	ldmmi	ip!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    3468:			; <UNDEFINED> instruction: 0xf0034478
    346c:			; <UNDEFINED> instruction: 0xe7eeff9b
    3470:	blcs	f61644 <_zero_@@Base+0xf413a0>
    3474:	msrhi	SPSR_fc, r0
    3478:	ldrbtmi	r4, [r8], #-2296	; 0xfffff708
    347c:			; <UNDEFINED> instruction: 0xff92f003
    3480:	ldrmi	lr, [sl], r5, ror #15
    3484:			; <UNDEFINED> instruction: 0xf7fe2401
    3488:			; <UNDEFINED> instruction: 0x46cabff8
    348c:			; <UNDEFINED> instruction: 0xf7fe2401
    3490:	bmi	ffcf345c <_zero_@@Base+0xffcd31b8>
    3494:	mvnscc	pc, #79	; 0x4f
    3498:			; <UNDEFINED> instruction: 0x96014276
    349c:	andls	r4, r0, #2046820352	; 0x7a000000
    34a0:			; <UNDEFINED> instruction: 0xf7fe2201
    34a4:	blls	4fdee4 <_zero_@@Base+0x4ddc40>
    34a8:			; <UNDEFINED> instruction: 0xf0036818
    34ac:	blls	3032a0 <_zero_@@Base+0x2e2ffc>
    34b0:			; <UNDEFINED> instruction: 0x2c2b9a13
    34b4:			; <UNDEFINED> instruction: 0xf04f6819
    34b8:	ldmdavs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    34bc:	andeq	pc, r1, #79	; 0x4f
    34c0:	mrshi	pc, (UNDEF: 72)	; <UNPREDICTABLE>
    34c4:	orrsgt	pc, ip, #14614528	; 0xdf0000
    34c8:	ldrbtmi	r9, [ip], #1537	; 0x601
    34cc:	andgt	pc, r0, sp, asr #17
    34d0:	b	1dc14d0 <_zero_@@Base+0x1da122c>
    34d4:	blt	1a014d8 <_zero_@@Base+0x19e1234>
    34d8:	subsmi	r4, fp, #929792	; 0xe3000
    34dc:			; <UNDEFINED> instruction: 0xf04f9301
    34e0:	ldrbtmi	r3, [sl], #-1023	; 0xfffffc01
    34e4:	andcs	r9, r1, #0, 4
    34e8:	b	1ac14e8 <_zero_@@Base+0x1aa1244>
    34ec:	blt	17014f0 <_zero_@@Base+0x16e124c>
    34f0:	cmngt	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    34f4:	mvnscc	pc, #79	; 0x4f
    34f8:	andcs	r4, r1, #2654208	; 0x288000
    34fc:	ldrbtmi	r4, [ip], #2208	; 0x8a0
    3500:	strmi	r9, [ip], -pc, lsl #28
    3504:	ldmdapl	r6!, {r0, r4, r5, r8, fp, ip, lr}
    3508:	and	pc, r4, sp, asr #17
    350c:	ldmdavs	r0!, {r0, r3, fp, sp, lr}
    3510:	andgt	pc, r0, sp, asr #17
    3514:	b	1541514 <_zero_@@Base+0x1521270>
    3518:			; <UNDEFINED> instruction: 0xf0036830
    351c:			; <UNDEFINED> instruction: 0xf7feff43
    3520:	bmi	ff4f30c8 <_zero_@@Base+0xff4d2e24>
    3524:	movwls	r4, #4699	; 0x125b
    3528:	mvnscc	pc, #79	; 0x4f
    352c:	andls	r4, r0, #2046820352	; 0x7a000000
    3530:			; <UNDEFINED> instruction: 0xf7fe2201
    3534:			; <UNDEFINED> instruction: 0xf7ffea46
    3538:			; <UNDEFINED> instruction: 0xf8dfb95f
    353c:			; <UNDEFINED> instruction: 0xf04fc338
    3540:	ldmibmi	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    3544:	stmmi	lr, {r0, r9, sp}
    3548:			; <UNDEFINED> instruction: 0xe7d944fc
    354c:	msrgt	CPSR_f, #14614528	; 0xdf0000
    3550:	str	r4, [sp], #-1276	; 0xfffffb04
    3554:			; <UNDEFINED> instruction: 0xf1c32a2b
    3558:			; <UNDEFINED> instruction: 0xf0000300
    355c:	bmi	ff1e3978 <_zero_@@Base+0xff1c36d4>
    3560:			; <UNDEFINED> instruction: 0xf7ff447a
    3564:			; <UNDEFINED> instruction: 0x960bba18
    3568:	mcrlt	7, 6, pc, cr3, cr14, {7}	; <UNPREDICTABLE>
    356c:	ldrbtmi	r4, [r8], #-2244	; 0xfffff73c
    3570:			; <UNDEFINED> instruction: 0xff18f003
    3574:	mrclt	7, 5, APSR_nzcv, cr13, cr14, {7}
    3578:	ldrbtmi	r4, [r8], #-2242	; 0xfffff73e
    357c:	blx	1fbf594 <_zero_@@Base+0x1f9f2f0>
    3580:	stmiami	r1, {r0, r1, r2, r4, r6, r8, sl, sp, lr, pc}^
    3584:			; <UNDEFINED> instruction: 0xf0044478
    3588:	smusdx	sl, r9, sl
    358c:			; <UNDEFINED> instruction: 0xf04f9c0f
    3590:	ldmdbmi	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    3594:	ldmdami	sl!, {r0, r9, sp}^
    3598:	rscsgt	pc, r0, #14614528	; 0xdf0000
    359c:	stmdapl	r0!, {r0, r5, r6, fp, ip, lr}
    35a0:	cfldrsls	mvf4, [r4], {252}	; 0xfc
    35a4:	andsls	r6, r3, r9, lsl #16
    35a8:	stmib	sp, {fp, sp, lr}^
    35ac:			; <UNDEFINED> instruction: 0xf7fec400
    35b0:			; <UNDEFINED> instruction: 0xf7ffea08
    35b4:	ldmmi	r6!, {r1, r2, r6, r8, fp, ip, sp, pc}
    35b8:			; <UNDEFINED> instruction: 0xf0044478
    35bc:			; <UNDEFINED> instruction: 0xe605fa5f
    35c0:	ldrbtmi	r4, [r8], #-2228	; 0xfffff74c
    35c4:	blx	16bf5dc <_zero_@@Base+0x169f338>
    35c8:	ldmmi	r3!, {r1, r4, r5, r7, r8, sl, sp, lr, pc}
    35cc:	ldrbtmi	r9, [r8], #-787	; 0xfffffced
    35d0:	blx	fe9bf5e8 <_zero_@@Base+0xfe99f344>
    35d4:	ldrt	r9, [r3], #2835	; 0xb13
    35d8:	tstls	r3, #176, 16	; 0xb00000
    35dc:			; <UNDEFINED> instruction: 0xf0044478
    35e0:	blls	501f1c <_zero_@@Base+0x4e1c78>
    35e4:	stmiami	lr!, {r1, r3, r4, r5, sl, sp, lr, pc}
    35e8:	ldrbtmi	r9, [r8], #-787	; 0xfffffced
    35ec:	blx	fe63f604 <_zero_@@Base+0xfe61f360>
    35f0:	ldrt	r9, [r0], #-2835	; 0xfffff4ed
    35f4:	ldrbtmi	r4, [r8], #-2219	; 0xfffff755
    35f8:	blx	fe4bf610 <_zero_@@Base+0xfe49f36c>
    35fc:	stmiami	sl!, {r0, r3, r5, r7, r9, sl, sp, lr, pc}
    3600:			; <UNDEFINED> instruction: 0xf0044478
    3604:			; <UNDEFINED> instruction: 0xe6a1fa3b
    3608:	blcs	c216dc <_zero_@@Base+0xc01438>
    360c:	adcshi	pc, r0, r0
    3610:			; <UNDEFINED> instruction: 0xf47f2b31
    3614:	stmiami	r5!, {r0, r1, r5, r6, r7, r9, sl, fp, sp, pc}
    3618:			; <UNDEFINED> instruction: 0xf0034478
    361c:	strbt	pc, [sl], r3, asr #29	; <UNPREDICTABLE>
    3620:	ldrbtmi	r4, [r8], #-2211	; 0xfffff75d
    3624:	blx	abf63c <_zero_@@Base+0xa9f398>
    3628:	stmiami	r2!, {r0, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    362c:			; <UNDEFINED> instruction: 0xf0044478
    3630:			; <UNDEFINED> instruction: 0xf7fffa25
    3634:	stmiami	r0!, {r1, r2, r3, r5, r6, r8, fp, ip, sp, pc}
    3638:			; <UNDEFINED> instruction: 0xf0044478
    363c:			; <UNDEFINED> instruction: 0xf7fffa71
    3640:	ldmmi	lr, {r0, r2, r5, r6, r8, fp, ip, sp, pc}
    3644:			; <UNDEFINED> instruction: 0xf0044478
    3648:	ldrb	pc, [r2, #-2585]	; 0xfffff5e7	; <UNPREDICTABLE>
    364c:	ldrbtmi	r4, [r8], #-2204	; 0xfffff764
    3650:	blx	19bf668 <_zero_@@Base+0x199f3c4>
    3654:	ldmmi	fp, {r1, r3, r6, r8, sl, sp, lr, pc}
    3658:			; <UNDEFINED> instruction: 0xf0044478
    365c:			; <UNDEFINED> instruction: 0xf7fffa0f
    3660:	ldmmi	r9, {r0, r3, r4, r5, r6, r9, fp, ip, sp, pc}
    3664:			; <UNDEFINED> instruction: 0xf0034478
    3668:			; <UNDEFINED> instruction: 0xf7fffe9d
    366c:	ldmmi	r7, {r0, r2, r4, r7, r8, r9, fp, ip, sp, pc}
    3670:			; <UNDEFINED> instruction: 0xf0044478
    3674:			; <UNDEFINED> instruction: 0xf7fffa03
    3678:	ldmmi	r5, {r2, r3, r7, r8, r9, fp, ip, sp, pc}
    367c:			; <UNDEFINED> instruction: 0xf0034478
    3680:			; <UNDEFINED> instruction: 0xf7fffe91
    3684:	ldmmi	r3, {r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, pc}
    3688:			; <UNDEFINED> instruction: 0xf0044478
    368c:			; <UNDEFINED> instruction: 0xf7fff9f7
    3690:	ldmmi	r1, {r0, r2, r4, r9, fp, ip, sp, pc}
    3694:	ldrbtmi	r9, [r8], #-787	; 0xfffffced
    3698:			; <UNDEFINED> instruction: 0xf9f0f004
    369c:			; <UNDEFINED> instruction: 0xf7ff9b13
    36a0:	stmmi	lr, {r0, r2, r4, r6, r8, r9, fp, ip, sp, pc}
    36a4:	ldrbtmi	r9, [r8], #-787	; 0xfffffced
    36a8:	blx	ebf6c0 <_zero_@@Base+0xe9f41c>
    36ac:			; <UNDEFINED> instruction: 0xf7ff9b13
    36b0:	stmmi	fp, {r1, r3, r6, r8, r9, fp, ip, sp, pc}
    36b4:			; <UNDEFINED> instruction: 0xf0044478
    36b8:			; <UNDEFINED> instruction: 0xf7fef9e1
    36bc:	stmmi	r9, {r0, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    36c0:			; <UNDEFINED> instruction: 0xf0044478
    36c4:			; <UNDEFINED> instruction: 0xf7fff9db
    36c8:	stmmi	r7, {r0, r3, r5, r6, fp, ip, sp, pc}
    36cc:			; <UNDEFINED> instruction: 0xf0044478
    36d0:	ssat	pc, #11, r5, asr #19	; <UNPREDICTABLE>
    36d4:	ldrbtmi	r4, [r8], #-2181	; 0xfffff77b
    36d8:			; <UNDEFINED> instruction: 0xf9d0f004
    36dc:	ldcllt	7, cr15, [r3, #1016]!	; 0x3f8
    36e0:	tstls	r3, #8585216	; 0x830000
    36e4:			; <UNDEFINED> instruction: 0xf0044478
    36e8:	blls	501f5c <_zero_@@Base+0x4e1cb8>
    36ec:	stcllt	7, cr15, [r8, #1016]!	; 0x3f8
    36f0:	tstls	r3, #128, 16	; 0x800000
    36f4:			; <UNDEFINED> instruction: 0xf0044478
    36f8:	blls	501f4c <_zero_@@Base+0x4e1ca8>
    36fc:	ldcllt	7, cr15, [sp, #1016]	; 0x3f8
    3700:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
    3704:			; <UNDEFINED> instruction: 0xf9baf004
    3708:	ldcllt	7, cr15, [r3, #1016]!	; 0x3f8
    370c:	ldrbtmi	r4, [sl], #-2683	; 0xfffff585
    3710:	stmdblt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3714:	subsmi	r4, fp, #499712	; 0x7a000
    3718:			; <UNDEFINED> instruction: 0xf04f9301
    371c:	ldrbtmi	r3, [sl], #-1023	; 0xfffffc01
    3720:	andcs	r9, r1, #0, 4
    3724:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3728:	stmlt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    372c:	ldrsbgt	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
    3730:	ldrbtmi	r9, [ip], #1537	; 0x601
    3734:	andgt	pc, r0, sp, asr #17
    3738:	stmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    373c:	ldmdblt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3740:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
    3744:	cdp2	0, 2, cr15, cr14, cr3, {0}
    3748:	ldmdami	r0!, {r0, r7, r9, sl, sp, lr, pc}^
    374c:			; <UNDEFINED> instruction: 0xf0034478
    3750:	ldrbt	pc, [ip], -r9, lsr #28	; <UNPREDICTABLE>
    3754:			; <UNDEFINED> instruction: 0xc1b8f8df
    3758:	ldrbtmi	r9, [ip], #1537	; 0x601
    375c:	andgt	pc, r0, sp, asr #17
    3760:	stmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3764:	ldmdblt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    3768:	ldrbtmi	r4, [sl], #-2666	; 0xfffff596
    376c:	ldmdblt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3770:	ldrbtmi	r4, [r8], #-2153	; 0xfffff797
    3774:	cdp2	0, 1, cr15, cr6, cr3, {0}
    3778:			; <UNDEFINED> instruction: 0xf7fee63d
    377c:	svclt	0x0000e84c
    3780:	andeq	r0, r0, r0, asr r1
    3784:	andeq	r0, r0, r8, lsl #2
    3788:	andeq	r8, r0, lr, asr #27
    378c:	andeq	r0, r0, r8, lsl r1
    3790:	andeq	r0, r0, r4, lsl #2
    3794:	andeq	r8, r0, sl, lsl #26
    3798:	strdeq	r0, [r0], -ip
    379c:	muleq	r0, ip, sp
    37a0:	andeq	r8, r0, sl, lsl sp
    37a4:	andeq	r8, r0, r2, lsr fp
    37a8:	andeq	r0, r0, r4, lsr #3
    37ac:	andeq	r0, r0, r4, asr r1
    37b0:	andeq	r9, r0, r0, lsr r1
    37b4:	andeq	r8, r0, lr, lsl #22
    37b8:	strdeq	r8, [r0], -r2
    37bc:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    37c0:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    37c4:	andeq	sl, r0, sl, lsl #26
    37c8:	andeq	r8, r0, r4, lsl #30
    37cc:	andeq	r8, r0, r4, lsl #31
    37d0:	andeq	r8, r0, ip, lsr #28
    37d4:	andeq	r8, r0, sl, lsr lr
    37d8:	andeq	r8, r0, r2, asr fp
    37dc:	andeq	r8, r0, sl, lsr #22
    37e0:	andeq	r7, r0, lr, lsl #17
    37e4:	andeq	r8, r0, r2, lsr #29
    37e8:	andeq	r8, r0, r8, lsr #29
    37ec:	andeq	r8, r0, r8, ror lr
    37f0:	andeq	r8, r0, lr, ror lr
    37f4:	andeq	r8, r0, r4, lsl #29
    37f8:	andeq	r8, r0, r0, ror #24
    37fc:	andeq	r8, r0, sl, ror #23
    3800:	andeq	r8, r0, ip, ror #23
    3804:	andeq	r8, r0, r0, lsr #24
    3808:	andeq	sl, r0, sl, asr #19
    380c:	andeq	r8, r0, r6, lsl ip
    3810:	andeq	fp, r0, r0, ror #3
    3814:	andeq	r8, r0, r4, asr #23
    3818:	andeq	sl, r0, sl, asr #27
    381c:	andeq	r8, r0, lr, ror #18
    3820:	andeq	r8, r0, sl, asr #18
    3824:	andeq	r8, r0, ip, ror #26
    3828:	andeq	r8, r0, r4, lsr #21
    382c:	andeq	r8, r0, ip, ror sl
    3830:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    3834:	andeq	r8, r0, lr, ror #13
    3838:	andeq	r8, r0, sl, lsr #21
    383c:			; <UNDEFINED> instruction: 0x00008ab8
    3840:	andeq	r8, r0, r8, ror #21
    3844:	andeq	sl, r0, r4, ror #23
    3848:	andeq	r8, r0, sl, ror fp
    384c:	andeq	r8, r0, lr, lsr fp
    3850:			; <UNDEFINED> instruction: 0x000089b8
    3854:	muleq	r0, r2, r9
    3858:	andeq	r8, r0, ip, lsl #19
    385c:	andeq	r8, r0, lr, ror r9
    3860:	muleq	r0, r0, sl
    3864:	andeq	r8, r0, r2, ror sl
    3868:	ldrdeq	r8, [r0], -lr
    386c:	andeq	r8, r0, r2, ror #10
    3870:	strdeq	r8, [r0], -r4
    3874:	andeq	r8, r0, r8, lsl r5
    3878:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    387c:	andeq	r8, r0, r8, lsr #19
    3880:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    3884:	andeq	r8, r0, r6, lsr #18
    3888:	andeq	r8, r0, r8, asr #18
    388c:	andeq	r8, r0, r4, asr r9
    3890:	strdeq	r8, [r0], -r0
    3894:	ldrdeq	r8, [r0], -r2
    3898:	andeq	r8, r0, r2, asr r4
    389c:	ldrdeq	r8, [r0], -ip
    38a0:	andeq	r8, r0, sl, lsr #9
    38a4:	andeq	r8, r0, r6, lsl #20
    38a8:	ldrdeq	r8, [r0], -ip
    38ac:	andeq	sl, r0, r8, asr #30
    38b0:	andeq	r8, r0, r2, asr r9
    38b4:	ldrdeq	r8, [r0], -ip
    38b8:			; <UNDEFINED> instruction: 0x000085b8
    38bc:	andeq	r8, r0, r4, asr #11
    38c0:	andeq	r8, r0, r2, lsr #11
    38c4:			; <UNDEFINED> instruction: 0x000086b8
    38c8:	strdeq	sl, [r0], -ip
    38cc:	andeq	r8, r0, r4, ror #8
    38d0:	andeq	sl, r0, ip, asr #27
    38d4:	andeq	r8, r0, r8, lsl #13
    38d8:	andeq	r8, r0, sl, lsl #9
    38dc:	andeq	r8, r0, r6, asr r4
    38e0:			; <UNDEFINED> instruction: 0x000084bc
    38e4:	andeq	r8, r0, r0, asr #12
    38e8:	andeq	r8, r0, r8, lsl #17
    38ec:	ldrdeq	r8, [r0], -r6
    38f0:	andeq	r8, r0, r0, lsr #11
    38f4:	andeq	r8, r0, r0, ror r5
    38f8:	andeq	r8, r0, r2, asr #10
    38fc:	andeq	r8, r0, r6, lsl #16
    3900:	ldrdeq	r8, [r0], -sl
    3904:	andeq	r8, r0, r2, lsl r8
    3908:			; <UNDEFINED> instruction: 0x000086ba
    390c:	muleq	r0, ip, r1
    3910:	ldrdeq	r8, [r0], -sl
    3914:	muleq	r0, r2, r7
    3918:	ldrdeq	sl, [r0], -r6
    391c:	bmi	ad5dcc <_zero_@@Base+0xab5b28>
    3920:	blmi	ad4b0c <_zero_@@Base+0xab4868>
    3924:	svcmi	0x00f0e92d
    3928:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    392c:	ldmib	r3, {r0, r1, r7, ip, sp, pc}^
    3930:	ldmdavs	r7, {r8, fp}
    3934:	suble	r4, r4, #331350016	; 0x13c00000
    3938:			; <UNDEFINED> instruction: 0xa098f8df
    393c:	stceq	0, cr15, [r0], {79}	; 0x4f
    3940:			; <UNDEFINED> instruction: 0xb094f8df
    3944:			; <UNDEFINED> instruction: 0xf8d344fa
    3948:			; <UNDEFINED> instruction: 0xf8d38008
    394c:	ldrbtmi	lr, [fp], #12
    3950:	ldrbmi	r4, [r1], -r2, lsr #22
    3954:	movwls	r4, #5243	; 0x147b
    3958:			; <UNDEFINED> instruction: 0xf817463d
    395c:	strcs	r3, [r1], #-2817	; 0xfffff4ff
    3960:	bls	6fdb4 <_zero_@@Base+0x4fb10>
    3964:	eormi	pc, r3, r2, lsl r8	; <UNPREDICTABLE>
    3968:	bl	283a78 <_zero_@@Base+0x2637d4>
    396c:			; <UNDEFINED> instruction: 0xf9b30302
    3970:	blcs	10978 <_IO_stdin_used@@Base+0x6214>
    3974:	ssatmi	fp, #15, lr, lsl #30
    3978:			; <UNDEFINED> instruction: 0xf04f4680
    397c:	and	r0, r8, r1, lsl #24
    3980:			; <UNDEFINED> instruction: 0x0678f9b2
    3984:	svcvc	0x009ef5b0
    3988:	subeq	lr, r0, #323584	; 0x4f000
    398c:			; <UNDEFINED> instruction: 0xf895bfa8
    3990:	strmi	r4, [sl], #-2296	; 0xfffff708
    3994:	streq	lr, [r4, #2817]	; 0xb01
    3998:	ldmibcc	r4, {r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    399c:	subseq	r4, fp, r3, lsr #8
    39a0:			; <UNDEFINED> instruction: 0xf9b618ce
    39a4:	addmi	r6, r6, #84, 24	; 0x5400
    39a8:	ldrbmi	sp, [fp], #-490	; 0xfffffe16
    39ac:			; <UNDEFINED> instruction: 0xf9b345b9
    39b0:	bicsle	r0, r1, r0, lsr #32
    39b4:	svceq	0x0000f1bc
    39b8:	blmi	2779cc <_zero_@@Base+0x257728>
    39bc:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    39c0:	andlt	r8, r3, r2, lsl #28
    39c4:	svchi	0x00f0e8bd
    39c8:	andeq	ip, r1, r0, ror #9
    39cc:	andeq	r0, r0, r0, lsr r1
    39d0:	andeq	ip, r1, r0, asr #16
    39d4:	andeq	r8, r0, r8, asr #14
    39d8:	andeq	r9, r0, r6, lsr r8
    39dc:	andeq	r8, r0, r8, lsr r7
    39e0:	andeq	ip, r1, ip, lsr #15
    39e4:	tstcs	r1, r7, lsl #24
    39e8:	ldrbtmi	r4, [ip], #-3335	; 0xfffff2f9
    39ec:	strlt	r4, [r8, #-2567]	; 0xfffff5f9
    39f0:	strtmi	r4, [r0], -r3, lsl #12
    39f4:	stmdbpl	r0, {r1, r3, r4, r5, r6, sl, lr}^
    39f8:			; <UNDEFINED> instruction: 0xf7fd6800
    39fc:	andcs	lr, r2, sl, lsr #31
    3a00:	svc	0x0062f7fd
    3a04:	andeq	ip, r1, r6, lsl r4
    3a08:	andeq	r0, r0, ip, asr #2
    3a0c:	andeq	r9, r0, r4, ror ip
    3a10:	cfldr32mi	mvfx11, [r4], {112}	; 0x70
    3a14:	stmdbvs	r6!, {r2, r3, r4, r5, r6, sl, lr}
    3a18:	ldmib	r4, {r1, r2, r3, r5, r7, r8, ip, sp, pc}^
    3a1c:	cdpne	2, 6, cr5, cr9, cr5, {0}
    3a20:	stmdble	r0, {r0, r4, r7, r9, lr}
    3a24:	strcc	fp, [r8, #-3440]	; 0xfffff290
    3a28:	adceq	r4, lr, r0, lsr r6
    3a2c:			; <UNDEFINED> instruction: 0xf7fd4631
    3a30:	strdvs	lr, [r0, -sl]!
    3a34:	absccd	f3, #0.0
    3a38:	ldrtmi	r2, [r0], #-544	; 0xfffffde0
    3a3c:			; <UNDEFINED> instruction: 0xf7fd2100
    3a40:	cmnvs	r5, r4, ror #30
    3a44:	tstcs	r1, r0, ror sp
    3a48:			; <UNDEFINED> instruction: 0xf7fd2004
    3a4c:	smlawbvs	r0, r4, lr, lr
    3a50:	movwcs	fp, #4376	; 0x1118
    3a54:	cmnvs	r3, r6, lsr #3
    3a58:	stmdami	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    3a5c:			; <UNDEFINED> instruction: 0xf7ff4478
    3a60:	svclt	0x0000ffc1
    3a64:	andeq	ip, r1, r4, asr r7
    3a68:	andeq	r9, r0, r0, lsl ip
    3a6c:			; <UNDEFINED> instruction: 0x4604b5f8
    3a70:			; <UNDEFINED> instruction: 0xffcef7ff
    3a74:	ldmdami	r6, {r0, r2, r4, r8, r9, fp, lr}
    3a78:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    3a7c:	movwlt	r6, #10522	; 0x291a
    3a80:			; <UNDEFINED> instruction: 0xf8526999
    3a84:	bl	9bb10 <_zero_@@Base+0x7b86c>
    3a88:	adcmi	r0, r6, #541065216	; 0x20400000
    3a8c:	teqlt	lr, r8, lsl r0
    3a90:	svcvc	0x001f685e
    3a94:			; <UNDEFINED> instruction: 0xf8527037
    3a98:	bvs	6cbb24 <_zero_@@Base+0x6ab880>
    3a9c:			; <UNDEFINED> instruction: 0x61136096
    3aa0:	strcs	r4, [r1], -ip, lsl #22
    3aa4:	stmdbvs	r7!, {r1, r5, r7, fp, sp, lr}
    3aa8:	stmdbmi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3aac:	subsvs	r6, sl, ip, lsr #32
    3ab0:	stmdavs	r4!, {r0, r1, r2, r3, r4, r9, sp, lr}
    3ab4:	stmib	r3, {r0, r6, fp, ip, lr}^
    3ab8:	andvs	r4, sl, r9, lsl #12
    3abc:			; <UNDEFINED> instruction: 0x771a7812
    3ac0:	stccs	13, cr11, [r0], {248}	; 0xf8
    3ac4:	ldmibvs	sp, {r2, r3, r4, r5, r6, r7, ip, lr, pc}
    3ac8:	strb	r0, [r9, sp, lsr #1]!
    3acc:	strdeq	ip, [r1], -r0
    3ad0:	andeq	ip, r1, r6, lsl #7
    3ad4:	andeq	ip, r1, r0, asr #13
    3ad8:	andeq	r0, r0, r0, lsr r1
    3adc:	bmi	3f0264 <_zero_@@Base+0x3cffc0>
    3ae0:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    3ae4:	teqlt	fp, r3, lsl r9
    3ae8:			; <UNDEFINED> instruction: 0xf8536992
    3aec:	addmi	r1, r8, #34	; 0x22
    3af0:	tstcs	r0, r4, lsl #30
    3af4:	eorne	pc, r2, r3, asr #16
    3af8:	strmi	r6, [r4], -r3, asr #18
    3afc:	strtmi	fp, [r0], -r3, lsr #18
    3b00:			; <UNDEFINED> instruction: 0x4010e8bd
    3b04:	mrclt	7, 2, APSR_nzcv, cr14, cr13, {7}
    3b08:			; <UNDEFINED> instruction: 0xf7fd6840
    3b0c:			; <UNDEFINED> instruction: 0x4620ee5e
    3b10:			; <UNDEFINED> instruction: 0x4010e8bd
    3b14:	mrclt	7, 2, APSR_nzcv, cr6, cr13, {7}
    3b18:	svclt	0x00004770
    3b1c:	andeq	ip, r1, r6, lsl #13
    3b20:	cfldrsmi	mvf11, [r2], {112}	; 0x70
    3b24:	orrslt	r4, r8, ip, ror r4
    3b28:	movwcs	r6, #2113	; 0x841
    3b2c:			; <UNDEFINED> instruction: 0x26014a10
    3b30:	andvc	r6, fp, r3, lsl #2
    3b34:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}^
    3b38:	subvc	r6, fp, r5, lsl r9
    3b3c:	sbcvs	r6, r3, #4259840	; 0x410000
    3b40:	addvs	r6, r1, r6, asr #3
    3b44:	ldmibvs	r3, {r0, r2, r5, r8, ip, sp, pc}
    3b48:	eorcc	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    3b4c:	mulle	r1, r8, r2
    3b50:			; <UNDEFINED> instruction: 0x4770bc70
    3b54:	blmi	1ddf70 <_zero_@@Base+0x1bdccc>
    3b58:	andsvs	r6, r5, #0, 16
    3b5c:	stmiapl	r3!, {r0, r4, r6, sp, lr}^
    3b60:	andsvs	r6, r9, r0, asr r2
    3b64:	ldrvc	r7, [r3, -fp, lsl #16]
    3b68:			; <UNDEFINED> instruction: 0x4770bc70
    3b6c:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    3b70:	andeq	ip, r1, r4, lsr r6
    3b74:	andeq	r0, r0, r0, lsr r1
    3b78:			; <UNDEFINED> instruction: 0x4604b5f8
    3b7c:			; <UNDEFINED> instruction: 0xf7fd460d
    3b80:			; <UNDEFINED> instruction: 0x4606eeb6
    3b84:	ldmdavs	r7!, {r5, r9, sl, lr}
    3b88:			; <UNDEFINED> instruction: 0xffcaf7ff
    3b8c:	movwcs	r4, #6670	; 0x1a0e
    3b90:	ldrbtmi	r6, [sl], #-675	; 0xfffffd5d
    3b94:	ldmdbvs	r3, {r0, r2, r5, sp, lr}
    3b98:	ldmibvs	r2, {r0, r1, r5, r8, ip, sp, pc}
    3b9c:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    3ba0:	mulle	r3, ip, r2
    3ba4:	movwcs	r2, #513	; 0x201
    3ba8:	movwcs	lr, #35268	; 0x89c4
    3bac:	strtmi	fp, [r8], -r5, asr #2
    3bb0:	mcr	7, 6, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    3bb4:	mrc	7, 7, APSR_nzcv, cr2, cr13, {7}
    3bb8:	svclt	0x00d42800
    3bbc:	strcs	r2, [r1, #-1280]	; 0xfffffb00
    3bc0:	eorsvs	r6, r7, r5, lsr #3
    3bc4:	svclt	0x0000bdf8
    3bc8:	ldrdeq	ip, [r1], -r6
    3bcc:			; <UNDEFINED> instruction: 0x4606b570
    3bd0:			; <UNDEFINED> instruction: 0x460d2030
    3bd4:	mrc	7, 2, APSR_nzcv, cr4, cr13, {7}
    3bd8:			; <UNDEFINED> instruction: 0x4604b170
    3bdc:	stcne	0, cr6, [r8], #788	; 0x314
    3be0:	mcr	7, 2, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3be4:	teqlt	r8, r0, rrx
    3be8:	strtmi	r2, [r0], -r1, lsl #6
    3bec:	cmnvs	r3, r1, lsr r6
    3bf0:			; <UNDEFINED> instruction: 0xffc2f7ff
    3bf4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    3bf8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    3bfc:	mrc2	7, 7, pc, cr2, cr15, {7}
    3c00:	andeq	r9, r0, r6, lsr #21
    3c04:	push	{r1, r3, r4, r9, fp, lr}
    3c08:	ldrbtmi	r4, [sl], #-496	; 0xfffffe10
    3c0c:			; <UNDEFINED> instruction: 0x46064d19
    3c10:	ldrbtmi	r6, [sp], #-2323	; 0xfffff6ed
    3c14:	ldmibvs	r4, {r0, r1, r6, r7, r8, ip, sp, pc}
    3c18:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    3c1c:	streq	lr, [r4], #2819	; 0xb03
    3c20:			; <UNDEFINED> instruction: 0x4631b190
    3c24:			; <UNDEFINED> instruction: 0xffa8f7ff
    3c28:	blmi	4ddcb0 <_zero_@@Base+0x4bda0c>
    3c2c:	stmvs	r2, {r0, r1, r4, r8, fp, lr}
    3c30:	stmdbvs	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
    3c34:	subsvs	r6, sl, r0, lsl #16
    3c38:	stmdapl	r9!, {r2, r3, r4, r9, sp, lr}^
    3c3c:	andvs	r6, sl, r8, asr r2
    3c40:			; <UNDEFINED> instruction: 0x771a7812
    3c44:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3c48:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    3c4c:			; <UNDEFINED> instruction: 0xf44f4b0c
    3c50:	ldrbtmi	r4, [fp], #-384	; 0xfffffe80
    3c54:	ldmdbvs	pc, {r3, r4, r6, r9, fp, sp, lr}	; <UNPREDICTABLE>
    3c58:			; <UNDEFINED> instruction: 0x8018f8d3
    3c5c:			; <UNDEFINED> instruction: 0xffb6f7ff
    3c60:	bl	1cf868 <_zero_@@Base+0x1af5c4>
    3c64:			; <UNDEFINED> instruction: 0xf8470488
    3c68:	svclt	0x00080028
    3c6c:	ldrb	r2, [r8, r0]
    3c70:	andeq	ip, r1, lr, asr r5
    3c74:	andeq	ip, r1, lr, ror #3
    3c78:	andeq	ip, r1, r8, lsr r5
    3c7c:	andeq	r0, r0, r0, lsr r1
    3c80:	andeq	ip, r1, r6, lsl r5
    3c84:	push	{r0, r1, r2, r4, r5, r7, fp, lr}
    3c88:	ldrbtmi	r4, [r8], #-4080	; 0xfffff010
    3c8c:	sbcsls	pc, r8, #14614528	; 0xdf0000
    3c90:	stmdbvs	r5, {r0, r1, r7, ip, sp, pc}
    3c94:	ldrbtmi	r6, [r9], #2434	; 0x982
    3c98:	bvs	d6370 <_zero_@@Base+0xb60cc>
    3c9c:	ldrdgt	pc, [r4], -r0
    3ca0:	streq	lr, [r2], #2821	; 0xb05
    3ca4:	andvc	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    3ca8:			; <UNDEFINED> instruction: 0xf8551c5e
    3cac:	strls	r1, [r1, -r2, lsr #32]
    3cb0:	ldmdavs	fp!, {r3, r6, fp, sp, lr}
    3cb4:	ldrmi	r4, [r4, #1030]!	; 0x406
    3cb8:	mrshi	pc, (UNDEF: 106)	; <UNPREDICTABLE>
    3cbc:	bl	feb1e6fc <_zero_@@Base+0xfeafe458>
    3cc0:	cdpcs	7, 0, cr0, cr0, cr3, {0}
    3cc4:	addshi	pc, r4, r0
    3cc8:	mcrcs	14, 0, r1, cr0, cr14, {3}
    3ccc:	stmdacc	r1, {r0, r1, r3, r8, sl, fp, ip, lr, pc}
    3cd0:	vmlaeq.f64	d14, d6, d3
    3cd4:			; <UNDEFINED> instruction: 0xf8114619
    3cd8:	ldrbmi	r7, [r1, #-2817]!	; 0xfffff4ff
    3cdc:	svcvc	0x0001f800
    3ce0:			; <UNDEFINED> instruction: 0xf855d1f9
    3ce4:	bvs	ff287d74 <_zero_@@Base+0xff267ad0>
    3ce8:			; <UNDEFINED> instruction: 0xf0002a02
    3cec:	stmiavs	sl, {r3, r6, r7, pc}^
    3cf0:	movweq	lr, #52131	; 0xcba3
    3cf4:	bcs	14d64 <_IO_stdin_used@@Base+0xa600>
    3cf8:			; <UNDEFINED> instruction: 0xf8dfdc2b
    3cfc:	svcmi	0x009d8274
    3d00:	ldrbtmi	r4, [pc], #-1272	; 3d08 <__assert_fail@plt+0x233c>
    3d04:			; <UNDEFINED> instruction: 0xf0002d00
    3d08:			; <UNDEFINED> instruction: 0xf8d4812b
    3d0c:			; <UNDEFINED> instruction: 0xf8d8a000
    3d10:			; <UNDEFINED> instruction: 0xf8da1004
    3d14:			; <UNDEFINED> instruction: 0xf8da2014
    3d18:	bl	fe843d30 <_zero_@@Base+0xfe823a8c>
    3d1c:	bcs	6924 <__assert_fail@plt+0x4f58>
    3d20:			; <UNDEFINED> instruction: 0xf8dad06d
    3d24:	subseq	r2, r1, ip
    3d28:	svclt	0x00d82900
    3d2c:	bicseq	lr, r2, r2, lsl #22
    3d30:	andne	pc, ip, sl, asr #17
    3d34:			; <UNDEFINED> instruction: 0xf7fd3102
    3d38:			; <UNDEFINED> instruction: 0xf8caed76
    3d3c:	stmdacs	r0, {r2}
    3d40:	stmdavs	r1!, {r0, r1, r2, r3, r4, r6, ip, lr, pc}
    3d44:	rsbsvs	r4, r8, r8, asr r4
    3d48:	blne	fe49e078 <_zero_@@Base+0xfe47ddd4>
    3d4c:	bcs	12558 <_IO_stdin_used@@Base+0x7df4>
    3d50:	blmi	fe27b4b8 <_zero_@@Base+0xfe25b214>
    3d54:	svcpl	0x0000f5b2
    3d58:	svclt	0x00a84f88
    3d5c:	andpl	pc, r0, #1325400064	; 0x4f000000
    3d60:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3d64:			; <UNDEFINED> instruction: 0x4614447f
    3d68:	bvs	1e1de98 <_zero_@@Base+0x1dfdbf4>
    3d6c:	bl	9dde0 <_zero_@@Base+0x7db3c>
    3d70:	addsmi	r0, r8, #393216	; 0x60000
    3d74:			; <UNDEFINED> instruction: 0xf8dfd049
    3d78:	ldrbtmi	r9, [r9], #520	; 0x208
    3d7c:			; <UNDEFINED> instruction: 0xf7fde006
    3d80:	stmdavs	r3, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    3d84:			; <UNDEFINED> instruction: 0xf0402b04
    3d88:	bvs	1e24020 <_zero_@@Base+0x1e03d7c>
    3d8c:	ldcl	7, cr15, [sl, #1012]	; 0x3f4
    3d90:	strbmi	r4, [r1], -r2, lsr #12
    3d94:	stc	7, cr15, [sl, #-1012]	; 0xfffffc0c
    3d98:	strmi	r2, [r5], -r0, lsl #16
    3d9c:	blle	ffb9c684 <_zero_@@Base+0xffb7c3e0>
    3da0:	smlsdxcs	r0, r8, fp, r4
    3da4:	ldmibvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    3da8:	bl	de21c <_zero_@@Base+0xbdf78>
    3dac:			; <UNDEFINED> instruction: 0xf8530882
    3db0:			; <UNDEFINED> instruction: 0xf8c99022
    3db4:	stccs	0, cr5, [r0, #-64]	; 0xffffffc0
    3db8:			; <UNDEFINED> instruction: 0xf8d9d066
    3dbc:	ldmdbne	r1!, {r2, r3, ip, sp}^
    3dc0:	ldrdeq	pc, [r4], -r9
    3dc4:	ldmdale	r4!, {r0, r3, r4, r7, r9, lr}^
    3dc8:	andcs	r4, r0, #113664	; 0x1bc00
    3dcc:	andsvs	r4, r9, #2063597568	; 0x7b000000
    3dd0:			; <UNDEFINED> instruction: 0xf8d85442
    3dd4:	bvs	643ddc <_zero_@@Base+0x623b38>
    3dd8:	ldrtmi	r6, [r8], -r3, asr #16
    3ddc:	subsvc	r4, sl, fp, lsl #8
    3de0:	ldrdcc	pc, [r0], -r8
    3de4:	ldmdavs	fp, {r0, r9, fp, ip, pc}^
    3de8:	andlt	r6, r3, r3, lsl r0
    3dec:	svchi	0x00f0e8bd
    3df0:	svclt	0x00182f01
    3df4:	ldrtmi	r2, [r8], -r2, lsl #14
    3df8:	pop	{r0, r1, ip, sp, pc}
    3dfc:			; <UNDEFINED> instruction: 0xf8ca8ff0
    3e00:	stmdami	r2!, {r2, sp}^
    3e04:			; <UNDEFINED> instruction: 0xf7ff4478
    3e08:	bvs	fff835c4 <_zero_@@Base+0xfff63320>
    3e0c:	blvs	e32ac8 <_zero_@@Base+0xe12824>
    3e10:			; <UNDEFINED> instruction: 0xf7fdb108
    3e14:	ldmdami	lr, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}^
    3e18:	ldrbtmi	r4, [r8], #-3934	; 0xfffff0a2
    3e1c:	ldc	7, cr15, [r4, #-1012]	; 0xfffffc0c
    3e20:			; <UNDEFINED> instruction: 0x4605447f
    3e24:	stmdacs	r0, {r3, r4, r5, r8, r9, sp, lr}
    3e28:	addhi	pc, sl, r0
    3e2c:			; <UNDEFINED> instruction: 0xf7fd6378
    3e30:	andcc	lr, r1, r2, asr sp
    3e34:	stmdacs	r1, {r3, r4, r5, r6, r7, r9, sp, lr}
    3e38:	andcs	fp, r0, #8, 30
    3e3c:	blmi	15b8428 <_zero_@@Base+0x1598184>
    3e40:	strtpl	r2, [r9], #266	; 0x10a
    3e44:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3e48:			; <UNDEFINED> instruction: 0xf7fd6828
    3e4c:	stmdavs	r8!, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
    3e50:			; <UNDEFINED> instruction: 0xf9b6f006
    3e54:	ldrbtmi	r4, [fp], #-2897	; 0xfffff4af
    3e58:			; <UNDEFINED> instruction: 0xf8df6add
    3e5c:	adcmi	fp, ip, #68, 2
    3e60:			; <UNDEFINED> instruction: 0xf8db44fb
    3e64:	blle	1267f3c <_zero_@@Base+0x1247c98>
    3e68:	strbmi	r4, [r0], -r9, asr #12
    3e6c:			; <UNDEFINED> instruction: 0xf7fd462a
    3e70:	movwcs	lr, #3416	; 0xd58
    3e74:	eorpl	pc, r0, fp, asr #17
    3e78:	eorcc	pc, ip, fp, asr #17
    3e7c:	blmi	127dcc4 <_zero_@@Base+0x125da20>
    3e80:	mrsvs	r2, R10_fiq
    3e84:	andsvs	r4, sl, #2063597568	; 0x7b000000
    3e88:	blmi	11f0be8 <_zero_@@Base+0x11d0944>
    3e8c:	ldrmi	r2, [r7], -r2, lsl #4
    3e90:	ldmibvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    3e94:	bvs	75e300 <_zero_@@Base+0x73e05c>
    3e98:	stmeq	r0, {r0, r8, r9, fp, sp, lr, pc}
    3e9c:	eorls	pc, r0, r1, asr r8	; <UNPREDICTABLE>
    3ea0:			; <UNDEFINED> instruction: 0xf8d91971
    3ea4:			; <UNDEFINED> instruction: 0xf8c9300c
    3ea8:	addsmi	r2, r9, #44	; 0x2c
    3eac:	ldrdeq	pc, [r4], -r9
    3eb0:	bl	7a4e0 <_zero_@@Base+0x5a23c>
    3eb4:			; <UNDEFINED> instruction: 0xf7fd0165
    3eb8:			; <UNDEFINED> instruction: 0xf8d8ecb6
    3ebc:			; <UNDEFINED> instruction: 0xf8c93000
    3ec0:	ldmdavs	r8, {r2}^
    3ec4:	suble	r2, r7, r0, lsl #16
    3ec8:	ldrbtmi	r4, [fp], #-2872	; 0xfffff4c8
    3ecc:	ldrtmi	r6, [r1], #-2585	; 0xfffff5e7
    3ed0:			; <UNDEFINED> instruction: 0x4648e77a
    3ed4:	ldc2l	0, cr15, [r2, #12]
    3ed8:			; <UNDEFINED> instruction: 0xf0042001
    3edc:	ldrb	pc, [r4, -sp, lsr #17]	; <UNPREDICTABLE>
    3ee0:	smladxcs	r1, r3, ip, r4
    3ee4:	bvs	18150dc <_zero_@@Base+0x17f4e38>
    3ee8:	mcr2	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    3eec:	stmdbvs	r3!, {r1, r5, r7, r8, fp, sp, lr}
    3ef0:	bl	de78c <_zero_@@Base+0xbe4e8>
    3ef4:			; <UNDEFINED> instruction: 0xf8530882
    3ef8:	ldrb	r9, [lr, -r2, lsr #32]
    3efc:	strbmi	r4, [r0], -r9, asr #12
    3f00:	blne	b55790 <_zero_@@Base+0xb354ec>
    3f04:	stc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    3f08:			; <UNDEFINED> instruction: 0x1018f8db
    3f0c:			; <UNDEFINED> instruction: 0x2010f8db
    3f10:	movweq	lr, #19209	; 0x4b09
    3f14:	eorpl	pc, ip, fp, asr #17
    3f18:			; <UNDEFINED> instruction: 0xf8cb2700
    3f1c:	bl	8fff4 <_zero_@@Base+0x6fd50>
    3f20:			; <UNDEFINED> instruction: 0xf8520881
    3f24:	strtmi	r9, [r5], -r1, lsr #32
    3f28:	eormi	pc, r0, fp, asr #17
    3f2c:	andsmi	pc, r0, r9, asr #17
    3f30:	strtmi	lr, [r8], -r3, asr #14
    3f34:	mcrr	7, 15, pc, lr, cr13	; <UNPREDICTABLE>
    3f38:	blvs	1f5eb28 <_zero_@@Base+0x1f3e884>
    3f3c:	ldrb	r3, [lr, -r1, lsl #20]!
    3f40:	ldmdbvs	fp!, {r1, r3, r4, r5, r7, r8, fp, sp, lr}
    3f44:	rscsvs	r6, r8, #56, 4	; 0x80000003
    3f48:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    3f4c:			; <UNDEFINED> instruction: 0xe79b6118
    3f50:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    3f54:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    3f58:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    3f5c:	stc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
    3f60:	cdple	8, 15, cr6, cr15, cr11, {3}
    3f64:	ldrdeq	ip, [r1], -lr
    3f68:	andeq	ip, r1, sl, ror #2
    3f6c:	andeq	r0, r0, r0, lsr r1
    3f70:	andeq	ip, r1, r8, ror #8
    3f74:	andeq	ip, r1, r6, ror #8
    3f78:	andeq	r0, r0, r0, lsl #3
    3f7c:	andeq	ip, r1, r4, lsl #8
    3f80:			; <UNDEFINED> instruction: 0x000099b6
    3f84:	andeq	ip, r1, r4, asr #7
    3f88:	muleq	r1, ip, r3
    3f8c:	andeq	r9, r0, r0, lsl #18
    3f90:	andeq	r6, r0, lr, asr #22
    3f94:	andeq	ip, r1, r8, asr #6
    3f98:			; <UNDEFINED> instruction: 0x000001b4
    3f9c:	andeq	ip, r1, r2, lsl r3
    3fa0:	andeq	ip, r1, r8, lsl #6
    3fa4:	andeq	ip, r1, r4, ror #5
    3fa8:	ldrdeq	ip, [r1], -r8
    3fac:	muleq	r1, lr, r2
    3fb0:	andeq	ip, r1, r4, lsl #5
    3fb4:	andeq	r9, r0, sl, ror r7
    3fb8:	strdeq	r9, [r0], -r6
    3fbc:	mvnsmi	lr, #737280	; 0xb4000
    3fc0:	stcmi	0, cr11, [r7], #-524	; 0xfffffdf4
    3fc4:	stcmi	15, cr4, [r8, #-156]!	; 0xffffff64
    3fc8:	ldrbtmi	r4, [pc], #-1148	; 3fd0 <__assert_fail@plt+0x2604>
    3fcc:	stmdavs	r6!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    3fd0:			; <UNDEFINED> instruction: 0xf8df7f20
    3fd4:			; <UNDEFINED> instruction: 0x4633c098
    3fd8:	bleq	81fec <_zero_@@Base+0x61d48>
    3fdc:	bvs	8b2724 <_zero_@@Base+0x892480>
    3fe0:	andls	r6, r1, #540672	; 0x84000
    3fe4:			; <UNDEFINED> instruction: 0xf85169a2
    3fe8:	bls	48078 <_zero_@@Base+0x27dd4>
    3fec:	strmi	r6, [sl], #-2121	; 0xfffff7b7
    3ff0:	movwle	r4, #62102	; 0xf296
    3ff4:	andhi	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    3ff8:			; <UNDEFINED> instruction: 0xf8d86063
    3ffc:			; <UNDEFINED> instruction: 0xf0069000
    4000:	stmdacs	r1, {r0, r1, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    4004:	stmdacs	r2, {r0, r1, r4, ip, lr, pc}
    4008:	mvnslt	sp, lr
    400c:	ldrtmi	r6, [r3], -r6, ror #16
    4010:	bleq	82064 <_zero_@@Base+0x61dc0>
    4014:	strcs	r4, [r0], #-2582	; 0xfffff5ea
    4018:	ldrbtmi	r7, [sl], #-2161	; 0xfffff78f
    401c:	subsvs	r7, r3, r4, lsr r0
    4020:	andlt	r7, r3, r1, lsl r7
    4024:	mvnshi	lr, #12386304	; 0xbd0000
    4028:			; <UNDEFINED> instruction: 0xf7ff6a60
    402c:			; <UNDEFINED> instruction: 0xf7fefdeb
    4030:	teqlt	r0, sp, lsl #16	; <UNPREDICTABLE>
    4034:	blcs	1eb28 <_IO_stdin_used@@Base+0x143c4>
    4038:	bvs	1e38764 <_zero_@@Base+0x1e184c0>
    403c:	stc2l	7, cr15, [r2, #1020]!	; 0x3fc
    4040:			; <UNDEFINED> instruction: 0xf04fe7c5
    4044:	strdlt	r3, [r3], -pc	; <UNPREDICTABLE>
    4048:	mvnshi	lr, #12386304	; 0xbd0000
    404c:	ldrdcc	pc, [r0], -r8
    4050:	stmdbeq	r9, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    4054:	streq	lr, [r9], -r3, lsl #22
    4058:	andeq	pc, r9, r3, lsl r8	; <UNPREDICTABLE>
    405c:			; <UNDEFINED> instruction: 0xe7d91c73
    4060:	andeq	ip, r1, r0, lsr #3
    4064:	muleq	r1, lr, r1
    4068:	andeq	fp, r1, r4, lsr lr
    406c:	andeq	r0, r0, r0, lsr r1
    4070:	andeq	ip, r1, lr, asr #2
    4074:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4078:	svcmi	0x00f0e92d
    407c:			; <UNDEFINED> instruction: 0xf8df447b
    4080:	addlt	r9, r7, r4, asr r8
    4084:	ldrbtmi	r6, [r9], #2970	; 0xb9a
    4088:	bcs	1e100 <_IO_stdin_used@@Base+0x1399c>
    408c:	sbcshi	pc, pc, r0
    4090:	stmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4094:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4098:			; <UNDEFINED> instruction: 0xf893447a
    409c:	bl	b0114 <_zero_@@Base+0x8fe70>
    40a0:	ldmdavs	pc, {r2, r6, r9}^	; <UNPREDICTABLE>
    40a4:	andcc	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    40a8:	strhi	pc, [r0], #-2482	; 0xfffff64e
    40ac:	ldmibpl	r4, {r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    40b0:			; <UNDEFINED> instruction: 0xf8df9301
    40b4:			; <UNDEFINED> instruction: 0xf8df382c
    40b8:			; <UNDEFINED> instruction: 0xf8df282c
    40bc:	ldrbtmi	r6, [sl], #-2092	; 0xfffff7d4
    40c0:			; <UNDEFINED> instruction: 0xf8599205
    40c4:	ldrbtmi	r3, [lr], #-3
    40c8:	movwls	lr, #14797	; 0x39cd
    40cc:	ldmdals	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    40d0:	ldrbtmi	r4, [r9], #1603	; 0x643
    40d4:	andlt	pc, r0, r7, lsl #17
    40d8:			; <UNDEFINED> instruction: 0xf8df9702
    40dc:	tstcs	r0, r4, lsl r8
    40e0:	ldmdahi	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    40e4:	bcs	ac09ec <_zero_@@Base+0xaa0748>
    40e8:			; <UNDEFINED> instruction: 0xf8d944fe
    40ec:			; <UNDEFINED> instruction: 0xf8d90008
    40f0:	ldrbtmi	ip, [r8], #12
    40f4:	blcs	15ac4 <_IO_stdin_used@@Base+0xb360>
    40f8:	eorcc	pc, fp, lr, lsl r8	; <UNPREDICTABLE>
    40fc:	qadd16mi	fp, r0, lr
    4100:			; <UNDEFINED> instruction: 0x210146bc
    4104:	bl	bc148 <_zero_@@Base+0x9bea4>
    4108:			; <UNDEFINED> instruction: 0xf9b40444
    410c:			; <UNDEFINED> instruction: 0xf5b44678
    4110:	svclt	0x00a87f9e
    4114:	orreq	lr, r3, #2048	; 0x800
    4118:	strbeq	lr, [r4, #-2822]	; 0xfffff4fa
    411c:			; <UNDEFINED> instruction: 0xf893bfa8
    4120:			; <UNDEFINED> instruction: 0xf9b538f8
    4124:	ldrmi	r5, [sp], #-2516	; 0xfffff62c
    4128:	bl	842e4 <_zero_@@Base+0x64040>
    412c:			; <UNDEFINED> instruction: 0xf9bb0b05
    4130:	strmi	fp, [r3, #3156]!	; 0xc54
    4134:	strbmi	sp, [r5], #-487	; 0xfffffe19
    4138:			; <UNDEFINED> instruction: 0xf9b53701
    413c:	bl	941c4 <_zero_@@Base+0x73f20>
    4140:			; <UNDEFINED> instruction: 0xf9b30344
    4144:			; <UNDEFINED> instruction: 0xf9b359d4
    4148:	ldrbmi	r3, [r5, #-1024]	; 0xfffffc00
    414c:			; <UNDEFINED> instruction: 0xf897d002
    4150:	ldrb	fp, [r0, r0]
    4154:			; <UNDEFINED> instruction: 0xf8dfb121
    4158:	ldrbtmi	r2, [sl], #-1952	; 0xfffff860
    415c:			; <UNDEFINED> instruction: 0x0c02e9c2
    4160:			; <UNDEFINED> instruction: 0x5798f8df
    4164:			; <UNDEFINED> instruction: 0x8798f8df
    4168:			; <UNDEFINED> instruction: 0xa798f8df
    416c:			; <UNDEFINED> instruction: 0xf8dd447d
    4170:	ldrbtmi	fp, [r8], #8
    4174:	stmdblt	fp!, {r1, r3, r4, r5, r6, r7, sl, lr}
    4178:			; <UNDEFINED> instruction: 0x3702e9d5
    417c:	movteq	lr, #15112	; 0x3b08
    4180:	strcc	pc, [r0], #-2483	; 0xfffff64d
    4184:	bl	fe9ea990 <_zero_@@Base+0xfe9ca6ec>
    4188:	stmdals	r4, {r0, r1, r3, r8}
    418c:	andlt	pc, r0, r2, asr #17
    4190:			; <UNDEFINED> instruction: 0x2774f8df
    4194:	andcs	r6, r0, r1
    4198:	ldrbtmi	r7, [sl], #-2105	; 0xfffff7c7
    419c:	subsvs	r7, r7, r8, lsr r0
    41a0:	blcs	c61dec <_zero_@@Base+0xc41b48>
    41a4:	orrshi	pc, r0, #0, 4
    41a8:			; <UNDEFINED> instruction: 0xf013e8df
    41ac:			; <UNDEFINED> instruction: 0x01870199
    41b0:	smceq	53278	; 0xd01e
    41b4:			; <UNDEFINED> instruction: 0x01200225
    41b8:			; <UNDEFINED> instruction: 0x01230126
    41bc:			; <UNDEFINED> instruction: 0x012f0132
    41c0:			; <UNDEFINED> instruction: 0x0129012c
    41c4:	teqeq	r5, r8, lsr r1
    41c8:			; <UNDEFINED> instruction: 0x01ae0245
    41cc:			; <UNDEFINED> instruction: 0x01a801ab
    41d0:	tsteq	sl, sp, lsl r1
    41d4:	sbcseq	r0, r8, r5, lsl #2
    41d8:	tsteq	r8, fp, lsl #2
    41dc:	tsteq	r4, r7, lsl r1
    41e0:	tsteq	lr, r1, lsl r1
    41e4:	ldrdeq	r0, [r9], #8
    41e8:	eoreq	r0, r2, #1073741868	; 0x4000002c
    41ec:	sbceq	r0, r9, r2, lsl #2
    41f0:	eoreq	r0, r8, #1610612737	; 0x60000001
    41f4:	strdeq	r0, [r7], #4	; <UNPREDICTABLE>
    41f8:	andeq	r0, r4, #219	; 0xdb
    41fc:	ldrshteq	r0, [sp], -r5
    4200:	rsbseq	r0, sp, #232, 2	; 0x3a
    4204:	cmpeq	r1, r8, asr #4
    4208:			; <UNDEFINED> instruction: 0x01b4013b
    420c:	mvneq	r0, r6, ror #3
    4210:	mrc2	7, 6, pc, cr4, cr15, {7}
    4214:	rscsle	r2, fp, sl, lsr #16
    4218:			; <UNDEFINED> instruction: 0xf000282f
    421c:	stmdacs	sl, {r1, r3, r4, r5, r6, r7, r9, pc}
    4220:	andcc	sp, r1, r9
    4224:			; <UNDEFINED> instruction: 0xf7ffd05d
    4228:	stmdacs	sl!, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    422c:	mcrrne	0, 15, sp, r3, cr0
    4230:	stmdacs	sl, {r0, r1, r2, r4, r6, ip, lr, pc}
    4234:			; <UNDEFINED> instruction: 0xf8dfd1f7
    4238:	bls	d1d90 <_zero_@@Base+0xb1aec>
    423c:	ldmdavs	r3, {r1, r4, r6, r7, fp, ip, lr}
    4240:	andsvs	r3, r3, r1, lsl #6
    4244:	mrc2	7, 5, pc, cr10, cr15, {7}
    4248:	mvnsle	r2, sl, lsr #16
    424c:	andcs	lr, r1, #224, 14	; 0x3800000
    4250:	stccs	3, cr6, [r0], {154}	; 0x9a
    4254:			; <UNDEFINED> instruction: 0xf8dfd031
    4258:	ldrbtmi	r3, [fp], #-1720	; 0xfffff948
    425c:	movteq	lr, #19203	; 0x4b03
    4260:	strhi	pc, [r0], #-2483	; 0xfffff64d
    4264:	ldmibpl	r4, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    4268:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    426c:	bvs	1695460 <_zero_@@Base+0x16751bc>
    4270:	subsle	r2, sp, r0, lsl #20
    4274:	ssatcc	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    4278:	blvs	ff69546c <_zero_@@Base+0xff6751c8>
    427c:	subsle	r2, r0, r0, lsl #20
    4280:			; <UNDEFINED> instruction: 0x2698f8df
    4284:	ldmdbvs	r3, {r1, r3, r4, r5, r6, sl, lr}
    4288:	ldmibvs	r2, {r0, r1, r5, r6, r7, r8, ip, sp, pc}
    428c:	eoreq	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    4290:			; <UNDEFINED> instruction: 0xf8dfb1c0
    4294:	stmvs	r7, {r2, r3, r7, r9, sl, ip, sp}
    4298:	ldrbtmi	r6, [fp], #-2306	; 0xfffff6fe
    429c:			; <UNDEFINED> instruction: 0x163cf8df
    42a0:	andsvs	r6, sl, #95	; 0x5f
    42a4:			; <UNDEFINED> instruction: 0xf8596802
    42a8:	subsvs	r1, sl, #1
    42ac:			; <UNDEFINED> instruction: 0xf897600f
    42b0:	mrsls	fp, (UNDEF: 1)
    42b4:	andslt	pc, ip, r3, lsl #17
    42b8:			; <UNDEFINED> instruction: 0x4625e6fb
    42bc:	andsvs	r4, sl, r0, lsr #13
    42c0:	bfi	r4, r4, #12, #6
    42c4:	blx	fe9422ca <_zero_@@Base+0xfe922026>
    42c8:			; <UNDEFINED> instruction: 0x3658f8df
    42cc:	orrmi	pc, r0, pc, asr #8
    42d0:	bvs	16154c4 <_zero_@@Base+0x15f5220>
    42d4:	ldmdbvs	lr, {r0, r1, r2, r3, r4, r7, r8, fp, sp, lr}
    42d8:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    42dc:	eoreq	pc, r7, r6, asr #16
    42e0:	stcls	7, cr14, [r3], {215}	; 0xd7
    42e4:			; <UNDEFINED> instruction: 0xf8df221e
    42e8:	tstcs	r1, r0, asr #12
    42ec:			; <UNDEFINED> instruction: 0x063cf8df
    42f0:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    42f4:			; <UNDEFINED> instruction: 0xf7fd681b
    42f8:			; <UNDEFINED> instruction: 0xf8dfeaa2
    42fc:			; <UNDEFINED> instruction: 0xf8df2634
    4300:	ldrbtmi	r3, [sl], #-1588	; 0xfffff9cc
    4304:	ldmdavs	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
    4308:	movteq	lr, #19203	; 0x4b03
    430c:	strhi	pc, [r0], #-2483	; 0xfffff64d
    4310:	ldmibpl	r4, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    4314:			; <UNDEFINED> instruction: 0x3620f8df
    4318:			; <UNDEFINED> instruction: 0xf893447b
    431c:	ldmdavs	pc, {r2, r3, r4, ip, sp, pc}^	; <UNPREDICTABLE>
    4320:			; <UNDEFINED> instruction: 0xf8dfe6d4
    4324:			; <UNDEFINED> instruction: 0xf8592618
    4328:	ldmdavs	r2, {r1, sp}
    432c:	sbfx	r6, sl, #7, #8
    4330:			; <UNDEFINED> instruction: 0x260cf8df
    4334:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    4338:	subsvs	r6, sl, #1179648	; 0x120000
    433c:	blls	7e1ac <_zero_@@Base+0x5df08>
    4340:	ldrdls	pc, [ip], -sp
    4344:			; <UNDEFINED> instruction: 0xf8df681a
    4348:	ldmdavc	r1, {r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
    434c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4350:	ldmdavc	r3, {r0, r3, r4, ip, sp, lr}
    4354:	andlt	r4, r7, r8, lsl r6
    4358:	svchi	0x00f0e8bd
    435c:	orrvc	pc, pc, #1325400064	; 0x4f000000
    4360:			; <UNDEFINED> instruction: 0xf8dfe7f8
    4364:	vst3.32	{d18,d20,d22}, [pc :128], r8
    4368:			; <UNDEFINED> instruction: 0xf8dd7381
    436c:			; <UNDEFINED> instruction: 0xf859900c
    4370:	stmdavs	sl, {r1, ip}
    4374:	andvs	r3, sl, r1, lsl #4
    4378:	blls	7e330 <_zero_@@Base+0x5e08c>
    437c:	ldrdls	pc, [ip], -sp
    4380:	strbcs	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    4384:	vtst.8	d22, d0, d9
    4388:			; <UNDEFINED> instruction: 0xf859130b
    438c:	stmdavc	r9, {r1, sp}
    4390:	bfi	r7, r1, #0, #32
    4394:			; <UNDEFINED> instruction: 0xf8dd9b01
    4398:	ldmdavs	r8, {r2, r3, ip, pc}
    439c:			; <UNDEFINED> instruction: 0xf9f2f003
    43a0:	strcs	pc, [r0, #2271]!	; 0x8df
    43a4:	orrvc	pc, r5, #1325400064	; 0x4f000000
    43a8:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    43ac:	bfi	r6, r0, #0, #18
    43b0:	movwne	pc, #21056	; 0x5240	; <UNPREDICTABLE>
    43b4:	vabd.s8	q15, q8, q7
    43b8:	bfi	r1, sp, #6, #6
    43bc:	msrne	CPSR_xc, #64, 4
    43c0:	vst1.64	{d30}, [pc], r8
    43c4:	bfi	r7, r2, (invalid: 7:5)
    43c8:	msrne	CPSR_c, #64, 4
    43cc:	vst1.64	{d30}, [pc], r2
    43d0:			; <UNDEFINED> instruction: 0xe7bf7390
    43d4:	tstne	pc, #64, 4	; <UNPREDICTABLE>
    43d8:	vst1.32	{d30}, [pc :256], ip
    43dc:	ldr	r7, [r9, lr, lsl #7]!
    43e0:	tstne	fp, #64, 4	; <UNPREDICTABLE>
    43e4:	vst1.32	{d30}, [pc :256], r6
    43e8:	ldr	r7, [r3, sp, lsl #7]!
    43ec:	movwne	pc, #53824	; 0xd240	; <UNPREDICTABLE>
    43f0:	vaba.s8	d30, d16, d16
    43f4:	str	r1, [sp, pc, lsl #6]!
    43f8:	orrvc	pc, r7, #1325400064	; 0x4f000000
    43fc:	vabd.s8	d30, d16, d26
    4400:			; <UNDEFINED> instruction: 0xe7a71313
    4404:	orrvc	pc, r9, #1325400064	; 0x4f000000
    4408:	vabd.s8	d30, d16, d20
    440c:			; <UNDEFINED> instruction: 0xe7a11311
    4410:	orrvc	pc, r8, #1325400064	; 0x4f000000
    4414:	vst1.32	{d30}, [pc :64], lr
    4418:	ldr	r7, [fp, fp, lsl #7]
    441c:	orrvc	pc, sl, #1325400064	; 0x4f000000
    4420:	blls	13e288 <_zero_@@Base+0x11dfe4>
    4424:			; <UNDEFINED> instruction: 0xf8df2201
    4428:	ldmdavs	r9, {r5, r8, sl, lr}
    442c:	blls	55624 <_zero_@@Base+0x35380>
    4430:	blvs	ff8de498 <_zero_@@Base+0xff8be1f4>
    4434:	b	c2430 <_zero_@@Base+0xa218c>
    4438:			; <UNDEFINED> instruction: 0xf8df6824
    443c:	ldrbtmi	r3, [fp], #-1296	; 0xfffffaf0
    4440:	movteq	lr, #19203	; 0x4b03
    4444:	strhi	pc, [r0], #-2483	; 0xfffff64d
    4448:	ldmibpl	r4, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    444c:	blls	7e1dc <_zero_@@Base+0x5df38>
    4450:	ldmdavc	r9, {r0, r1, r3, r4, fp, sp, lr}
    4454:	vmul.i8	d18, d0, d15
    4458:	ldmdbcs	lr!, {r0, r1, r4, r7, r8, pc}^
    445c:	cmnhi	pc, r0, asr #4	; <UNPREDICTABLE>
    4460:	strbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    4464:			; <UNDEFINED> instruction: 0xf0034478
    4468:			; <UNDEFINED> instruction: 0xf8dffb09
    446c:			; <UNDEFINED> instruction: 0xf8df24e8
    4470:	ldrbtmi	r3, [sl], #-1256	; 0xfffffb18
    4474:	ldmdavs	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
    4478:	movteq	lr, #19203	; 0x4b03
    447c:	strhi	pc, [r0], #-2483	; 0xfffff64d
    4480:	ldmibpl	r4, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    4484:			; <UNDEFINED> instruction: 0xf8dde746
    4488:	andcs	r9, r1, ip
    448c:	ldrbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4490:	orrvc	pc, r1, #1325400064	; 0x4f000000
    4494:	strbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4498:	andne	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    449c:	andsvs	r4, r0, sl, ror r4
    44a0:	strmi	r6, [r2], #-2058	; 0xfffff7f6
    44a4:	ldrb	r6, [r5, -sl]
    44a8:	ldrtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    44ac:	strcs	r2, [r0, #-513]	; 0xfffffdff
    44b0:	ldrbtmi	r4, [fp], #-1556	; 0xfffff9ec
    44b4:	andsvs	r4, sl, r8, lsr #13
    44b8:			; <UNDEFINED> instruction: 0xf8dfe72c
    44bc:	bls	d1764 <_zero_@@Base+0xb14c0>
    44c0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    44c4:			; <UNDEFINED> instruction: 0xf0402b00
    44c8:			; <UNDEFINED> instruction: 0xf8df8125
    44cc:	andcs	r3, r3, #156, 8	; 0x9c000000
    44d0:	ldrcs	r4, [r6, #-1556]!	; 0xfffff9ec
    44d4:			; <UNDEFINED> instruction: 0xf04f447b
    44d8:	andsvs	r0, sl, r2, lsl #16
    44dc:			; <UNDEFINED> instruction: 0xf8dfe71a
    44e0:	ldrbtmi	r3, [fp], #-1164	; 0xfffffb74
    44e4:	ldmvs	r8, {r1, r3, r4, r8, r9, sl, fp, ip, sp, lr}
    44e8:	ldmvs	pc, {r1, r3, r4, r5, ip, sp, lr}^	; <UNPREDICTABLE>
    44ec:			; <UNDEFINED> instruction: 0xf8df0041
    44f0:	ldrbtmi	r3, [fp], #-1152	; 0xfffffb80
    44f4:			; <UNDEFINED> instruction: 0xf9b3440b
    44f8:	ldrt	r3, [ip], -r0, lsl #8
    44fc:	tstne	r5, #64, 4	; <UNPREDICTABLE>
    4500:	vabd.s8	d30, d0, d24
    4504:			; <UNDEFINED> instruction: 0xe7251319
    4508:	orrvc	pc, ip, #1325400064	; 0x4f000000
    450c:	vabd.s8	d30, d0, d18
    4510:	ldr	r1, [pc, -r3, lsl #6]
    4514:			; <UNDEFINED> instruction: 0x9c019b05
    4518:	ldmibvs	sl, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr}
    451c:	stmdavs	r3!, {r3, r4, r8, fp, sp, lr}
    4520:			; <UNDEFINED> instruction: 0xf8507039
    4524:	bne	ffec85b4 <_zero_@@Base+0xffea8310>
    4528:	bvs	ff293134 <_zero_@@Base+0xff272e90>
    452c:			; <UNDEFINED> instruction: 0xf0002a00
    4530:	bls	164ad0 <_zero_@@Base+0x14482c>
    4534:	stmdavs	r9, {r4, r9, fp, sp, lr}^
    4538:	ldrdcs	pc, [r4], -sl
    453c:	addmi	r4, sl, #16777216	; 0x1000000
    4540:	cmnhi	r3, r0, asr #4	; <UNPREDICTABLE>
    4544:			; <UNDEFINED> instruction: 0xf7ff9302
    4548:	stmdacs	r1, {r0, r2, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    454c:	teqhi	ip, r0	; <UNPREDICTABLE>
    4550:	blls	8e560 <_zero_@@Base+0x6e2bc>
    4554:	msrhi	CPSR_sc, r0
    4558:	stmdacs	r0, {r0, r1, r3, r4, r7, r9, sl, lr}
    455c:	rschi	pc, sl, r0
    4560:	ldrdmi	pc, [r0], -sl
    4564:	strcc	pc, [ip], #-2271	; 0xfffff721
    4568:	bl	d575c <_zero_@@Base+0xb54b8>
    456c:			; <UNDEFINED> instruction: 0xf9b30344
    4570:			; <UNDEFINED> instruction: 0xf9b38400
    4574:			; <UNDEFINED> instruction: 0xe6cd59d4
    4578:	strbt	r2, [fp], r0, lsl #6
    457c:			; <UNDEFINED> instruction: 0xf8dd9b01
    4580:	ldmdavs	r8, {r2, r3, ip, pc}
    4584:			; <UNDEFINED> instruction: 0xf8fef003
    4588:	vpmax.s8	q10, q8, q15
    458c:			; <UNDEFINED> instruction: 0xf8591307
    4590:	andsvs	r2, r0, r2
    4594:	blmi	ffe3e114 <_zero_@@Base+0xffe1de70>
    4598:	ldrbtmi	r4, [fp], #-2808	; 0xfffff508
    459c:	ldmdavs	ip, {r1, r3, r4, r5, r6, sl, lr}
    45a0:	mulslt	ip, r3, r8
    45a4:	bl	9e728 <_zero_@@Base+0x7e484>
    45a8:			; <UNDEFINED> instruction: 0xf9b20244
    45ac:			; <UNDEFINED> instruction: 0xf9b23400
    45b0:	str	r5, [pc, #2516]	; 4f8c <__assert_fail@plt+0x35c0>
    45b4:	ldmibmi	r5, {r1, r4, r5, r6, r7, r9, fp, lr}^
    45b8:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
    45bc:	ldmdavs	r4, {r0, r4, r5, r6, r7, r8, r9, fp, lr}
    45c0:	ldrbtmi	r5, [fp], #-2113	; 0xfffff7bf
    45c4:	movteq	lr, #19203	; 0x4b03
    45c8:			; <UNDEFINED> instruction: 0xf9b3680a
    45cc:	andcc	r8, r1, #0, 8
    45d0:	ldmibpl	r4, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    45d4:	ldr	r6, [sp], sl
    45d8:			; <UNDEFINED> instruction: 0xf8dd9b01
    45dc:	bmi	ff668614 <_zero_@@Base+0xff648370>
    45e0:	vtst.8	d22, d0, d9
    45e4:			; <UNDEFINED> instruction: 0xf8591309
    45e8:	stmdavc	r9, {r1, sp}
    45ec:	ssat	r7, #18, r1
    45f0:	orrvc	pc, r2, #1325400064	; 0x4f000000
    45f4:	vst1.32	{d30-d32}, [pc :128], lr
    45f8:	strt	r7, [fp], r6, lsl #7
    45fc:	ldrtcs	r4, [sp], #-2786	; 0xfffff51e
    4600:	ldrdcs	r4, [r1, -r0]
    4604:	ldrdls	pc, [ip], -sp
    4608:	mcrls	4, 0, r4, cr4, cr10, {3}
    460c:			; <UNDEFINED> instruction: 0xf859465d
    4610:	svcvc	0x00130003
    4614:	stmdane	ip!, {r2, ip, sp, lr}^
    4618:	andcs	r7, r0, fp, lsr r0
    461c:	eorsvs	r9, r1, r1, lsl #22
    4620:			; <UNDEFINED> instruction: 0xf8c36054
    4624:	vhadd.s8	d27, d0, d0
    4628:			; <UNDEFINED> instruction: 0xf89b1309
    462c:			; <UNDEFINED> instruction: 0xf88b1001
    4630:	ldrvc	r0, [r1, -r1]
    4634:	vmax.s8	d30, d16, d14
    4638:	pkhbt	r1, fp, r7, lsl #6
    463c:			; <UNDEFINED> instruction: 0xf8dd9b01
    4640:	ldmdavs	sp, {r2, r3, ip, pc}
    4644:			; <UNDEFINED> instruction: 0xf7fd4628
    4648:	stmdacc	r1, {r1, r2, r6, r8, fp, sp, lr, pc}
    464c:	blcs	b9b700 <_zero_@@Base+0xb7b45c>
    4650:	movwcs	fp, #3841	; 0xf01
    4654:	blls	59708 <_zero_@@Base+0x39464>
    4658:	stmdavc	fp!, {r0, r2, r3, r4, fp, sp, lr}
    465c:	blcs	c15f14 <_zero_@@Base+0xbf5c70>
    4660:			; <UNDEFINED> instruction: 0xf814d103
    4664:	blcs	c14270 <_zero_@@Base+0xbf3fcc>
    4668:	stmdblt	r3, {r0, r1, r3, r4, r5, r6, r7, ip, lr, pc}
    466c:	cdpmi	12, 12, cr3, cr7, cr1, {0}
    4670:	stmdavc	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
    4674:	suble	r2, r1, r0, lsl #22
    4678:	tstle	r7, ip, asr fp
    467c:	strcc	r4, [r2], #-2979	; 0xfffff45d
    4680:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4684:	movwcc	r6, #6163	; 0x1813
    4688:	stmdavc	r3!, {r0, r1, r4, sp, lr}
    468c:			; <UNDEFINED> instruction: 0xf1042b2c
    4690:	svclt	0x001e0401
    4694:			; <UNDEFINED> instruction: 0xf802462a
    4698:	ldrmi	r3, [r5], -r1, lsl #22
    469c:	ldrtmi	sp, [r0], -r9, ror #3
    46a0:	blx	fc06b4 <_zero_@@Base+0xfa0410>
    46a4:	stcls	7, cr14, [r1], {229}	; 0xe5
    46a8:	ldrdls	pc, [ip], -sp
    46ac:			; <UNDEFINED> instruction: 0xf0036820
    46b0:	blmi	fe94285c <_zero_@@Base+0xfe9225b8>
    46b4:	tstcs	r0, r2, lsr #16
    46b8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    46bc:	ldmdavc	r3, {r3, r4, sp, lr}
    46c0:	blcs	2b0d74 <_zero_@@Base+0x290ad0>
    46c4:	blmi	fe478ae0 <_zero_@@Base+0xfe45883c>
    46c8:	andeq	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    46cc:	movwcc	r6, #6147	; 0x1803
    46d0:	ldmdavc	r3, {r0, r1, sp, lr}
    46d4:			; <UNDEFINED> instruction: 0xf8122b22
    46d8:	svclt	0x00083f01
    46dc:	blcs	10ae8 <_IO_stdin_used@@Base+0x6384>
    46e0:	stmdbcs	r2, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    46e4:			; <UNDEFINED> instruction: 0xf44fbf08
    46e8:			; <UNDEFINED> instruction: 0xf43f7383
    46ec:	stmiami	r8!, {r0, r1, r4, r5, r9, sl, fp, sp, pc}
    46f0:			; <UNDEFINED> instruction: 0xf0034478
    46f4:	vst2.<illegal width 64>	{d31,d33}, [pc], r3
    46f8:	strt	r7, [fp], -r3, lsl #7
    46fc:	blls	607b0 <_zero_@@Base+0x4050c>
    4700:			; <UNDEFINED> instruction: 0xf0036818
    4704:	bmi	fe402808 <_zero_@@Base+0xfe3e2564>
    4708:	orrvc	pc, r4, #1325400064	; 0x4f000000
    470c:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    4710:			; <UNDEFINED> instruction: 0xe61f6010
    4714:	ldrbtmi	r4, [r8], #-2207	; 0xfffff761
    4718:			; <UNDEFINED> instruction: 0xf9b0f003
    471c:	blmi	fe7d719c <_zero_@@Base+0xfe7b6ef8>
    4720:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    4724:	bl	de77c <_zero_@@Base+0xbe4d8>
    4728:			; <UNDEFINED> instruction: 0xf9b30344
    472c:			; <UNDEFINED> instruction: 0xf9b38400
    4730:	strb	r5, [pc, #2516]!	; 510c <__assert_fail@plt+0x3740>
    4734:	stmdavs	pc!, {r0, r8, sl, fp, ip, pc}	; <UNPREDICTABLE>
    4738:			; <UNDEFINED> instruction: 0xf8ca445f
    473c:			; <UNDEFINED> instruction: 0xf7ff7004
    4740:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
    4744:	strmi	r9, [r4], -r2, lsl #6
    4748:			; <UNDEFINED> instruction: 0xf8974a95
    474c:	ldrbtmi	fp, [sl], #-0
    4750:	subeq	lr, r4, #2048	; 0x800
    4754:	strcc	pc, [r0], #-2482	; 0xfffff64e
    4758:	ldmibpl	r4, {r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    475c:	ldmmi	r1, {r0, r2, r3, r4, r5, r7, sl, sp, lr, pc}
    4760:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
    4764:			; <UNDEFINED> instruction: 0xf98af003
    4768:	blmi	fe4171ac <_zero_@@Base+0xfe3f6f08>
    476c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    4770:	bl	de7c8 <_zero_@@Base+0xbe524>
    4774:			; <UNDEFINED> instruction: 0xf9b30344
    4778:			; <UNDEFINED> instruction: 0xf9b38400
    477c:	strb	r5, [r9, #2516]	; 0x9d4
    4780:	smlalbbcc	r4, r0, fp, r8
    4784:			; <UNDEFINED> instruction: 0xf0034478
    4788:	bmi	fe2c2d74 <_zero_@@Base+0xfe2a2ad0>
    478c:	ldrbtmi	r4, [sl], #-2954	; 0xfffff476
    4790:	ldmdavs	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
    4794:	movteq	lr, #19203	; 0x4b03
    4798:	strhi	pc, [r0], #-2483	; 0xfffff64d
    479c:	ldmibpl	r4, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    47a0:			; <UNDEFINED> instruction: 0xf8dae5b8
    47a4:			; <UNDEFINED> instruction: 0xf8da1018
    47a8:			; <UNDEFINED> instruction: 0xf8da2010
    47ac:			; <UNDEFINED> instruction: 0xf8523020
    47b0:	ldmdavs	r7, {r0, r5, sp}^
    47b4:			; <UNDEFINED> instruction: 0xf8ca441f
    47b8:			; <UNDEFINED> instruction: 0xf7ff7004
    47bc:	blls	82a80 <_zero_@@Base+0x627dc>
    47c0:	ldrdlt	pc, [r0], -r3
    47c4:	ldr	r0, [r2], r1, asr #32
    47c8:			; <UNDEFINED> instruction: 0xf8ca2300
    47cc:			; <UNDEFINED> instruction: 0xf7fd3028
    47d0:	stmdacs	r0, {r0, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}
    47d4:			; <UNDEFINED> instruction: 0xf8dad06c
    47d8:	bmi	1e147e0 <_zero_@@Base+0x1df453c>
    47dc:	ldrdcc	pc, [r8], -sl	; <UNPREDICTABLE>
    47e0:	bl	959d0 <_zero_@@Base+0x7572c>
    47e4:			; <UNDEFINED> instruction: 0xf9b20244
    47e8:			; <UNDEFINED> instruction: 0xf9b28400
    47ec:	blcs	1af44 <_IO_stdin_used@@Base+0x107e0>
    47f0:	cfldrsge	mvf15, [r0, #508]	; 0x1fc
    47f4:	ldrdeq	pc, [r4], -sl	; <UNPREDICTABLE>
    47f8:	blx	1427fc <_zero_@@Base+0x122558>
    47fc:	cfstr32ls	mvfx14, [r5], {138}	; 0x8a
    4800:	bvs	189ec28 <_zero_@@Base+0x187e984>
    4804:	andls	r6, r2, #32, 4
    4808:	sbcvs	r2, sl, #268435456	; 0x10000000
    480c:	andvs	r9, sl, r2, lsl #20
    4810:	bmi	1afe25c <_zero_@@Base+0x1addfb8>
    4814:	ldrbtmi	r4, [sl], #-2923	; 0xfffff495
    4818:	ldmdavs	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
    481c:	movteq	lr, #19203	; 0x4b03
    4820:	strhi	pc, [r0], #-2483	; 0xfffff64d
    4824:	ldmibpl	r4, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    4828:	bls	7de00 <_zero_@@Base+0x5db5c>
    482c:	ldrmi	r6, [pc], #-2071	; 4834 <__assert_fail@plt+0x2e68>
    4830:	andvc	pc, r4, sl, asr #17
    4834:			; <UNDEFINED> instruction: 0xf872f7ff
    4838:	ldrbtmi	r4, [fp], #-2915	; 0xfffff49d
    483c:	strmi	r0, [fp], #-65	; 0xffffffbf
    4840:	strcc	pc, [r0], #-2483	; 0xfffff64d
    4844:	stmib	sl, {r0, r1, r3, r8, ip, sp, pc}^
    4848:	bmi	1806458 <_zero_@@Base+0x17e61b4>
    484c:	ldmdane	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4850:	ldmibcc	r4, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    4854:	bl	91460 <_zero_@@Base+0x711bc>
    4858:			; <UNDEFINED> instruction: 0xf9b40443
    485c:	addmi	r4, r4, #84, 24	; 0x5400
    4860:	subeq	sp, r0, lr
    4864:			; <UNDEFINED> instruction: 0xf9b04410
    4868:	rsbeq	r4, r0, r8, ror r6
    486c:			; <UNDEFINED> instruction: 0xf9b31813
    4870:	movwcc	r3, #6612	; 0x19d4
    4874:	mcrreq	11, 0, lr, r3, cr2
    4878:	mrrcgt	9, 11, pc, r4, cr12	; <UNPREDICTABLE>
    487c:	mvnsle	r4, r4, ror #10
    4880:	vpmin.s8	q10, q0, <illegal reg q1.5>
    4884:	stcls	0, cr1, [r1], {59}	; 0x3b
    4888:	bl	95a78 <_zero_@@Base+0x757d4>
    488c:			; <UNDEFINED> instruction: 0xf8d40343
    4890:			; <UNDEFINED> instruction: 0xf9b3b000
    4894:	addmi	r4, r4, #32
    4898:	mcrge	4, 1, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    489c:			; <UNDEFINED> instruction: 0xf43f2c00
    48a0:	blmi	1330140 <_zero_@@Base+0x130fe9c>
    48a4:			; <UNDEFINED> instruction: 0xf8cd3701
    48a8:	ldrbtmi	fp, [fp], #-8
    48ac:	smlsld	r6, fp, pc, r0	; <UNPREDICTABLE>
    48b0:	ldrdcc	pc, [r0], -sl
    48b4:	blcc	6b0c0 <_zero_@@Base+0x4ae1c>
    48b8:	bl	de908 <_zero_@@Base+0xbe664>
    48bc:	ldrsbne	r7, [fp], #-51	; 0xffffffcd
    48c0:	andcs	pc, r4, sl, asr #17
    48c4:	strbt	r3, [ip], #-816	; 0xfffffcd0
    48c8:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    48cc:			; <UNDEFINED> instruction: 0xf88af7ff
    48d0:	andeq	ip, r1, ip, ror #1
    48d4:	andeq	fp, r1, sl, ror sp
    48d8:	strdeq	r7, [r0], -r4
    48dc:	andeq	r0, r0, r0, lsr r1
    48e0:	muleq	r0, r8, r1
    48e4:	andeq	ip, r1, sl, lsr #1
    48e8:	andeq	r7, r0, r6, asr #31
    48ec:	muleq	r1, r6, r0
    48f0:	andeq	r7, r0, r4, lsr #31
    48f4:	muleq	r0, r2, r0
    48f8:	andeq	ip, r1, lr
    48fc:	strdeq	fp, [r1], -ip
    4900:	andeq	r7, r0, sl, lsl pc
    4904:	strdeq	fp, [r1], -r4
    4908:	andeq	fp, r1, lr, asr #31
    490c:	andeq	r0, r0, r8, asr #3
    4910:	andeq	r7, r0, r2, lsr lr
    4914:	strdeq	fp, [r1], -ip
    4918:	strdeq	fp, [r1], -r0
    491c:	andeq	fp, r1, r4, ror #29
    4920:	andeq	fp, r1, lr, asr #29
    4924:	muleq	r1, r8, lr
    4928:	andeq	r0, r0, ip, asr #2
    492c:	andeq	r9, r0, r6, lsr #9
    4930:	andeq	fp, r1, r6, ror #28
    4934:	andeq	r7, r0, r8, lsl #27
    4938:	andeq	fp, r1, r0, asr lr
    493c:			; <UNDEFINED> instruction: 0x000001b4
    4940:	andeq	r0, r0, r4, lsl #3
    4944:	andeq	r0, r0, r8, ror #3
    4948:	andeq	fp, r1, ip, lsr sp
    494c:	andeq	r7, r0, lr, asr #24
    4950:	muleq	r0, ip, r3
    4954:	strdeq	fp, [r1], -r6
    4958:	andeq	r7, r0, r8, lsl ip
    495c:	andeq	fp, r1, ip, asr #25
    4960:			; <UNDEFINED> instruction: 0x0001bcb6
    4964:	andeq	r0, r0, r8, asr r1
    4968:	muleq	r1, r4, ip
    496c:	andeq	fp, r1, r6, lsl #25
    4970:	muleq	r0, sl, fp
    4974:	andeq	r7, r0, r4, lsr #22
    4978:	andeq	fp, r1, lr, asr #23
    497c:	strdeq	r7, [r0], -r0
    4980:	andeq	fp, r1, lr, lsr #23
    4984:	andeq	r7, r0, sl, asr #21
    4988:	andeq	fp, r1, r0, ror #22
    498c:	andeq	r9, r0, r4, ror #2
    4990:	andeq	r9, r0, r8, asr #1
    4994:	andeq	r9, r0, sl, rrx
    4998:	andeq	fp, r1, r8, asr #20
    499c:	andeq	r7, r0, sl, ror #18
    49a0:	andeq	r7, r0, lr, lsr r9
    49a4:	strheq	r9, [r0], -sl
    49a8:	strdeq	fp, [r1], -ip
    49ac:	andeq	r7, r0, lr, lsl r9
    49b0:	andeq	r9, r0, r4, rrx
    49b4:	ldrdeq	fp, [r1], -sl
    49b8:	strdeq	r7, [r0], -ip
    49bc:	andeq	r7, r0, ip, lsr #17
    49c0:	andeq	fp, r1, r2, asr r9
    49c4:	andeq	r7, r0, r4, ror r8
    49c8:	andeq	r7, r0, r2, asr r8
    49cc:	andeq	r7, r0, r0, asr #16
    49d0:	strdeq	r8, [r0], -ip
    49d4:			; <UNDEFINED> instruction: 0x0001b8be
    49d8:	andeq	r8, r0, sl, ror #30
    49dc:	cfldr32mi	mvfx11, [r9, #-992]	; 0xfffffc20
    49e0:	cmplt	r0, #2097152000	; 0x7d000000
    49e4:			; <UNDEFINED> instruction: 0xf7ff4604
    49e8:	blmi	602a3c <_zero_@@Base+0x5e2798>
    49ec:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    49f0:	ldmibvs	r8, {r1, r5, r8, r9, ip, sp, pc}
    49f4:	eorvc	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    49f8:	ldmibne	r1, {r1, r2, r7}
    49fc:	ldmdavs	pc, {r0, r1, r2, r3, r5, r6, r8, ip, sp, pc}^	; <UNPREDICTABLE>
    4a00:	svcvc	0x001e1d31
    4a04:			; <UNDEFINED> instruction: 0xf1004411
    4a08:			; <UNDEFINED> instruction: 0xf8c30c01
    4a0c:	eorsvc	ip, lr, r8, lsl r0
    4a10:	eorcs	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    4a14:	addsvs	r6, r7, fp, lsl sl
    4a18:	blmi	31ce6c <_zero_@@Base+0x2fcbc8>
    4a1c:	stmiavs	r2!, {r0, r9, sl, sp}
    4a20:	ldrbtmi	r6, [fp], #-2336	; 0xfffff6e0
    4a24:	stmdbmi	sl, {r2, r3, sp, lr}
    4a28:	subsvs	r6, sl, r8, lsl r2
    4a2c:	stmdapl	r9!, {r5, fp, sp, lr}^
    4a30:	streq	lr, [r9], -r3, asr #19
    4a34:	ldmdavc	r2, {r1, r3, sp, lr}
    4a38:	ldcllt	7, cr7, [r8, #104]!	; 0x68
    4a3c:	umulleq	r6, r9, r9, r9
    4a40:	svclt	0x0000e7eb
    4a44:	andeq	fp, r1, r0, lsr #8
    4a48:	andeq	fp, r1, ip, ror r7
    4a4c:	andeq	fp, r1, r6, asr #14
    4a50:	andeq	r0, r0, r0, lsr r1
    4a54:	cfldr32mi	mvfx11, [r1], {248}	; 0xf8
    4a58:	ldrbtmi	r4, [ip], #-3857	; 0xfffff0ef
    4a5c:	stmdbvs	r6!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    4a60:	stmibvs	r5!, {r1, r2, r3, r4, r6, r7, r8, ip, sp, pc}
    4a64:	eoreq	pc, r5, r6, asr r8	; <UNPREDICTABLE>
    4a68:			; <UNDEFINED> instruction: 0xf7ffb1b8
    4a6c:	movwcs	pc, #2103	; 0x837	; <UNPREDICTABLE>
    4a70:	eorcc	pc, r5, r6, asr #16
    4a74:	stfccd	f3, [r1, #-564]	; 0xfffffdcc
    4a78:			; <UNDEFINED> instruction: 0xf85661a5
    4a7c:	cmnlt	r3, r5, lsr #32
    4a80:	strcs	r6, [r1, #-2202]	; 0xfffff766
    4a84:	stmdbmi	r7, {r3, r4, r8, fp, sp, lr}
    4a88:	eorvs	r6, r0, #98	; 0x62
    4a8c:	ldmdapl	fp!, {r3, r4, fp, sp, lr}^
    4a90:	streq	lr, [r9, #-2500]	; 0xfffff63c
    4a94:	ldmdavc	r3, {r1, r3, r4, sp, lr}
    4a98:	ldcllt	7, cr7, [r8, #140]!	; 0x8c
    4a9c:	andeq	fp, r1, lr, lsl #14
    4aa0:	andeq	fp, r1, r4, lsr #7
    4aa4:	andeq	r0, r0, r0, lsr r1
    4aa8:	ldrblt	r2, [r8, #2305]!	; 0x901
    4aac:			; <UNDEFINED> instruction: 0x1e8fd91b
    4ab0:	stmiblt	r4, {r2, r6, r7, r8, sl, fp, ip, lr}^
    4ab4:			; <UNDEFINED> instruction: 0xf8114401
    4ab8:	ldmiblt	r6, {r0, sl, fp, sp, lr}
    4abc:	eorscs	r4, r0, r5, lsl #12
    4ac0:	mrc	7, 6, APSR_nzcv, cr14, cr12, {7}
    4ac4:	orrlt	r4, r8, r4, lsl #12
    4ac8:	sbcvs	r2, r7, r1, lsl #6
    4acc:	strpl	lr, [r1, #-2496]	; 0xfffff640
    4ad0:	andvs	r6, r6, r6, asr #2
    4ad4:	orrvs	r6, r6, r7, lsl #2
    4ad8:	strvs	lr, [sl], -r0, asr #19
    4adc:			; <UNDEFINED> instruction: 0xf7fe61c3
    4ae0:	strtmi	pc, [r0], -r5, asr #31
    4ae4:	strcs	fp, [r0], #-3576	; 0xfffff208
    4ae8:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    4aec:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4af0:			; <UNDEFINED> instruction: 0xff78f7fe
    4af4:	andeq	r8, r0, sl, ror sp
    4af8:	cfstr32ne	mvfx11, [pc], {248}	; 0xf8
    4afc:	strmi	r4, [sp], -r4, lsl #12
    4b00:			; <UNDEFINED> instruction: 0xf7fc4638
    4b04:	ldrhlt	lr, [r0, #238]	; 0xee
    4b08:	strmi	r2, [r6], -r0, lsl #26
    4b0c:			; <UNDEFINED> instruction: 0xf104bfc2
    4b10:			; <UNDEFINED> instruction: 0xf10630ff
    4b14:	stmdbne	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    4b18:			; <UNDEFINED> instruction: 0xf810dd05
    4b1c:	adcmi	r2, r0, #1, 30
    4b20:	svccs	0x0001f803
    4b24:	ldmdbne	r2!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    4b28:	ldrtmi	r2, [r9], -r0, lsl #6
    4b2c:	subsvc	r4, r3, r0, lsr r6
    4b30:			; <UNDEFINED> instruction: 0xf7ff5573
    4b34:	teqlt	r0, r9	; <illegal shifter operand>	; <UNPREDICTABLE>
    4b38:	cmpvs	r2, r1, lsl #4
    4b3c:	stmdami	r4, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    4b40:			; <UNDEFINED> instruction: 0xf7fe4478
    4b44:	stmdami	r3, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    4b48:			; <UNDEFINED> instruction: 0xf7fe4478
    4b4c:	svclt	0x0000ff4b
    4b50:	andeq	r8, r0, r4, asr sp
    4b54:	andeq	r8, r0, r8, ror sp
    4b58:			; <UNDEFINED> instruction: 0x4604b510
    4b5c:	mrc	7, 5, APSR_nzcv, cr10, cr12, {7}
    4b60:	strtmi	r4, [r0], -r1, lsl #12
    4b64:			; <UNDEFINED> instruction: 0x4010e8bd
    4b68:	svclt	0x00c6f7ff
    4b6c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4b70:			; <UNDEFINED> instruction: 0x47706818
    4b74:	andeq	fp, r1, sl, lsr #10
    4b78:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4b7c:			; <UNDEFINED> instruction: 0x47706a58
    4b80:	andeq	fp, r1, lr, ror #11
    4b84:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4b88:			; <UNDEFINED> instruction: 0x47706bd8
    4b8c:	andeq	fp, r1, r2, ror #11
    4b90:	bmi	d77a0 <_zero_@@Base+0xb74fc>
    4b94:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4b98:			; <UNDEFINED> instruction: 0x47706818
    4b9c:	andeq	fp, r1, ip, ror #4
    4ba0:	muleq	r0, r8, r1
    4ba4:	bmi	d77b4 <_zero_@@Base+0xb7510>
    4ba8:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4bac:			; <UNDEFINED> instruction: 0x47706818
    4bb0:	andeq	fp, r1, r8, asr r2
    4bb4:	andeq	r0, r0, r0, lsr r1
    4bb8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4bbc:			; <UNDEFINED> instruction: 0x47706018
    4bc0:	ldrdeq	fp, [r1], -lr
    4bc4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4bc8:			; <UNDEFINED> instruction: 0x47706258
    4bcc:	andeq	fp, r1, r2, lsr #11
    4bd0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4bd4:			; <UNDEFINED> instruction: 0x477063d8
    4bd8:	muleq	r1, r6, r5
    4bdc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4be0:			; <UNDEFINED> instruction: 0x47706c18
    4be4:	andeq	fp, r1, sl, lsl #11
    4be8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4bec:			; <UNDEFINED> instruction: 0x47706418
    4bf0:	andeq	fp, r1, lr, ror r5
    4bf4:	mrcmi	5, 0, fp, cr3, cr8, {7}
    4bf8:	ldmdbvs	r5!, {r1, r2, r3, r4, r5, r6, sl, lr}
    4bfc:	ldmibvs	r4!, {r0, r2, r4, r7, r8, ip, sp, pc}
    4c00:	eoreq	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    4c04:	streq	lr, [r4], #2821	; 0xb05
    4c08:	strcs	fp, [r0, -r0, ror #2]
    4c0c:			; <UNDEFINED> instruction: 0xff66f7fe
    4c10:			; <UNDEFINED> instruction: 0xf7ff6027
    4c14:	ldmibvs	r4!, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    4c18:	eoreq	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    4c1c:	streq	lr, [r4], #2821	; 0xb05
    4c20:	mvnsle	r2, r0, lsl #16
    4c24:			; <UNDEFINED> instruction: 0xf7fc4628
    4c28:	blmi	200370 <_zero_@@Base+0x1e00cc>
    4c2c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    4c30:	tstvs	sl, r0, lsl r6
    4c34:	andcs	lr, r5, #3194880	; 0x30c000
    4c38:	orrsvs	r6, sl, #90	; 0x5a
    4c3c:	subsvs	r6, sl, #26
    4c40:	ldcllt	3, cr6, [r8, #872]!	; 0x368
    4c44:	andeq	fp, r1, r0, ror r5
    4c48:	andeq	fp, r1, sl, lsr r5
    4c4c:	mrclt	7, 0, APSR_nzcv, cr6, cr12, {7}
    4c50:	stcllt	7, cr15, [r6, #1008]!	; 0x3f0
    4c54:	ldclt	7, cr15, [r6, #1008]!	; 0x3f0
    4c58:			; <UNDEFINED> instruction: 0xf7fdb508
    4c5c:	blx	fec43440 <_zero_@@Base+0xfec2319c>
    4c60:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    4c64:	svclt	0x0000bd08
    4c68:	tstcs	r1, r3, lsl #22
    4c6c:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
    4c70:	mulsvs	r9, fp, r8
    4c74:	svclt	0x00004770
    4c78:	muleq	r1, r2, r1
    4c7c:	ldrdeq	r0, [r0], -r4
    4c80:	bmi	2978ac <_zero_@@Base+0x277608>
    4c84:	ldrbtmi	r4, [fp], #-2314	; 0xfffff6f6
    4c88:	ldrcs	fp, [ip], #-1040	; 0xfffffbf0
    4c8c:	ldmpl	sl, {r0, r3, r4, r6, fp, ip, lr}
    4c90:	ldmdavs	r3, {r3, fp, sp, lr}
    4c94:	blx	11ede2 <_zero_@@Base+0xfeb3e>
    4c98:	mcrrne	3, 0, r0, r8, cr3
    4c9c:	blmi	142e18 <_zero_@@Base+0x122b74>
    4ca0:	subsvs	r6, r0, fp, asr r8
    4ca4:			; <UNDEFINED> instruction: 0x47705c58
    4ca8:	andeq	fp, r1, sl, ror r1
    4cac:	andeq	r0, r0, r0, ror #3
    4cb0:	andeq	r0, r0, ip, ror #2
    4cb4:	mrcmi	5, 0, fp, cr14, cr0, {3}
    4cb8:	ldrbtmi	r4, [lr], #-2846	; 0xfffff4e2
    4cbc:	stmdavs	r8!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    4cc0:	mrc	7, 3, APSR_nzcv, cr8, cr12, {7}
    4cc4:			; <UNDEFINED> instruction: 0x4604285c
    4cc8:	stmdavs	r8!, {r0, r1, r5, ip, lr, pc}
    4ccc:	blx	1ac0ce8 <_zero_@@Base+0x1aa0a44>
    4cd0:	ldcl	7, cr15, [r4, #1008]!	; 0x3f0
    4cd4:			; <UNDEFINED> instruction: 0xf8336803
    4cd8:	ldreq	r3, [fp, #-20]	; 0xffffffec
    4cdc:	ldccc	15, cr11, [r0], #-288	; 0xfffffee0
    4ce0:			; <UNDEFINED> instruction: 0xf1a4d415
    4ce4:	blcs	6459f0 <_zero_@@Base+0x62574c>
    4ce8:	ldccc	15, cr11, [r7], #-608	; 0xfffffda0
    4cec:			; <UNDEFINED> instruction: 0xf1a4d90f
    4cf0:	blcs	645a7c <_zero_@@Base+0x6257d8>
    4cf4:	mrrccc	15, 9, fp, r7, cr8
    4cf8:			; <UNDEFINED> instruction: 0x2c2bd909
    4cfc:	stccs	15, cr11, [lr], #-96	; 0xffffffa0
    4d00:	stccs	0, cr13, [sp], #-20	; 0xffffffec
    4d04:	stccs	0, cr13, [r0], #-12
    4d08:	ldrtcs	fp, [sl], #-4044	; 0xfffff034
    4d0c:			; <UNDEFINED> instruction: 0x4620247e
    4d10:	stmdavs	r8!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    4d14:	mcr	7, 2, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    4d18:	strmi	r2, [r4], -sl, lsl #16
    4d1c:	stmdavs	r8!, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    4d20:	mcr	7, 2, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    4d24:	andcs	r4, r0, #4, 22	; 0x1000
    4d28:			; <UNDEFINED> instruction: 0x601a58f3
    4d2c:	strb	r4, [ip, r4, lsl #12]
    4d30:	andeq	fp, r1, r6, asr #2
    4d34:	andeq	r0, r0, r4, lsl #3
    4d38:	ldrdeq	r0, [r0], -ip
    4d3c:	stmdbmi	r9, {r3, r8, r9, fp, lr}
    4d40:	stmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    4d44:	ldrcs	fp, [ip, #-1072]	; 0xfffffbd0
    4d48:	stmdavs	r4, {r0, r1, r3, r4, r6, fp, ip, lr}^
    4d4c:	stclne	8, cr6, [r1], #-108	; 0xffffff94
    4d50:	andcc	pc, r2, #5120	; 0x1400
    4d54:	subvs	r6, r1, r3, asr r8
    4d58:	ldclt	13, cr5, [r0], #-96	; 0xffffffa0
    4d5c:	svclt	0x00004770
    4d60:	andeq	fp, r1, r0, asr #1
    4d64:	andeq	r0, r0, ip, ror #2
    4d68:	svcmi	0x00f0e92d
    4d6c:			; <UNDEFINED> instruction: 0xf8dfb08d
    4d70:	stfged	f3, [r9], {212}	; 0xd4
    4d74:			; <UNDEFINED> instruction: 0xf10d4b74
    4d78:	ldrbtmi	r0, [fp], #2076	; 0x81c
    4d7c:	cdpge	4, 0, cr9, cr8, cr1, {0}
    4d80:			; <UNDEFINED> instruction: 0xf85b4605
    4d84:	strbmi	r3, [r0], -r3
    4d88:	movwls	r4, #9743	; 0x260f
    4d8c:	movwls	r6, #47131	; 0xb81b
    4d90:	stc2l	0, cr15, [ip], {3}
    4d94:			; <UNDEFINED> instruction: 0xf0034630
    4d98:	strtmi	pc, [r0], -r9, asr #25
    4d9c:	stc2l	0, cr15, [r6], {3}
    4da0:			; <UNDEFINED> instruction: 0xf85b4b6a
    4da4:	ldmdavs	r8, {r0, r1, ip, sp}
    4da8:			; <UNDEFINED> instruction: 0xf0039304
    4dac:			; <UNDEFINED> instruction: 0x4639fcbb
    4db0:	strtmi	r9, [r0], -r6
    4db4:	ldc2l	0, cr15, [r2, #16]
    4db8:	ldmdacs	lr!, {r3, r5, r7, r8, r9, sl, lr}^
    4dbc:	stmdacs	fp!, {r2, r3, r4, r5, r6, r7, ip, lr, pc}
    4dc0:	subsle	r4, sl, r4, lsl #12
    4dc4:	svclt	0x001c282d
    4dc8:	movwls	r2, #13056	; 0x3300
    4dcc:	stccs	0, cr13, [r3], #-320	; 0xfffffec0
    4dd0:	strmi	sp, [r8, pc, lsr #24]!
    4dd4:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    4dd8:	andls	r2, r5, r3, lsr #16
    4ddc:	andcs	fp, r0, #204, 30	; 0x330
    4de0:	adcsmi	r2, ip, #268435456	; 0x10000000
    4de4:	andcs	fp, r0, #184, 30	; 0x2e0
    4de8:	teqle	fp, r0, lsl #20
    4dec:	strbmi	r4, [r8], -r1, lsr #12
    4df0:	ldc2	0, cr15, [r4, #16]!
    4df4:	blcs	8eba10 <_zero_@@Base+0x8cb76c>
    4df8:	adchi	pc, r0, r0, lsl #6
    4dfc:	bcc	1220 <calloc@plt-0x534>
    4e00:	adcmi	r4, r7, #28, 12	; 0x1c00000
    4e04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4e08:	stmdbls	r9, {r1, r4, r5, r9, sl, lr}
    4e0c:			; <UNDEFINED> instruction: 0x4654bfd8
    4e10:			; <UNDEFINED> instruction: 0xf0049806
    4e14:			; <UNDEFINED> instruction: 0x4621f87f
    4e18:			; <UNDEFINED> instruction: 0xf0044640
    4e1c:	movwcs	pc, #3487	; 0xd9f	; <UNPREDICTABLE>
    4e20:	ldmib	sp, {r1, r3, r6, r9, sl, lr}^
    4e24:			; <UNDEFINED> instruction: 0xf0041007
    4e28:			; <UNDEFINED> instruction: 0x47a8f817
    4e2c:	strmi	r2, [r4], -r3, lsr #16
    4e30:	stccs	13, cr13, [lr], #-924	; 0xfffffc64
    4e34:	blls	f8ed4 <_zero_@@Base+0xd8c30>
    4e38:	blcs	2ae58 <_zero_@@Base+0xabb4>
    4e3c:			; <UNDEFINED> instruction: 0xf001d172
    4e40:			; <UNDEFINED> instruction: 0x4640fd37
    4e44:	stc2	0, cr15, [ip], #-12
    4e48:			; <UNDEFINED> instruction: 0xf0034630
    4e4c:	stmdals	r1, {r0, r3, r5, sl, fp, ip, sp, lr, pc}
    4e50:	stc2	0, cr15, [r6], #-12
    4e54:	bls	2eba64 <_zero_@@Base+0x2cb7c0>
    4e58:	addsmi	r6, sl, #1769472	; 0x1b0000
    4e5c:	andlt	sp, sp, r0, ror r1
    4e60:	svchi	0x00f0e8bd
    4e64:			; <UNDEFINED> instruction: 0x46481e79
    4e68:	ldc2l	0, cr15, [r8, #-16]!
    4e6c:	strb	r9, [r5, r5, lsl #22]
    4e70:	movwcs	r4, #6056	; 0x17a8
    4e74:	strmi	r9, [r4], -r3, lsl #6
    4e78:	strmi	lr, [r8, r9, lsr #15]!
    4e7c:	movwls	r2, #13056	; 0x3300
    4e80:	str	r4, [r4, r4, lsl #12]!
    4e84:	addmi	r4, r7, #168, 14	; 0x2a00000
    4e88:	ldrtmi	r4, [r0], -r4, lsl #12
    4e8c:			; <UNDEFINED> instruction: 0xf107bfd8
    4e90:			; <UNDEFINED> instruction: 0xf00334ff
    4e94:	strbmi	pc, [r0], -r5, lsl #24	; <UNPREDICTABLE>
    4e98:	stc2	0, cr15, [r2], {3}
    4e9c:			; <UNDEFINED> instruction: 0xf85b4b2c
    4ea0:	ldmdavs	r8, {r0, r1, ip, sp}
    4ea4:	ldc2	0, cr15, [lr], #-12
    4ea8:	andls	r9, sl, r4, lsl #22
    4eac:			; <UNDEFINED> instruction: 0xf0036818
    4eb0:	stccs	12, cr15, [r3], #-228	; 0xffffff1c
    4eb4:	ldcle	0, cr9, [lr], #-32	; 0xffffffe0
    4eb8:	beq	a412f4 <_zero_@@Base+0xa21050>
    4ebc:	blcc	12e0 <calloc@plt-0x474>
    4ec0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4ec4:	ldrtmi	r2, [r2], -r0, lsl #6
    4ec8:			; <UNDEFINED> instruction: 0xf1099909
    4ecc:			; <UNDEFINED> instruction: 0xf0040901
    4ed0:	strtmi	pc, [r1], -r1, lsr #16
    4ed4:			; <UNDEFINED> instruction: 0xf0044640
    4ed8:	movwcs	pc, #3393	; 0xd41	; <UNPREDICTABLE>
    4edc:	ldmib	sp, {r1, r4, r5, r9, sl, lr}^
    4ee0:			; <UNDEFINED> instruction: 0xf0031007
    4ee4:	movwcs	pc, #4025	; 0xfb9	; <UNPREDICTABLE>
    4ee8:	ldmib	sp, {r1, r4, r6, r9, sl, lr}^
    4eec:			; <UNDEFINED> instruction: 0xf0041009
    4ef0:			; <UNDEFINED> instruction: 0x47a8f811
    4ef4:	svclt	0x00d82823
    4ef8:	strmi	r4, [r4], -r7, lsl #5
    4efc:	svclt	0x00d89808
    4f00:	stccs	6, cr4, [r3], #-368	; 0xfffffe90
    4f04:			; <UNDEFINED> instruction: 0x464bddde
    4f08:	stmdbls	sl, {r1, r4, r5, r9, sl, lr}
    4f0c:			; <UNDEFINED> instruction: 0xf87cf004
    4f10:	stmdals	r6, {r8, r9, sp}
    4f14:	stmdbls	r8, {r1, r2, r9, fp, sp, pc}
    4f18:			; <UNDEFINED> instruction: 0xff9ef003
    4f1c:	stmdals	r6, {r0, r1, r8, r9, fp, ip, pc}
    4f20:	addle	r2, ip, r0, lsl #22
    4f24:	strmi	r9, [r1], -r4, lsl #22
    4f28:	ldmdavs	r8, {r1, r2, r9, fp, sp, pc}
    4f2c:			; <UNDEFINED> instruction: 0xf0032300
    4f30:	stmdals	r6, {r0, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    4f34:			; <UNDEFINED> instruction: 0xf04fe783
    4f38:	strb	r0, [r4, r0, lsl #18]!
    4f3c:			; <UNDEFINED> instruction: 0xe778461c
    4f40:	stcl	7, cr15, [r8], #-1008	; 0xfffffc10
    4f44:	andeq	fp, r1, r6, lsl #1
    4f48:	andeq	r0, r0, r4, lsl r1
    4f4c:	ldrdeq	r0, [r0], -r8
    4f50:	andeq	r0, r0, r0, lsl r1
    4f54:	ldrbmi	lr, [r0, sp, lsr #18]!
    4f58:			; <UNDEFINED> instruction: 0xf8dfb082
    4f5c:	strmi	lr, [r5], -r0, ror #2
    4f60:	andscs	r4, ip, r7, asr r9
    4f64:	bmi	15d6364 <_zero_@@Base+0x15b60c0>
    4f68:			; <UNDEFINED> instruction: 0xf85e682b
    4f6c:			; <UNDEFINED> instruction: 0xf8d56001
    4f70:	ldmdavs	r1!, {r2, lr, pc}
    4f74:	stmdaeq	r1, {r2, r3, r8, ip, sp, lr, pc}
    4f78:			; <UNDEFINED> instruction: 0xf85e9101
    4f7c:	ldmdavs	sl!, {r1, ip, sp, lr}
    4f80:	movwcs	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
    4f84:			; <UNDEFINED> instruction: 0xf814685c
    4f88:	blcs	b90fc0 <_zero_@@Base+0xb70d1c>
    4f8c:	blcs	eb4bf4 <_zero_@@Base+0xe94950>
    4f90:	tstcs	r1, r4, lsl pc
    4f94:	rsble	r2, pc, r0, lsl #2
    4f98:	movweq	lr, #35588	; 0x8b04
    4f9c:	beq	33fbb4 <_zero_@@Base+0x31f910>
    4fa0:	stmdbeq	r1, {r2, r6, r7, r8, ip, sp, lr, pc}
    4fa4:	andeq	lr, sl, r3, lsr #23
    4fa8:	tsteq	r3, r9, lsl #22
    4fac:	blcs	83000 <_zero_@@Base+0x62d5c>
    4fb0:	svclt	0x00182a2e
    4fb4:	mvnsle	r2, sl, lsr sl
    4fb8:	eorsle	r2, r6, lr, lsr #20
    4fbc:			; <UNDEFINED> instruction: 0xf8c52801
    4fc0:			; <UNDEFINED> instruction: 0xf8148004
    4fc4:	cmple	fp, ip
    4fc8:			; <UNDEFINED> instruction: 0x2c004b3f
    4fcc:	stccs	0, cr13, [r1], {75}	; 0x4b
    4fd0:	stccs	0, cr13, [r9], {72}	; 0x48
    4fd4:			; <UNDEFINED> instruction: 0x2100bf98
    4fd8:			; <UNDEFINED> instruction: 0xf003d855
    4fdc:	stmibvs	r1, {r0, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    4fe0:	ldccs	0, cr9, [sl], #-0
    4fe4:			; <UNDEFINED> instruction: 0xf04fd017
    4fe8:			; <UNDEFINED> instruction: 0xf04f0e09
    4fec:	stccs	12, cr0, [lr], #-112	; 0xffffff90
    4ff0:	mcrrne	0, 0, sp, fp, cr6
    4ff4:	svclt	0x008c2c09
    4ff8:	and	pc, r0, r1, lsl #17
    4ffc:	ldrmi	r7, [r9], -ip
    5000:	stmdavs	fp!, {r3, r4, r5, fp, sp, lr}
    5004:	blx	31f1b6 <_zero_@@Base+0x2fef12>
    5008:	mrrcne	3, 0, r0, r0, cr3	; <UNPREDICTABLE>
    500c:	rsbvs	r6, r8, fp, asr r8
    5010:	ldccs	12, cr5, [sl], #-624	; 0xfffffd90
    5014:	stmdals	r0, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
    5018:	mcrr2	0, 0, pc, sl, cr1	; <UNPREDICTABLE>
    501c:	ldmdavs	r3!, {r0, r9, fp, ip, pc}
    5020:			; <UNDEFINED> instruction: 0xd149429a
    5024:	pop	{r1, ip, sp, pc}
    5028:	stclpl	7, cr8, [r3], #-960	; 0xfffffc40
    502c:	blcs	e8c15c <_zero_@@Base+0xe6beb8>
    5030:	strtmi	sp, [r2], #-196	; 0xffffff3c
    5034:	bne	ff44b1c8 <_zero_@@Base+0xff42af24>
    5038:	bl	83088 <_zero_@@Base+0x62de4>
    503c:	svceq	0x003af1be
    5040:			; <UNDEFINED> instruction: 0xf8c5d1f9
    5044:			; <UNDEFINED> instruction: 0xf8148004
    5048:	stmdacs	r0, {r2, r3, lr}
    504c:	andcs	sp, r1, r5, asr #3
    5050:			; <UNDEFINED> instruction: 0xf976f003
    5054:	stmibvs	r1, {r8, r9, sp}
    5058:			; <UNDEFINED> instruction: 0xf8019000
    505c:	strb	r3, [r0, r1, lsl #22]
    5060:	ldrb	r2, [r2, r0, lsl #2]!
    5064:			; <UNDEFINED> instruction: 0xf85e4b19
    5068:	ldmdavs	r8, {r0, r1, ip, sp}
    506c:	stc2	0, cr15, [r8], {1}
    5070:	movwcc	r6, #6251	; 0x186b
    5074:	ldrb	r6, [r1, fp, rrx]
    5078:	andsle	r2, r3, lr, lsr #22
    507c:	andhi	pc, r4, r5, asr #17
    5080:	andmi	pc, ip, r4, lsl r8	; <UNPREDICTABLE>
    5084:	strbtmi	lr, [pc], -r3, ror #15
    5088:			; <UNDEFINED> instruction: 0xf0034638
    508c:	strtmi	pc, [r1], -pc, asr #22
    5090:			; <UNDEFINED> instruction: 0xf0044638
    5094:	stmdals	r0, {r0, r1, r5, r6, sl, fp, ip, sp, lr, pc}
    5098:	stc2	0, cr15, [sl], {1}
    509c:	movwcc	r6, #6251	; 0x186b
    50a0:	ldr	r6, [fp, fp, rrx]!
    50a4:	andcc	pc, r8, r4, lsl r8	; <UNPREDICTABLE>
    50a8:	andeq	pc, r2, #12, 2
    50ac:	svclt	0x001c2b3a
    50b0:	strbmi	r4, [r1], -r8, lsl #12
    50b4:			; <UNDEFINED> instruction: 0xe7e1d1bd
    50b8:	bl	feb430b0 <_zero_@@Base+0xfeb22e0c>
    50bc:	muleq	r1, ip, lr
    50c0:	andeq	r0, r0, r4, lsl r1
    50c4:	andeq	r0, r0, ip, ror #2
    50c8:	ldrdeq	r0, [r0], -r8
    50cc:	andeq	r0, r0, r0, lsl r1
    50d0:			; <UNDEFINED> instruction: 0x4606b570
    50d4:	blmi	2580fc <_zero_@@Base+0x237e58>
    50d8:	stmiapl	r5!, {r2, r3, r4, r5, r6, sl, lr}^
    50dc:			; <UNDEFINED> instruction: 0xf0036828
    50e0:	blmi	203c64 <_zero_@@Base+0x1e39c0>
    50e4:	blmi	1f3504 <_zero_@@Base+0x1d3260>
    50e8:	stmdavs	sp!, {r0, r1, r5, r6, r7, fp, ip, lr}
    50ec:			; <UNDEFINED> instruction: 0xf0036818
    50f0:	eorvs	pc, r8, r9, lsl fp	; <UNPREDICTABLE>
    50f4:	svclt	0x0000bd70
    50f8:	andeq	sl, r1, r8, lsr #26
    50fc:	strdeq	r0, [r0], -r4
    5100:	andeq	r0, r0, r0, lsl r1
    5104:	ldrdeq	r0, [r0], -r8
    5108:	svcmi	0x00f0e92d
    510c:			; <UNDEFINED> instruction: 0xf8dfb08b
    5110:	stmdage	r8, {r2, r3, r6, r8, r9, fp, sp, pc}
    5114:	blmi	1243498 <_zero_@@Base+0x12231f4>
    5118:	ldrbtmi	r2, [sl], #768	; 0x300
    511c:			; <UNDEFINED> instruction: 0xf8df9006
    5120:			; <UNDEFINED> instruction: 0xf85a1b44
    5124:			; <UNDEFINED> instruction: 0xf8df4004
    5128:	strls	r2, [r5], #-2880	; 0xfffff4c0
    512c:	strls	r6, [r9], #-2084	; 0xfffff7dc
    5130:	andmi	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    5134:	movwcc	lr, #2500	; 0x9c4
    5138:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    513c:	andls	r7, r0, #19
    5140:	blx	ffd41154 <_zero_@@Base+0xffd20eb0>
    5144:	blcc	9434c8 <_zero_@@Base+0x923224>
    5148:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    514c:	ldmdavc	fp, {r2, r8, r9, ip, pc}
    5150:			; <UNDEFINED> instruction: 0xf0402b00
    5154:			; <UNDEFINED> instruction: 0xf8df8434
    5158:			; <UNDEFINED> instruction: 0x26003b18
    515c:	bleq	5434e0 <_zero_@@Base+0x52323c>
    5160:			; <UNDEFINED> instruction: 0xf8df211c
    5164:			; <UNDEFINED> instruction: 0x460fcb14
    5168:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    516c:	stmdavs	r2!, {r0, r2, r5, fp, sp, lr}^
    5170:	andsvs	r9, lr, r1, lsl #6
    5174:	andvs	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    5178:	blcc	434fc <_zero_@@Base+0x23258>
    517c:	andls	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    5180:	movwls	r4, #29819	; 0x747b
    5184:	stmib	sp, {r0, r1, r4, r5, fp, sp, lr}^
    5188:	blx	6f59a <_zero_@@Base+0x4f2f6>
    518c:			; <UNDEFINED> instruction: 0xf8d13105
    5190:	ldrbmi	lr, [r2, #-12]!
    5194:			; <UNDEFINED> instruction: 0x3c05fb07
    5198:	stmdbls	r0, {r2, r4, r5, r6, r9, ip, lr, pc}
    519c:	mulls	r0, r1, r8
    51a0:	svceq	0x0000f1b9
    51a4:	stmdbls	r1, {r1, r2, r3, r5, r6, r8, ip, lr, pc}
    51a8:	stmdbcs	r0, {r0, r3, fp, sp, lr}
    51ac:			; <UNDEFINED> instruction: 0xf8dcd16a
    51b0:	mrrcne	0, 0, r0, r1, cr4
    51b4:			; <UNDEFINED> instruction: 0xf8106061
    51b8:			; <UNDEFINED> instruction: 0xf1a88002
    51bc:			; <UNDEFINED> instruction: 0xf1bb0b21
    51c0:	vrecps.f32	q0, q0, q6
    51c4:	ldm	pc, {r0, r1, r2, r4, r6, r7, r8, r9, pc}^	; <UNPREDICTABLE>
    51c8:	addseq	pc, r1, fp, lsl r0	; <UNPREDICTABLE>
    51cc:	sbceq	r0, sp, #1409286147	; 0x54000003
    51d0:	adcseq	r0, r9, #1409286147	; 0x54000003
    51d4:	bicseq	r0, r5, #-536870903	; 0xe0000009
    51d8:	bicseq	r0, r5, #1409286147	; 0x54000003
    51dc:	rsbeq	r0, ip, #-805306361	; 0xd0000007
    51e0:	subseq	r0, fp, #1409286147	; 0x54000003
    51e4:	eorseq	r0, sp, #1409286147	; 0x54000003
    51e8:	movweq	r0, #16949	; 0x4235
    51ec:	bicseq	r0, r5, #1409286147	; 0x54000003
    51f0:	bicseq	r0, r5, #1409286147	; 0x54000003
    51f4:	bicseq	r0, r5, #1409286147	; 0x54000003
    51f8:	bicseq	r0, r5, #1409286147	; 0x54000003
    51fc:	bicseq	r0, r5, #1409286147	; 0x54000003
    5200:	movweq	r0, #49896	; 0xc2e8
    5204:	bicseq	r0, r5, #200, 2	; 0x32
    5208:	ldrdeq	r0, [r1, -r5]!
    520c:			; <UNDEFINED> instruction: 0x01ad00a5
    5210:	bicseq	r0, r5, #-1073741783	; 0xc0000029
    5214:	bicseq	r0, r5, #1409286147	; 0x54000003
    5218:	bicseq	r0, r5, #1409286147	; 0x54000003
    521c:			; <UNDEFINED> instruction: 0x03ac0401
    5220:			; <UNDEFINED> instruction: 0x03270331
    5224:	ldrsbeq	r0, [r4], #53	; 0x35
    5228:	bicseq	r0, r5, #738197506	; 0x2c000002
    522c:	cmneq	r3, #-1275068415	; 0xb4000001
    5230:	bicseq	r0, r5, #145	; 0x91
    5234:	orreq	r0, fp, #1409286147	; 0x54000003
    5238:	bicseq	r0, r5, #1409286147	; 0x54000003
    523c:	bicseq	r0, r5, #165	; 0xa5
    5240:	bicseq	r0, r5, #1409286147	; 0x54000003
    5244:	bicseq	r0, r5, #-335544320	; 0xec000000
    5248:	bicseq	r0, r5, #1409286147	; 0x54000003
    524c:	andeq	r0, r9, #1409286147	; 0x54000003
    5250:	bicseq	r0, r5, #-1073741761	; 0xc000003f
    5254:	bicseq	r0, r5, #1409286147	; 0x54000003
    5258:	ldrsheq	r0, [r1, #27]!
    525c:	bicseq	r0, r5, #1409286147	; 0x54000003
    5260:	bicseq	r0, r5, #-1073741767	; 0xc0000039
    5264:	bicseq	r0, r5, #-1073741770	; 0xc0000036
    5268:	bicseq	r0, r5, #136, 2	; 0x22
    526c:	ldrsbeq	r0, [lr, #-53]!	; 0xffffffcb
    5270:	bicseq	r0, r5, #1409286147	; 0x54000003
    5274:	ldrsbeq	r0, [ip, #-53]	; 0xffffffcb
    5278:	bicseq	r0, r5, #-2147483631	; 0x80000011
    527c:	ldrdeq	r0, [fp, r5]
    5280:			; <UNDEFINED> instruction: 0x03bc012b
    5284:	stmdbge	r2, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    5288:			; <UNDEFINED> instruction: 0x271cb1f5
    528c:	and	r4, r0, r8, lsr #12
    5290:	blx	1df366 <_zero_@@Base+0x1bf0c2>
    5294:	stmibvs	r0, {ip, sp}
    5298:			; <UNDEFINED> instruction: 0xff90f001
    529c:	stmdavs	r3!, {r1, r4, r5, fp, sp, lr}
    52a0:	movwcs	pc, #15111	; 0x3b07	; <UNPREDICTABLE>
    52a4:			; <UNDEFINED> instruction: 0xf0016958
    52a8:			; <UNDEFINED> instruction: 0xf001ff89
    52ac:			; <UNDEFINED> instruction: 0xf001faa5
    52b0:	rsbvs	pc, r0, r3, lsr #21
    52b4:	blx	fe8412c0 <_zero_@@Base+0xfe82101c>
    52b8:	stmdacs	r0, {r5, sp, lr}
    52bc:			; <UNDEFINED> instruction: 0xf8d9d1e8
    52c0:			; <UNDEFINED> instruction: 0xb12b3000
    52c4:	blx	ff1c12d0 <_zero_@@Base+0xff1a102c>
    52c8:	ldrdcc	pc, [r0], -r9
    52cc:	mvnsle	r2, r0, lsl #22
    52d0:	ldmdavc	fp, {r2, r8, r9, fp, ip, pc}
    52d4:			; <UNDEFINED> instruction: 0xf0402b00
    52d8:	blls	166050 <_zero_@@Base+0x145dac>
    52dc:	ldmdavs	fp, {r0, r3, r9, fp, ip, pc}
    52e0:			; <UNDEFINED> instruction: 0xf040429a
    52e4:			; <UNDEFINED> instruction: 0xb00b84b9
    52e8:	svchi	0x00f0e8bd
    52ec:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    52f0:			; <UNDEFINED> instruction: 0xf0036818
    52f4:			; <UNDEFINED> instruction: 0xf8dffa3d
    52f8:	bls	93920 <_zero_@@Base+0x7367c>
    52fc:			; <UNDEFINED> instruction: 0x701858d3
    5300:	mcr2	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    5304:	ldmib	r4, {r0, r1, r4, r5, fp, sp, lr}^
    5308:	blx	1d9b12 <_zero_@@Base+0x1b986e>
    530c:			; <UNDEFINED> instruction: 0xf8d13105
    5310:	ldr	lr, [lr, -ip]!
    5314:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    5318:			; <UNDEFINED> instruction: 0xf0036818
    531c:			; <UNDEFINED> instruction: 0xf8dffa29
    5320:	bls	938a8 <_zero_@@Base+0x73604>
    5324:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    5328:			; <UNDEFINED> instruction: 0xf080fab0
    532c:			; <UNDEFINED> instruction: 0xf8890940
    5330:			; <UNDEFINED> instruction: 0xf0010000
    5334:	ldmib	r4, {r0, r1, r2, r3, r7, r9, fp, ip, sp, lr, pc}^
    5338:	ldmdavs	r3!, {r8, ip, lr}
    533c:	svceq	0x004af1b8
    5340:	mvfeqs	f7, f1
    5344:	andeq	pc, r2, #1073741824	; 0x40000000
    5348:			; <UNDEFINED> instruction: 0x3c05fb07
    534c:	ldrdeq	pc, [r4], -ip
    5350:	and	pc, r4, r4, asr #17
    5354:	rsbvs	r5, r2, r1, asr #24
    5358:	teqhi	pc, #0	; <UNPREDICTABLE>
    535c:	svceq	0x0042f1b8
    5360:	mvnshi	pc, #0
    5364:	svceq	0x005af1b8
    5368:	msrhi	SPSR_xc, #0
    536c:	ldrd	pc, [ip], -ip
    5370:			; <UNDEFINED> instruction: 0xf8dde70f
    5374:	mcrrne	0, 0, sl, sl, cr8
    5378:	mcrrpl	0, 6, r6, r3, cr2
    537c:			; <UNDEFINED> instruction: 0xf0002b22
    5380:	blcs	17255dc <_zero_@@Base+0x1705338>
    5384:	sadd16mi	fp, r8, r8
    5388:	rscshi	pc, sl, #64	; 0x40
    538c:	rsbvs	r3, r1, r2, lsl #2
    5390:	blcs	89c5a4 <_zero_@@Base+0x87c300>
    5394:	addhi	pc, sl, r0
    5398:	blcs	614110 <_zero_@@Base+0x5f3e6c>
    539c:	andge	sp, r2, #15400960	; 0xeb0000
    53a0:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    53a4:			; <UNDEFINED> instruction: 0x4710441a
    53a8:	ldrdeq	r0, [r0], -r7
    53ac:			; <UNDEFINED> instruction: 0xffffffcf
    53b0:			; <UNDEFINED> instruction: 0xffffffcf
    53b4:			; <UNDEFINED> instruction: 0xffffffcf
    53b8:			; <UNDEFINED> instruction: 0xffffffcf
    53bc:	andeq	r0, r0, r7, lsl #13
    53c0:	andeq	r0, r0, r3, lsl #13
    53c4:			; <UNDEFINED> instruction: 0xffffffcf
    53c8:			; <UNDEFINED> instruction: 0xffffffcf
    53cc:			; <UNDEFINED> instruction: 0xffffffcf
    53d0:	andeq	r0, r0, pc, ror r6
    53d4:			; <UNDEFINED> instruction: 0xffffffcf
    53d8:			; <UNDEFINED> instruction: 0xffffffcf
    53dc:			; <UNDEFINED> instruction: 0xffffffcf
    53e0:			; <UNDEFINED> instruction: 0xffffffcf
    53e4:			; <UNDEFINED> instruction: 0xffffffcf
    53e8:			; <UNDEFINED> instruction: 0xffffffcf
    53ec:			; <UNDEFINED> instruction: 0xffffffcf
    53f0:	andeq	r0, r0, fp, ror r6
    53f4:			; <UNDEFINED> instruction: 0xffffffcf
    53f8:			; <UNDEFINED> instruction: 0xffffffcf
    53fc:	andeq	r0, r0, r7, ror r6
    5400:	andeq	r0, r0, r3, ror r6
    5404:			; <UNDEFINED> instruction: 0xffffffcf
    5408:	andeq	r0, r0, pc, ror #12
    540c:	mlsvs	r5, r5, ip, r1
    5410:	ldreq	r5, [r9], -r3, asr #24
    5414:	teqhi	lr, #0, 2	; <UNPREDICTABLE>
    5418:			; <UNDEFINED> instruction: 0xf0014618
    541c:			; <UNDEFINED> instruction: 0xe771fe3d
    5420:			; <UNDEFINED> instruction: 0xf0012002
    5424:	stmdacs	r0, {r0, r1, r2, r4, r6, r9, fp, ip, sp, lr, pc}
    5428:	svcge	0x006cf43f
    542c:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    5430:	ldmdavs	r8, {r0, r1, r3, r4, r6, fp, sp, lr}
    5434:			; <UNDEFINED> instruction: 0xf99cf003
    5438:			; <UNDEFINED> instruction: 0xf0402800
    543c:	strdcs	r8, [r1], -sp
    5440:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5444:	ldmpl	r5, {r1, r9, fp, ip, pc}^
    5448:			; <UNDEFINED> instruction: 0xf0017028
    544c:	stmdavc	r8!, {r0, r1, r9, fp, ip, sp, lr, pc}
    5450:	mrc2	7, 1, pc, cr14, cr15, {7}
    5454:	andcs	lr, r2, r6, asr r7
    5458:	blx	f41464 <_zero_@@Base+0xf211c0>
    545c:			; <UNDEFINED> instruction: 0xf43f2800
    5460:	blls	f11ac <_zero_@@Base+0xd0f08>
    5464:	ldmdavs	sl, {r0, r2, r5, fp, sp, lr}
    5468:	ldmib	r2, {r0, r1, r4, r5, fp, sp, lr}^
    546c:	blx	1fd476 <_zero_@@Base+0x1dd1d2>
    5470:	stmdavs	r1, {r0, r2, sl, fp, ip, sp}
    5474:			; <UNDEFINED> instruction: 0xf8c06011
    5478:	stmdavs	r2!, {sp, lr, pc}^
    547c:	ldrd	pc, [ip], -ip
    5480:	andcc	lr, r2, #141557760	; 0x8700000
    5484:	mcrrpl	0, 6, r6, r0, cr2
    5488:	svclt	0x00182822
    548c:	ldrdge	pc, [r8], -sp
    5490:			; <UNDEFINED> instruction: 0xf002d00e
    5494:	ldmdavs	r1!, {r0, r1, fp, ip, sp, lr, pc}
    5498:	stmdavs	r2!, {r0, r1, r5, fp, sp, lr}^
    549c:	movwne	pc, #15111	; 0x3b07	; <UNPREDICTABLE>
    54a0:	ldmdavs	fp, {r0, r4, r6, sl, fp, ip}^
    54a4:	ldcpl	0, cr6, [r8], {97}	; 0x61
    54a8:	mvnsle	r2, r2, lsr #16
    54ac:	andge	pc, r8, sp, asr #17
    54b0:			; <UNDEFINED> instruction: 0x37d0f8df
    54b4:	ldmpl	r5, {r1, r9, fp, ip, pc}^
    54b8:			; <UNDEFINED> instruction: 0xf7fc6828
    54bc:	stmdavs	r8!, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    54c0:	cdp2	0, 7, cr15, cr14, cr4, {0}
    54c4:	ldcne	7, cr14, [r5], {30}
    54c8:	mcrrpl	0, 6, r6, r3, cr5
    54cc:			; <UNDEFINED> instruction: 0xf1000619
    54d0:	ldrmi	r8, [r8], -r1, asr #5
    54d4:	blx	fff414e0 <_zero_@@Base+0xfff2123c>
    54d8:			; <UNDEFINED> instruction: 0xf001e714
    54dc:			; <UNDEFINED> instruction: 0xe711f9bb
    54e0:			; <UNDEFINED> instruction: 0xf0012002
    54e4:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    54e8:	svcge	0x000cf43f
    54ec:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    54f0:	andne	lr, r0, #3457024	; 0x34c000
    54f4:			; <UNDEFINED> instruction: 0xf0036810
    54f8:			; <UNDEFINED> instruction: 0xf8dff927
    54fc:	bls	93314 <_zero_@@Base+0x73070>
    5500:	stmdacs	r0, {r0, r2, r4, r6, r7, fp, ip, lr}
    5504:	andcs	fp, r0, ip, asr #31
    5508:	eorvc	r2, r8, r1
    550c:			; <UNDEFINED> instruction: 0xf9a2f001
    5510:			; <UNDEFINED> instruction: 0xf7ff7828
    5514:	usat	pc, #21, sp, asr #27	; <UNPREDICTABLE>
    5518:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    551c:			; <UNDEFINED> instruction: 0xf0016818
    5520:	strbt	pc, [pc], pc, lsr #19	; <UNPREDICTABLE>
    5524:	mlsvs	r5, r5, ip, r1
    5528:	andhi	pc, r1, r0, lsl r8	; <UNPREDICTABLE>
    552c:	svceq	0x0080f018
    5530:	sbchi	pc, r8, #64	; 0x40
    5534:			; <UNDEFINED> instruction: 0xf908fb07
    5538:			; <UNDEFINED> instruction: 0xf8134645
    553c:	blcs	11568 <_IO_stdin_used@@Base+0x6e04>
    5540:	sbcshi	pc, r1, #64	; 0x40
    5544:			; <UNDEFINED> instruction: 0x3740f8df
    5548:			; <UNDEFINED> instruction: 0xf8df9a02
    554c:	ldmpl	r3, {r6, r8, r9, sl}^
    5550:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    5554:	eorne	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    5558:	andcs	lr, r2, lr, lsl #4
    555c:			; <UNDEFINED> instruction: 0xf9baf001
    5560:			; <UNDEFINED> instruction: 0xf43f2800
    5564:	blls	f10a8 <_zero_@@Base+0xd0e04>
    5568:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
    556c:	ldmdavs	r0, {r9, ip}
    5570:			; <UNDEFINED> instruction: 0xf8eaf003
    5574:			; <UNDEFINED> instruction: 0x3708f8df
    5578:	ldmpl	r5, {r1, r9, fp, ip, pc}^
    557c:	tst	lr, r1, lsl #16
    5580:			; <UNDEFINED> instruction: 0x170cf8df
    5584:	bls	ce18c <_zero_@@Base+0xadee8>
    5588:	ldmdavs	r2, {r1, fp, ip, pc}
    558c:	ldmdavs	r1, {r6, fp, ip, lr}
    5590:			; <UNDEFINED> instruction: 0xf0036800
    5594:			; <UNDEFINED> instruction: 0xe6b5f93b
    5598:	mlsvs	r5, r5, ip, r1
    559c:	ldreq	r5, [r9], -r3, asr #24
    55a0:	addhi	pc, r8, #0, 2
    55a4:			; <UNDEFINED> instruction: 0xf0014618
    55a8:	ssat	pc, #12, sp, asr #23	; <UNPREDICTABLE>
    55ac:	mlsvs	r5, r5, ip, r1
    55b0:	ldreq	r5, [r9], -r3, asr #24
    55b4:	rsbshi	pc, r6, #0, 2
    55b8:			; <UNDEFINED> instruction: 0xf0014618
    55bc:	strt	pc, [r1], r3, lsl #26
    55c0:			; <UNDEFINED> instruction: 0xf0022000
    55c4:			; <UNDEFINED> instruction: 0xe69dfd39
    55c8:	mlsvs	r5, r5, ip, r1
    55cc:	ldreq	r5, [r9], -r3, asr #24
    55d0:	addhi	pc, r1, #0, 2
    55d4:			; <UNDEFINED> instruction: 0xf0014618
    55d8:	ldr	pc, [r3], fp, asr #24
    55dc:	rsbvs	r3, r2, r2, lsl #4
    55e0:	stmdbcc	r9, {r0, r6, sl, fp, ip, lr}^
    55e4:			; <UNDEFINED> instruction: 0xf63f290f
    55e8:	ldrdge	sl, [r2], -r4
    55ec:	eorne	pc, r1, r0, asr r8	; <UNPREDICTABLE>
    55f0:	strmi	r4, [r0, -r8, lsl #8]
    55f4:	andeq	r0, r0, r1, ror r5
    55f8:			; <UNDEFINED> instruction: 0xfffffb9f
    55fc:			; <UNDEFINED> instruction: 0xfffffb9f
    5600:	andeq	r0, r0, r5, lsl #11
    5604:			; <UNDEFINED> instruction: 0xfffffb9f
    5608:			; <UNDEFINED> instruction: 0xfffffb9f
    560c:			; <UNDEFINED> instruction: 0xfffffb9f
    5610:			; <UNDEFINED> instruction: 0xfffffb9f
    5614:			; <UNDEFINED> instruction: 0xfffffb9f
    5618:	andeq	r0, r0, r5, lsr #11
    561c:	andeq	r0, r0, r7, asr #11
    5620:			; <UNDEFINED> instruction: 0xfffffb9f
    5624:			; <UNDEFINED> instruction: 0xfffffb9f
    5628:			; <UNDEFINED> instruction: 0xfffffb9f
    562c:			; <UNDEFINED> instruction: 0xfffffb9f
    5630:	ldrdeq	r0, [r0], -r7
    5634:			; <UNDEFINED> instruction: 0xf8df9a02
    5638:	ldmpl	r3, {r3, r4, r6, r9, sl, ip, sp}^
    563c:			; <UNDEFINED> instruction: 0xf0016818
    5640:			; <UNDEFINED> instruction: 0xe65ff91f
    5644:			; <UNDEFINED> instruction: 0xf0012002
    5648:	stmdacs	r0, {r0, r2, r6, r8, fp, ip, sp, lr, pc}
    564c:	mrcge	4, 2, APSR_nzcv, cr10, cr15, {1}
    5650:	vstrls	d9, [r6, #-12]
    5654:			; <UNDEFINED> instruction: 0xf8df6819
    5658:			; <UNDEFINED> instruction: 0x462a363c
    565c:	ldrmi	r6, [ip], r8, asr #16
    5660:	stmdavs	r9, {r1, r8, r9, fp, ip, pc}
    5664:			; <UNDEFINED> instruction: 0xf8536800
    5668:	ldmdavs	fp, {r2, r3, ip, sp}
    566c:	stc2l	0, cr15, [ip], {3}
    5670:	eorsle	r2, sp, r0, lsl #16
    5674:			; <UNDEFINED> instruction: 0x0620f8df
    5678:			; <UNDEFINED> instruction: 0xf0024478
    567c:	strb	pc, [r1], -r3, asr #24	; <UNPREDICTABLE>
    5680:			; <UNDEFINED> instruction: 0xf0012002
    5684:	stmdacs	r0, {r0, r1, r2, r5, r8, fp, ip, sp, lr, pc}
    5688:	mrcge	4, 1, APSR_nzcv, cr12, cr15, {1}
    568c:	vstrls	d9, [r6, #-12]
    5690:	movwcs	r6, #2073	; 0x819
    5694:	ldmib	r1, {r1, r3, r5, r9, sl, lr}^
    5698:	stmdavs	r0, {ip}
    569c:			; <UNDEFINED> instruction: 0xf8b6f003
    56a0:	andcs	lr, r2, r6, lsr #32
    56a4:			; <UNDEFINED> instruction: 0xf916f001
    56a8:			; <UNDEFINED> instruction: 0xf43f2800
    56ac:	blls	f0f60 <_zero_@@Base+0xd0cbc>
    56b0:	ldmdavs	r9, {r1, r2, r8, sl, fp, ip, pc}
    56b4:	strtmi	r2, [sl], -r0, lsl #6
    56b8:	ldrdne	lr, [r0], -r1
    56bc:			; <UNDEFINED> instruction: 0xf0036800
    56c0:	ands	pc, r5, fp, asr #23
    56c4:			; <UNDEFINED> instruction: 0xf0012002
    56c8:	stmdacs	r0, {r0, r2, r8, fp, ip, sp, lr, pc}
    56cc:	mrcge	4, 0, APSR_nzcv, cr10, cr15, {1}
    56d0:	vstrls	d9, [r6, #-12]
    56d4:			; <UNDEFINED> instruction: 0xf8df6819
    56d8:			; <UNDEFINED> instruction: 0x462a35bc
    56dc:	ldrmi	r6, [ip], r8, asr #16
    56e0:	stmdavs	r9, {r1, r8, r9, fp, ip, pc}
    56e4:			; <UNDEFINED> instruction: 0xf8536800
    56e8:	ldmdavs	fp, {r2, r3, ip, sp}
    56ec:	ldc2	0, cr15, [r2], {3}
    56f0:			; <UNDEFINED> instruction: 0xf8b0f001
    56f4:			; <UNDEFINED> instruction: 0xf8aef001
    56f8:			; <UNDEFINED> instruction: 0xf0019808
    56fc:			; <UNDEFINED> instruction: 0x4628f8d9
    5700:			; <UNDEFINED> instruction: 0xf814f003
    5704:	strdcs	lr, [r2], -lr	; <UNPREDICTABLE>
    5708:			; <UNDEFINED> instruction: 0xf8e4f001
    570c:			; <UNDEFINED> instruction: 0xf43f2800
    5710:	blls	f0efc <_zero_@@Base+0xd0c58>
    5714:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    5718:			; <UNDEFINED> instruction: 0xf0036818
    571c:	stmdacs	r0, {r0, r3, r5, fp, ip, sp, lr, pc}
    5720:	addhi	pc, r0, #0
    5724:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    5728:	ldmpl	r5, {r1, r9, fp, ip, pc}^
    572c:	andls	pc, r0, r5, lsl #17
    5730:			; <UNDEFINED> instruction: 0xf890f001
    5734:			; <UNDEFINED> instruction: 0xf7ff7828
    5738:	strb	pc, [r3, #3275]!	; 0xccb	; <UNPREDICTABLE>
    573c:			; <UNDEFINED> instruction: 0xf0012002
    5740:	stmdacs	r0, {r0, r3, r6, r7, fp, ip, sp, lr, pc}
    5744:	cfldrdge	mvd15, [lr, #252]	; 0xfc
    5748:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    574c:			; <UNDEFINED> instruction: 0xf0036818
    5750:	stmdacs	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
    5754:	subhi	pc, r9, #0
    5758:	strbeq	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    575c:			; <UNDEFINED> instruction: 0xf0024478
    5760:	strb	pc, [pc, #3025]	; 6339 <__assert_fail@plt+0x496d>	; <UNPREDICTABLE>
    5764:			; <UNDEFINED> instruction: 0xf0012002
    5768:	stmdacs	r0, {r0, r2, r4, r5, r7, fp, ip, sp, lr, pc}
    576c:	cfstrdge	mvd15, [sl, #252]	; 0xfc
    5770:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    5774:	andne	lr, r0, #3457024	; 0x34c000
    5778:			; <UNDEFINED> instruction: 0xf0026810
    577c:			; <UNDEFINED> instruction: 0xf8dfffe5
    5780:	bls	92b88 <_zero_@@Base+0x728e4>
    5784:	ldrdcc	r5, [r0], -r5	; <UNPREDICTABLE>
    5788:	andcs	fp, r1, r8, lsl pc
    578c:			; <UNDEFINED> instruction: 0xf0017028
    5790:	stmdavc	r8!, {r0, r5, r6, fp, ip, sp, lr, pc}
    5794:	ldc2	7, cr15, [ip], {255}	; 0xff
    5798:			; <UNDEFINED> instruction: 0x2002e5b4
    579c:			; <UNDEFINED> instruction: 0xf89af001
    57a0:			; <UNDEFINED> instruction: 0xf43f2800
    57a4:	blls	f0e68 <_zero_@@Base+0xd0bc4>
    57a8:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
    57ac:	ldmdavs	r0, {r9, ip}
    57b0:			; <UNDEFINED> instruction: 0xffcaf002
    57b4:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    57b8:	ldmpl	r5, {r1, r9, fp, ip, pc}^
    57bc:	svclt	0x00141c43
    57c0:	andcs	r2, r1, r0
    57c4:			; <UNDEFINED> instruction: 0xf0017028
    57c8:	stmdavc	r8!, {r0, r2, r6, fp, ip, sp, lr, pc}
    57cc:	stc2	7, cr15, [r0], {255}	; 0xff
    57d0:	bls	bee38 <_zero_@@Base+0x9eb94>
    57d4:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    57d8:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    57dc:			; <UNDEFINED> instruction: 0xf850f001
    57e0:	mulcs	r2, r0, r5
    57e4:			; <UNDEFINED> instruction: 0xf876f001
    57e8:			; <UNDEFINED> instruction: 0xf43f2800
    57ec:	blls	f0e20 <_zero_@@Base+0xd0b7c>
    57f0:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
    57f4:	ldmdavs	r0, {r9, ip}
    57f8:			; <UNDEFINED> instruction: 0xffa6f002
    57fc:	strcc	pc, [r0], #2271	; 0x8df
    5800:	ldmpl	r5, {r1, r9, fp, ip, pc}^
    5804:			; <UNDEFINED> instruction: 0xf080fab0
    5808:	eorvc	r0, r8, r0, asr #18
    580c:			; <UNDEFINED> instruction: 0xf822f001
    5810:			; <UNDEFINED> instruction: 0xf7ff7828
    5814:	ldrb	pc, [r5, #-3165]!	; 0xfffff3a3	; <UNPREDICTABLE>
    5818:	mlsvs	r5, r5, ip, r1
    581c:	ldreq	r5, [r9], -r3, asr #24
    5820:	teqhi	r0, r0, lsl #2	; <UNPREDICTABLE>
    5824:			; <UNDEFINED> instruction: 0xf0014618
    5828:	strb	pc, [fp, #-2953]!	; 0xfffff477	; <UNPREDICTABLE>
    582c:	mlsvs	r5, r5, ip, r1
    5830:	ldreq	r5, [r9], -r3, asr #24
    5834:	tsthi	lr, r0, lsl #2	; <UNPREDICTABLE>
    5838:			; <UNDEFINED> instruction: 0xf0014618
    583c:	strb	pc, [r1, #-2783]!	; 0xfffff521	; <UNPREDICTABLE>
    5840:			; <UNDEFINED> instruction: 0xf0012002
    5844:	stmdacs	r0, {r0, r1, r2, r6, fp, ip, sp, lr, pc}
    5848:	cfldrdge	mvd15, [ip, #-252]	; 0xffffff04
    584c:			; <UNDEFINED> instruction: 0xf8df9d03
    5850:	bls	192968 <_zero_@@Base+0x1726c4>
    5854:	ldrmi	r6, [ip], r9, lsr #16
    5858:	stmdavs	r8, {r1, r8, r9, fp, ip, pc}^
    585c:	andcc	pc, ip, r3, asr r8	; <UNPREDICTABLE>
    5860:	stmdavs	r0, {r0, r3, fp, sp, lr}
    5864:			; <UNDEFINED> instruction: 0xf003681b
    5868:	stmdavs	fp!, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    586c:	ldmdavs	r8, {r0, r1, r3, r4, r6, fp, sp, lr}
    5870:			; <UNDEFINED> instruction: 0xff7ef002
    5874:			; <UNDEFINED> instruction: 0xf0402800
    5878:			; <UNDEFINED> instruction: 0xf00081c8
    587c:			; <UNDEFINED> instruction: 0xf000ffeb
    5880:	stmdals	r8, {r0, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5884:			; <UNDEFINED> instruction: 0xf814f001
    5888:			; <UNDEFINED> instruction: 0xf0029806
    588c:	ldr	pc, [r9, #-3919]!	; 0xfffff0b1
    5890:	mlsvs	r5, r5, ip, r1
    5894:	ldreq	r5, [r9], -r3, asr #24
    5898:	rschi	pc, r4, r0, lsl #2
    589c:			; <UNDEFINED> instruction: 0xf0014618
    58a0:	str	pc, [pc, #-2581]!	; 4e93 <__assert_fail@plt+0x34c7>
    58a4:			; <UNDEFINED> instruction: 0xf0002d00
    58a8:			; <UNDEFINED> instruction: 0xf8dc80d0
    58ac:			; <UNDEFINED> instruction: 0xf0010018
    58b0:	ldmdavs	r2!, {r0, r2, r7, sl, fp, ip, sp, lr, pc}
    58b4:	blx	1df94a <_zero_@@Base+0x1bf6a6>
    58b8:	ldmdbvs	r8, {r0, r1, r8, r9, sp}^
    58bc:	ldc2l	0, cr15, [lr], #-4
    58c0:			; <UNDEFINED> instruction: 0xff9af000
    58c4:			; <UNDEFINED> instruction: 0xff98f000
    58c8:			; <UNDEFINED> instruction: 0xf0006060
    58cc:	ldmdavs	r3!, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    58d0:	blx	1dfa62 <_zero_@@Base+0x1bf7be>
    58d4:	eorvs	r3, r0, r0, lsl #2
    58d8:			; <UNDEFINED> instruction: 0xf8d14605
    58dc:	ldrb	lr, [r8], #-12
    58e0:	blmi	ffc2b8f0 <_zero_@@Base+0xffc0b64c>
    58e4:	ldmibmi	r1!, {r4, r5, r6, r7, r9, fp, lr}^
    58e8:	stmpl	r2, {r0, r1, r6, r7, fp, ip, lr}
    58ec:	stmdals	r3, {r0, r6, fp, ip, lr}
    58f0:	stmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    58f4:	stmdavs	r0, {fp, sp, lr}
    58f8:			; <UNDEFINED> instruction: 0xf9def004
    58fc:	svceq	0x0057f1b8
    5900:	msrhi	CPSR_fs, r0
    5904:			; <UNDEFINED> instruction: 0xf0012004
    5908:	blmi	ff7c3c9c <_zero_@@Base+0xff7a39f8>
    590c:	ldmpl	r5, {r1, r9, fp, ip, pc}^
    5910:			; <UNDEFINED> instruction: 0xf7fb6828
    5914:	stmdavs	r8!, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    5918:	mrrc2	0, 0, pc, r2, cr4	; <UNPREDICTABLE>
    591c:			; <UNDEFINED> instruction: 0xff9af000
    5920:	cfstrscs	mvf14, [r0, #-960]	; 0xfffffc40
    5924:	addhi	pc, ip, r0
    5928:	bls	988b4 <_zero_@@Base+0x78610>
    592c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5930:	stmdbcs	sl, {r0, r3, r4, fp, sp, lr}
    5934:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
    5938:	ldrbtmi	r4, [r8], #-2270	; 0xfffff722
    593c:	blx	543940 <_zero_@@Base+0x52369c>
    5940:	andcs	lr, r2, r0, ror #9
    5944:			; <UNDEFINED> instruction: 0xffc6f000
    5948:			; <UNDEFINED> instruction: 0xf43f2800
    594c:	blls	f0cc0 <_zero_@@Base+0xd0a1c>
    5950:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
    5954:	ldmdavs	r0, {r9, ip}
    5958:	cdp2	0, 15, cr15, cr6, cr2, {0}
    595c:	blmi	ff22c16c <_zero_@@Base+0xff20bec8>
    5960:	bicmi	r5, r3, #13959168	; 0xd50000
    5964:	ldrdvc	r0, [fp], -fp	; <UNPREDICTABLE>
    5968:			; <UNDEFINED> instruction: 0xff74f000
    596c:			; <UNDEFINED> instruction: 0xf7ff7828
    5970:	strb	pc, [r7], #2991	; 0xbaf	; <UNPREDICTABLE>
    5974:	strbmi	r9, [r1], -r7, lsl #16
    5978:	blx	ff141988 <_zero_@@Base+0xff1216e4>
    597c:	subscs	lr, ip, r2, asr #9
    5980:	stc2	0, cr15, [ip, #4]
    5984:	ldmdavs	r2!, {r0, r1, r5, fp, sp, lr}
    5988:	blx	1dfb16 <_zero_@@Base+0x1bf872>
    598c:	ldmdavs	r8, {r0, r1, r8, r9, sp}^
    5990:	blmi	ff27ed5c <_zero_@@Base+0xff25eab8>
    5994:			; <UNDEFINED> instruction: 0xf85a2002
    5998:			; <UNDEFINED> instruction: 0xf7fb1003
    599c:	blls	81664 <_zero_@@Base+0x613c0>
    59a0:	blcs	1fa14 <_IO_stdin_used@@Base+0x152b0>
    59a4:	cfldrsge	mvf15, [r9], {63}	; 0x3f
    59a8:	ldrbtmi	r4, [r8], #-2244	; 0xfffff73c
    59ac:	svc	0x0060f7fb
    59b0:			; <UNDEFINED> instruction: 0xf85a4bb4
    59b4:	ldmdavs	r8, {r0, r1, ip, sp}
    59b8:	stc2	0, cr15, [r2], {4}
    59bc:	stmibmi	r0, {r0, r2, r3, r7, sl, sp, lr, pc}^
    59c0:	ldrbtmi	r2, [r9], #-2
    59c4:	svc	0x001af7fb
    59c8:	bllt	ff1839cc <_zero_@@Base+0xff163728>
    59cc:	mvfeqs	f7, f2
    59d0:			; <UNDEFINED> instruction: 0xf8c43203
    59d4:	mcrrpl	0, 0, lr, r1, cr4
    59d8:			; <UNDEFINED> instruction: 0xf8106062
    59dc:			; <UNDEFINED> instruction: 0xf8dc200e
    59e0:	bl	45a28 <_zero_@@Base+0x25784>
    59e4:			; <UNDEFINED> instruction: 0xf0012102
    59e8:	stmibeq	r9, {r0, r1, r2, r3, r4, r5, r9, sl, fp}
    59ec:	cmplt	r1, sl, asr #28
    59f0:	ldrdge	pc, [r8], -sp
    59f4:			; <UNDEFINED> instruction: 0xf8d03a01
    59f8:	ldfnee	f0, [r1], {-0}
    59fc:			; <UNDEFINED> instruction: 0xf8cdd1fa
    5a00:	stmdacs	r0, {r3, sp, pc}
    5a04:	msrhi	CPSR_x, r0
    5a08:	eorcs	pc, lr, r0, asr r8	; <UNPREDICTABLE>
    5a0c:	ldrd	pc, [ip], -ip
    5a10:			; <UNDEFINED> instruction: 0xf7ff6062
    5a14:			; <UNDEFINED> instruction: 0x2009bbbe
    5a18:			; <UNDEFINED> instruction: 0x200de7b2
    5a1c:	strhtcs	lr, [r2], -r0
    5a20:	andcs	lr, sl, lr, lsr #15
    5a24:	andcs	lr, ip, ip, lsr #15
    5a28:	andcs	lr, r8, sl, lsr #15
    5a2c:	andcs	lr, r7, r8, lsr #15
    5a30:			; <UNDEFINED> instruction: 0xf899e7a6
    5a34:			; <UNDEFINED> instruction: 0xf1b88000
    5a38:			; <UNDEFINED> instruction: 0xf47f0f00
    5a3c:	bfi	sl, r7, (invalid: 25:12)
    5a40:	bls	988c8 <_zero_@@Base+0x78624>
    5a44:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    5a48:	ldmmi	pc, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    5a4c:			; <UNDEFINED> instruction: 0xf0024478
    5a50:	ldrb	pc, [r7], #-2649	; 0xfffff5a7	; <UNPREDICTABLE>
    5a54:	andseq	r3, fp, #805306368	; 0x30000000
    5a58:	vst4.16	{d6-d9}, [r3 :128], r2
    5a5c:	stclpl	3, cr4, [r2, #-1016]	; 0xfffffc08
    5a60:	ldr	r4, [r6, #-1043]!	; 0xfffffbed
    5a64:	andseq	r3, fp, #805306368	; 0x30000000
    5a68:	vst4.16	{d6-d9}, [r3 :128], r2
    5a6c:	stclpl	3, cr4, [r2, #-1016]	; 0xfffffc08
    5a70:			; <UNDEFINED> instruction: 0xe7134413
    5a74:	andseq	r3, fp, #805306368	; 0x30000000
    5a78:	vst4.16	{d6-d9}, [r3 :128], r2
    5a7c:	stclpl	3, cr4, [r2, #-1016]	; 0xfffffc08
    5a80:			; <UNDEFINED> instruction: 0xe6d94413
    5a84:	andseq	r3, fp, #805306368	; 0x30000000
    5a88:	vst4.16	{d6-d9}, [r3 :128], r2
    5a8c:	stclpl	3, cr4, [r2, #-1016]	; 0xfffffc08
    5a90:			; <UNDEFINED> instruction: 0xe6c74413
    5a94:	andseq	r3, fp, #805306368	; 0x30000000
    5a98:	vst4.16	{d6-d9}, [r3 :128], r2
    5a9c:	stclpl	3, cr4, [r2, #-1016]	; 0xfffffc08
    5aa0:	ldrt	r4, [r9], #1043	; 0x413
    5aa4:	andseq	r3, fp, #805306368	; 0x30000000
    5aa8:	vst4.16	{d6-d9}, [r3 :128], r2
    5aac:	stclpl	3, cr4, [r2, #-1016]	; 0xfffffc08
    5ab0:	str	r4, [r1, #1043]	; 0x413
    5ab4:	andseq	r3, fp, #805306368	; 0x30000000
    5ab8:	vst4.16	{d6-d9}, [r3 :128], r2
    5abc:	stclpl	3, cr4, [r2, #-1016]	; 0xfffffc08
    5ac0:	strb	r4, [pc, #-1043]!	; 56b5 <__assert_fail@plt+0x3ce9>
    5ac4:	b	13d22d8 <_zero_@@Base+0x13b2034>
    5ac8:	rsbvs	r2, r2, r8, lsl #16
    5acc:	ldmmi	lr!, {r3, sl, ip, sp, lr, pc}^
    5ad0:	ldrmi	r5, [r0], #3394	; 0xd42
    5ad4:	andcc	lr, r3, #192937984	; 0xb800000
    5ad8:	rsbvs	r0, r2, fp, lsl r2
    5adc:	mvnsmi	pc, #50331648	; 0x3000000
    5ae0:	ldrmi	r5, [r3], #-3394	; 0xfffff2be
    5ae4:			; <UNDEFINED> instruction: 0x4641e576
    5ae8:			; <UNDEFINED> instruction: 0xf0014620
    5aec:	ldmdavs	r3!, {r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    5af0:			; <UNDEFINED> instruction: 0xf8d3444b
    5af4:			; <UNDEFINED> instruction: 0xf1bbb018
    5af8:	andle	r0, sp, r0, lsl #30
    5afc:	ldrdge	pc, [r8], -sp
    5b00:	ldrbmi	r4, [ip], -r3, lsr #12
    5b04:	stmdavs	r0!, {r0, r1, r3, r4, r7, r9, sl, lr}
    5b08:	blx	2c1b16 <_zero_@@Base+0x2a1872>
    5b0c:	stccs	8, cr6, [r0], {164}	; 0xa4
    5b10:			; <UNDEFINED> instruction: 0x465cd1f9
    5b14:	andge	pc, r8, sp, asr #17
    5b18:			; <UNDEFINED> instruction: 0xf0006820
    5b1c:	stmdavs	r0!, {r0, r3, r7, r9, sl, fp, ip, sp, lr, pc}^
    5b20:	cdp2	0, 8, cr15, cr6, cr0, {0}
    5b24:	blmi	19ec334 <_zero_@@Base+0x19cc090>
    5b28:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    5b2c:	cdp2	0, 8, cr15, cr0, cr0, {0}
    5b30:	andcs	r6, r0, #3342336	; 0x330000
    5b34:	andhi	pc, r0, r4, asr #17
    5b38:	mlsvs	r2, r9, r4, r4
    5b3c:	ldrd	pc, [ip], -r9
    5b40:	bllt	a03b44 <_zero_@@Base+0x9e38a0>
    5b44:	mulhi	r0, r9, r8
    5b48:	svceq	0x0000f1b8
    5b4c:	cfstrsge	mvf15, [lr], {63}	; 0x3f
    5b50:	strtmi	lr, [r0], -r3, asr #14
    5b54:			; <UNDEFINED> instruction: 0xf9fef7ff
    5b58:	bllt	ff543b5c <_zero_@@Base+0xff5238b8>
    5b5c:			; <UNDEFINED> instruction: 0xf001200a
    5b60:			; <UNDEFINED> instruction: 0xe6cffc5b
    5b64:	blmi	15ec374 <_zero_@@Base+0x15cc0d0>
    5b68:	ldmpl	r3, {r3, r4, r6, fp, lr}^
    5b6c:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    5b70:			; <UNDEFINED> instruction: 0xf8faf7ff
    5b74:	bllt	ff1c3b78 <_zero_@@Base+0xff1a38d4>
    5b78:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
    5b7c:	ldmib	r3, {r0, r1, fp, sp, lr}^
    5b80:	bcs	4df8c <_zero_@@Base+0x2dce8>
    5b84:	tstlt	r1, r3, lsl #2
    5b88:	ldmdavc	fp, {r0, r1, r3, r4, r7, r8, fp, sp, lr}
    5b8c:	ldrmi	fp, [r1], #-843	; 0xfffffcb5
    5b90:	cdp2	0, 14, cr15, cr4, cr3, {0}
    5b94:	bllt	fedc3b98 <_zero_@@Base+0xfeda38f4>
    5b98:	blmi	fac3ac <_zero_@@Base+0xf8c108>
    5b9c:	bls	9fbe4 <_zero_@@Base+0x7f940>
    5ba0:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    5ba4:			; <UNDEFINED> instruction: 0xff66f003
    5ba8:			; <UNDEFINED> instruction: 0xf47f2800
    5bac:	stmdami	r8, {r0, r1, r3, r5, r7, r8, r9, fp, sp, pc}^
    5bb0:			; <UNDEFINED> instruction: 0xf0024478
    5bb4:			; <UNDEFINED> instruction: 0xf7fff9a7
    5bb8:	blls	f4a54 <_zero_@@Base+0xd47b0>
    5bbc:	stmdavs	r3, {r3, r4, fp, sp, lr}
    5bc0:			; <UNDEFINED> instruction: 0xf0036899
    5bc4:			; <UNDEFINED> instruction: 0xf7fffecb
    5bc8:	bls	b4a44 <_zero_@@Base+0x947a0>
    5bcc:	ldmpl	r3, {r4, r5, r8, r9, fp, lr}^
    5bd0:			; <UNDEFINED> instruction: 0xf0006818
    5bd4:	blls	105530 <_zero_@@Base+0xe528c>
    5bd8:			; <UNDEFINED> instruction: 0xf7fb681d
    5bdc:			; <UNDEFINED> instruction: 0x4601eeda
    5be0:			; <UNDEFINED> instruction: 0xf0034628
    5be4:			; <UNDEFINED> instruction: 0xf7fffebb
    5be8:	blls	f4a24 <_zero_@@Base+0xd4780>
    5bec:	ldmdavs	r9, {r1, r2, r8, sl, fp, ip, pc}
    5bf0:	strtmi	r4, [sl], -r8, lsr #22
    5bf4:	ldrmi	r6, [ip], r8, asr #16
    5bf8:	stmdavs	r9, {r1, r8, r9, fp, ip, pc}
    5bfc:			; <UNDEFINED> instruction: 0xf8536800
    5c00:	ldmdavs	fp, {r2, r3, ip, sp}
    5c04:	ldc2	0, cr15, [ip], {3}
    5c08:	blls	ff1d8 <_zero_@@Base+0xdef34>
    5c0c:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    5c10:	stc2	0, cr15, [r6, #8]!
    5c14:			; <UNDEFINED> instruction: 0xf43f2800
    5c18:	stmdami	lr!, {r4, r5, r9, sl, fp, sp, pc}
    5c1c:			; <UNDEFINED> instruction: 0xf0024478
    5c20:			; <UNDEFINED> instruction: 0xe62af971
    5c24:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    5c28:			; <UNDEFINED> instruction: 0xf0026818
    5c2c:	blx	fec452b8 <_zero_@@Base+0xfec25014>
    5c30:	b	1404238 <_zero_@@Base+0x13e3f94>
    5c34:	ldrb	r1, [r5, #-2393]!	; 0xfffff6a7
    5c38:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    5c3c:			; <UNDEFINED> instruction: 0xf0026818
    5c40:	blx	fec452a4 <_zero_@@Base+0xfec25000>
    5c44:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    5c48:	bllt	ffec3c4c <_zero_@@Base+0xffea39a8>
    5c4c:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    5c50:			; <UNDEFINED> instruction: 0xf958f002
    5c54:	bllt	15c3c58 <_zero_@@Base+0x15a39b4>
    5c58:	ldcl	7, cr15, [ip, #1004]	; 0x3ec
    5c5c:	andeq	sl, r1, r6, ror #25
    5c60:	andeq	r0, r0, r4, lsl r1
    5c64:	andeq	r0, r0, r0, ror #3
    5c68:	muleq	r0, ip, r1
    5c6c:	andeq	r0, r0, r4, lsr #3
    5c70:	ldrdeq	r0, [r0], -r4
    5c74:	andeq	r0, r0, ip, ror #2
    5c78:	strdeq	r0, [r0], -r4
    5c7c:	strdeq	r8, [r0], -ip
    5c80:	andeq	r0, r0, ip, lsr #3
    5c84:			; <UNDEFINED> instruction: 0x000001b4
    5c88:	muleq	r0, r0, r1
    5c8c:	andeq	r8, r0, r0, lsr #7
    5c90:	ldrdeq	r0, [r0], -r8
    5c94:			; <UNDEFINED> instruction: 0x000001b0
    5c98:	ldrdeq	r8, [r0], -r4
    5c9c:	andeq	r8, r0, r0, lsl #4
    5ca0:	andeq	r0, r0, r0, lsl r1
    5ca4:	andeq	r0, r0, r8, asr r1
    5ca8:	strdeq	r0, [r0], -r8
    5cac:	andeq	r0, r0, r8, ror r1
    5cb0:	andeq	r0, r0, r0, lsr #2
    5cb4:			; <UNDEFINED> instruction: 0xfffff343
    5cb8:			; <UNDEFINED> instruction: 0x000001bc
    5cbc:	andeq	r7, r0, lr, ror #31
    5cc0:			; <UNDEFINED> instruction: 0xfffff2a3
    5cc4:	andeq	r0, r0, ip, asr #3
    5cc8:	andeq	r7, r0, r0, asr #29
    5ccc:			; <UNDEFINED> instruction: 0xfffff145
    5cd0:	andeq	r7, r0, r8, ror sp
    5cd4:	andeq	r7, r0, r0, asr sp
    5cd8:	muleq	r0, r2, ip
    5cdc:			; <UNDEFINED> instruction: 0x4606b5f8
    5ce0:	andscs	r4, ip, r4, lsl fp
    5ce4:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
    5ce8:	ldmpl	sl, {r2, r4, r8, fp, lr}
    5cec:	stclne	8, cr6, [ip], #-340	; 0xfffffeac
    5cf0:	ldmdapl	fp, {r2, r4, r6, sp, lr}^
    5cf4:	ldmdavs	fp, {r2, r4, fp, sp, lr}
    5cf8:	strcc	pc, [r4], #-2816	; 0xfffff500
    5cfc:	addmi	r6, r5, #160, 16	; 0xa00000
    5d00:	stmdavs	r7!, {r0, r2, r9, ip, lr, pc}^
    5d04:	stmiavs	r3!, {r1, r2, r3, r4, r5, r6, r8, sl, ip, lr}^
    5d08:	rscvs	r3, r3, r1, lsl #6
    5d0c:	strdeq	fp, [r0], #-216	; 0xffffff28
    5d10:			; <UNDEFINED> instruction: 0xf00160a0
    5d14:	ldmib	r4, {r0, r1, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}^
    5d18:	ldmdaeq	r2, {r0, r9, ip}^
    5d1c:			; <UNDEFINED> instruction: 0xf7fb4607
    5d20:	stmdavs	r0!, {r3, r5, r6, r8, sl, fp, sp, lr, pc}^
    5d24:	ldcl	7, cr15, [r0, #-1004]	; 0xfffffc14
    5d28:	ldrbpl	r6, [lr, #-103]!	; 0xffffff99
    5d2c:	movwcc	r6, #6371	; 0x18e3
    5d30:	ldcllt	0, cr6, [r8, #908]!	; 0x38c
    5d34:	andeq	sl, r1, sl, lsl r1
    5d38:	andeq	r0, r0, r0, ror #2
    5d3c:	andeq	r0, r0, ip, ror #2
    5d40:	andcs	fp, r0, r8, lsr r5
    5d44:			; <UNDEFINED> instruction: 0xf0004c08
    5d48:	stcmi	13, cr15, [r8, #-188]	; 0xffffff44
    5d4c:	ldrbtmi	r2, [ip], #-512	; 0xfffffe00
    5d50:	stmdbmi	r8, {r0, r1, r2, fp, lr}
    5d54:	ldmdbpl	ip, {r0, r1, r5, r9, sl, lr}^
    5d58:	andcs	lr, r0, #196, 18	; 0x310000
    5d5c:	andvc	r5, r2, r8, lsl r8
    5d60:	andsvc	r5, sl, fp, asr r8
    5d64:	svclt	0x0000bd38
    5d68:	strheq	sl, [r1], -r2
    5d6c:	andeq	r0, r0, r0, ror #2
    5d70:	andeq	r0, r0, r4, ror #1
    5d74:	andeq	r0, r0, r4, asr #3
    5d78:	bmi	11898c <_zero_@@Base+0xf86e8>
    5d7c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5d80:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}
    5d84:	ldrbmi	lr, [r0, -sl, lsr #15]!
    5d88:	andeq	sl, r1, r4, lsl #1
    5d8c:	andeq	r0, r0, r0, ror #1
    5d90:	stmdbmi	r5!, {r2, r5, r8, r9, fp, lr}
    5d94:	bmi	956f88 <_zero_@@Base+0x936ce4>
    5d98:	ldrbmi	lr, [r0, sp, lsr #18]!
    5d9c:	ldmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5da0:	andhi	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    5da4:			; <UNDEFINED> instruction: 0xf8530985
    5da8:			; <UNDEFINED> instruction: 0xf000a002
    5dac:			; <UNDEFINED> instruction: 0xf8d8073f
    5db0:			; <UNDEFINED> instruction: 0xf8da3000
    5db4:	blx	255dbe <_zero_@@Base+0x235b1a>
    5db8:	strbmi	pc, [ip], #-2307	; 0xfffff6fd	; <UNPREDICTABLE>
    5dbc:	bicslt	r6, lr, r6, lsr #18
    5dc0:	eor	fp, r8, sp, lsl r9
    5dc4:	strtmi	r3, [r6], -r1, lsl #26
    5dc8:			; <UNDEFINED> instruction: 0xf8d6d010
    5dcc:	stfcss	f4, [r0], {-0}
    5dd0:	vst4.<illegal width 64>	{d29,d31,d33,d35}, [pc :256], r8
    5dd4:			; <UNDEFINED> instruction: 0xf0017082
    5dd8:	stccc	12, cr15, [r1, #-820]	; 0xfffffccc
    5ddc:	smlabteq	r0, r6, r8, pc	; <UNPREDICTABLE>
    5de0:	smlabtmi	r0, r0, r8, pc	; <UNPREDICTABLE>
    5de4:	ldrdmi	pc, [r0, -r6]
    5de8:	mvnle	r4, r6, lsr #12
    5dec:	ldrdcc	pc, [r4], -r8
    5df0:	eorcc	pc, r7, r4, asr #16
    5df4:			; <UNDEFINED> instruction: 0x87f0e8bd
    5df8:	addvc	pc, r2, pc, asr #8
    5dfc:	ldc2	0, cr15, [sl], #4
    5e00:	ldrdcc	pc, [r0], -sl
    5e04:	ldrmi	r2, [r9], #512	; 0x200
    5e08:			; <UNDEFINED> instruction: 0xf8d96120
    5e0c:			; <UNDEFINED> instruction: 0xf8c66010
    5e10:	stfcss	f2, [r0, #-0]
    5e14:			; <UNDEFINED> instruction: 0xf8d8d1d9
    5e18:	ldrtmi	r3, [r4], -r4
    5e1c:	eorcc	pc, r7, r4, asr #16
    5e20:			; <UNDEFINED> instruction: 0x87f0e8bd
    5e24:	andeq	sl, r1, ip, rrx
    5e28:	andeq	r0, r0, r0, ror #2
    5e2c:	andeq	r0, r0, ip, ror #2
    5e30:			; <UNDEFINED> instruction: 0x4606b5f8
    5e34:	stmdavc	r5!, {r2, fp, sp, lr}
    5e38:	svclt	0x00182d2d
    5e3c:	tstle	r4, r0, lsl #14
    5e40:	strcs	r1, [r1, -r3, ror #24]
    5e44:	stmdavc	r5!, {r0, r1, sp, lr}^
    5e48:			; <UNDEFINED> instruction: 0xf7fb461c
    5e4c:	movwcs	lr, #3384	; 0xd38
    5e50:	stceq	0, cr15, [sl], {79}	; 0x4f
    5e54:	and	r6, r6, r1, lsl #16
    5e58:			; <UNDEFINED> instruction: 0xf8146034
    5e5c:	stmdavc	r5!, {r0, sl, fp, sp}
    5e60:	movwcs	pc, #15116	; 0x3b0c	; <UNPREDICTABLE>
    5e64:			; <UNDEFINED> instruction: 0xf8313b30
    5e68:	strcc	r2, [r1], #-21	; 0xffffffeb
    5e6c:	ldrbtle	r0, [r3], #1298	; 0x512
    5e70:	subsmi	fp, fp, #-1073741823	; 0xc0000001
    5e74:	ldcllt	6, cr4, [r8, #96]!	; 0x60
    5e78:	svcmi	0x00f0e92d
    5e7c:			; <UNDEFINED> instruction: 0xf8dfb085
    5e80:	strmi	r4, [r2], -ip, asr #10
    5e84:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    5e88:			; <UNDEFINED> instruction: 0xf8df447c
    5e8c:			; <UNDEFINED> instruction: 0xf8df9548
    5e90:	stmiapl	r3!, {r3, r6, r8, sl, pc}^
    5e94:			; <UNDEFINED> instruction: 0xf8df44f9
    5e98:	ldrbtmi	sl, [r8], #1348	; 0x544
    5e9c:	movwls	r9, #2
    5ea0:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    5ea4:	ldmdavc	r0, {r0, r1, r8, r9, ip, pc}
    5ea8:			; <UNDEFINED> instruction: 0xf8dfb1a8
    5eac:	stmiapl	r5!, {r2, r4, r5, r8, sl, ip, sp}^
    5eb0:	stmiblt	r3, {r0, r1, r3, r5, fp, sp, lr}
    5eb4:	strne	pc, [ip, #-2271]!	; 0xfffff721
    5eb8:	ldmdavc	r1!, {r1, r2, r5, r6, fp, ip, lr}
    5ebc:	stmdacs	r2!, {r0, r5, r7, r8, ip, sp, pc}
    5ec0:	eorsvc	fp, r3, r8, lsl #30
    5ec4:	movwls	r1, #11347	; 0x2c53
    5ec8:			; <UNDEFINED> instruction: 0xf7ff7810
    5ecc:	bls	c5af0 <_zero_@@Base+0xa584c>
    5ed0:	stmdacs	r0, {r4, fp, ip, sp, lr}
    5ed4:	blls	3a680 <_zero_@@Base+0x1a3dc>
    5ed8:	ldmdavs	fp, {r0, r1, r9, fp, ip, pc}
    5edc:			; <UNDEFINED> instruction: 0xf040429a
    5ee0:	andlt	r8, r5, r3, ror r2
    5ee4:	svchi	0x00f0e8bd
    5ee8:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    5eec:	ldmdavc	fp!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    5ef0:	eorsle	r2, lr, r0, lsl #22
    5ef4:	eorsle	r2, r9, sl, lsl #16
    5ef8:			; <UNDEFINED> instruction: 0xf000283a
    5efc:	stmdacs	lr!, {r1, r6, r8, pc}
    5f00:	stmdacs	r6, {r5, r6, r7, ip, lr, pc}^
    5f04:	tsthi	r4, r0, asr #4	; <UNPREDICTABLE>
    5f08:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    5f0c:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    5f10:	stmiapl	r3!, {r0, r5, r6, fp, ip, lr}^
    5f14:	ldmdavs	fp, {r0, r3, fp, sp, lr}
    5f18:			; <UNDEFINED> instruction: 0xf0402900
    5f1c:	blcs	263f4 <_zero_@@Base+0x6150>
    5f20:	mvnhi	pc, r0
    5f24:	strbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    5f28:			; <UNDEFINED> instruction: 0xf0014478
    5f2c:	blls	c55d0 <_zero_@@Base+0xa532c>
    5f30:	mrrcne	8, 2, r6, sl, cr8
    5f34:	andls	r7, r2, #1638400	; 0x190000
    5f38:	vmla.i8	q9, q0, q0
    5f3c:	stmdacs	r0, {r0, r1, r4, r5, r8, pc}
    5f40:			; <UNDEFINED> instruction: 0x461ad1b1
    5f44:	ldmdacc	r7!, {r4, fp, ip, sp, lr}
    5f48:			; <UNDEFINED> instruction: 0xf7ffb2c0
    5f4c:	bls	c5a70 <_zero_@@Base+0xa57cc>
    5f50:	mrrcne	7, 10, lr, r1, cr9
    5f54:	ldmdavc	r3, {r1, r8, ip, pc}^
    5f58:			; <UNDEFINED> instruction: 0xf0002b69
    5f5c:	blcs	1ca67d8 <_zero_@@Base+0x1c86534>
    5f60:			; <UNDEFINED> instruction: 0x460abf18
    5f64:			; <UNDEFINED> instruction: 0xf7ffd102
    5f68:	bls	c42ac <_zero_@@Base+0xa4008>
    5f6c:	andls	r3, r2, #268435456	; 0x10000000
    5f70:			; <UNDEFINED> instruction: 0xf1a0e799
    5f74:	blcs	1a46ba4 <_zero_@@Base+0x1a26900>
    5f78:	rscshi	pc, sp, r0, lsl #4
    5f7c:			; <UNDEFINED> instruction: 0xf851a102
    5f80:	ldrmi	r3, [r9], #-35	; 0xffffffdd
    5f84:	svclt	0x00004708
    5f88:			; <UNDEFINED> instruction: 0xffffffe5
    5f8c:	andeq	r0, r0, pc, ror #3
    5f90:	andeq	r0, r0, pc, ror #3
    5f94:	andeq	r0, r0, pc, ror #3
    5f98:	andeq	r0, r0, pc, ror #3
    5f9c:	andeq	r0, r0, pc, ror #3
    5fa0:	andeq	r0, r0, pc, ror #3
    5fa4:	andeq	r0, r0, pc, ror #3
    5fa8:	andeq	r0, r0, pc, ror #3
    5fac:	andeq	r0, r0, pc, ror #3
    5fb0:	andeq	r0, r0, pc, ror #3
    5fb4:	andeq	r0, r0, pc, ror #3
    5fb8:	andeq	r0, r0, pc, ror #3
    5fbc:	andeq	r0, r0, pc, ror #3
    5fc0:	andeq	r0, r0, pc, ror #3
    5fc4:	andeq	r0, r0, pc, ror #3
    5fc8:	andeq	r0, r0, pc, ror #3
    5fcc:	andeq	r0, r0, pc, ror #3
    5fd0:	andeq	r0, r0, pc, ror #3
    5fd4:	andeq	r0, r0, pc, ror #3
    5fd8:	andeq	r0, r0, pc, ror #3
    5fdc:	andeq	r0, r0, pc, ror #3
    5fe0:	andeq	r0, r0, pc, ror #3
    5fe4:	andeq	r0, r0, pc, ror #3
    5fe8:	andeq	r0, r0, r9, asr #4
    5fec:	andeq	r0, r0, pc, ror #3
    5ff0:	andeq	r0, r0, pc, ror #3
    5ff4:	andeq	r0, r0, pc, ror #3
    5ff8:	andeq	r0, r0, pc, ror #3
    5ffc:	andeq	r0, r0, pc, ror #3
    6000:	andeq	r0, r0, pc, ror #3
    6004:	andeq	r0, r0, pc, ror #3
    6008:	andeq	r0, r0, pc, ror #3
    600c:	andeq	r0, r0, pc, ror #3
    6010:	andeq	r0, r0, pc, ror #3
    6014:	andeq	r0, r0, pc, ror #3
    6018:	andeq	r0, r0, pc, ror #3
    601c:	andeq	r0, r0, pc, ror #3
    6020:	andeq	r0, r0, pc, ror #3
    6024:	andeq	r0, r0, pc, ror #3
    6028:	andeq	r0, r0, pc, ror #3
    602c:	andeq	r0, r0, pc, ror #3
    6030:	andeq	r0, r0, pc, ror #3
    6034:	andeq	r0, r0, pc, ror #3
    6038:	andeq	r0, r0, pc, ror #3
    603c:	andeq	r0, r0, pc, ror #3
    6040:	andeq	r0, r0, pc, ror #3
    6044:	andeq	r0, r0, pc, ror #3
    6048:	andeq	r0, r0, pc, ror #3
    604c:	andeq	r0, r0, pc, ror #3
    6050:	andeq	r0, r0, pc, ror #3
    6054:	andeq	r0, r0, pc, ror #3
    6058:	andeq	r0, r0, pc, ror #3
    605c:	andeq	r0, r0, pc, ror #3
    6060:			; <UNDEFINED> instruction: 0xffffffcb
    6064:	andeq	r0, r0, r3, asr r2
    6068:	andeq	r0, r0, r3, asr #3
    606c:	andeq	r0, r0, fp, ror r2
    6070:	andeq	r0, r0, pc, ror #3
    6074:	andeq	r0, r0, pc, ror #3
    6078:	andeq	r0, r0, pc, asr #5
    607c:	andeq	r0, r0, pc, ror #3
    6080:	andeq	r0, r0, pc, ror #3
    6084:	andeq	r0, r0, pc, ror #3
    6088:	andeq	r0, r0, r3, asr #3
    608c:	andeq	r0, r0, r9, lsr #6
    6090:	andeq	r0, r0, r3, asr r2
    6094:	andeq	r0, r0, r3, asr r2
    6098:	andeq	r0, r0, fp, lsr r3
    609c:	andeq	r0, r0, pc, ror #3
    60a0:	andeq	r0, r0, pc, ror #3
    60a4:	andeq	r0, r0, pc, ror #3
    60a8:	andeq	r0, r0, pc, ror #3
    60ac:	andeq	r0, r0, r3, asr r2
    60b0:	andeq	r0, r0, pc, ror #3
    60b4:	andeq	r0, r0, pc, ror #3
    60b8:	andeq	r0, r0, pc, ror #3
    60bc:	andeq	r0, r0, pc, ror #3
    60c0:	andeq	r0, r0, pc, ror #3
    60c4:	andeq	r0, r0, pc, ror #3
    60c8:	andeq	r0, r0, r3, asr #3
    60cc:	andeq	r0, r0, pc, ror #3
    60d0:	andeq	r0, r0, pc, ror #3
    60d4:	andeq	r0, r0, r1, asr r3
    60d8:	andeq	r0, r0, pc, ror #3
    60dc:	andeq	r0, r0, pc, ror #3
    60e0:	andeq	r0, r0, pc, ror #3
    60e4:	andeq	r0, r0, pc, ror #3
    60e8:	andeq	r0, r0, pc, ror #3
    60ec:	andeq	r0, r0, r7, lsr #4
    60f0:	andeq	r0, r0, r3, asr r2
    60f4:	andeq	r0, r0, pc, ror #3
    60f8:	andeq	r0, r0, pc, ror #3
    60fc:	andeq	r0, r0, pc, ror #3
    6100:	andeq	r0, r0, pc, ror #3
    6104:	andeq	r0, r0, r3, asr r2
    6108:	andeq	r0, r0, pc, ror #3
    610c:	andeq	r0, r0, pc, ror #3
    6110:	andeq	r0, r0, r3, asr r2
    6114:	andeq	r0, r0, pc, ror #3
    6118:	andeq	r0, r0, pc, ror #3
    611c:	andeq	r0, r0, pc, ror #3
    6120:	andeq	r0, r0, pc, ror #3
    6124:	andeq	r0, r0, pc, ror #3
    6128:	andeq	r0, r0, pc, ror #3
    612c:	andeq	r0, r0, r3, asr r2
    6130:			; <UNDEFINED> instruction: 0xf1022840
    6134:	movwls	r0, #8961	; 0x2301
    6138:	svcge	0x0004f63f
    613c:	ldmdacc	r0!, {r4, fp, ip, sp, lr}
    6140:			; <UNDEFINED> instruction: 0xf7ffb2c0
    6144:	bls	c5878 <_zero_@@Base+0xa55d4>
    6148:	mrrcne	6, 10, lr, r3, cr13
    614c:	ldmdavc	r0, {r1, r8, r9, ip, pc}
    6150:	stc2l	7, cr15, [r4, #1020]	; 0x3fc
    6154:			; <UNDEFINED> instruction: 0xf7ffa802
    6158:			; <UNDEFINED> instruction: 0xf5b0fe6b
    615c:	strmi	r3, [r6], -r0, lsl #31
    6160:	smlawbhi	r6, r0, r0, pc	; <UNPREDICTABLE>
    6164:	stmdblt	r3, {r0, r1, r3, r5, fp, sp, lr}^
    6168:			; <UNDEFINED> instruction: 0xf7ffb2f0
    616c:	stmdavs	fp!, {r0, r1, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    6170:	andcs	pc, r7, r6, asr #7
    6174:			; <UNDEFINED> instruction: 0xf7ffb90b
    6178:	bls	c5844 <_zero_@@Base+0xa55a0>
    617c:	andls	r3, r2, #268435456	; 0x10000000
    6180:	mlasvc	r9, r1, r6, lr
    6184:	blcs	3fc04 <_zero_@@Base+0x1f960>
    6188:	mcrge	4, 6, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
    618c:	ldrbtmi	r4, [r8], #-2202	; 0xfffff766
    6190:	stc2l	0, cr15, [r6], {1}
    6194:	stmdavs	r8!, {r1, r8, r9, fp, ip, pc}
    6198:	ldmdavc	r9, {r1, r3, r4, r6, sl, fp, ip}
    619c:	stmdbcs	r0, {r1, r9, ip, pc}^
    61a0:	mcrge	6, 6, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    61a4:			; <UNDEFINED> instruction: 0xf47f2800
    61a8:			; <UNDEFINED> instruction: 0x461aae7e
    61ac:	mrrcne	7, 12, lr, r3, cr6
    61b0:	ldmdavc	r0, {r1, r8, r9, ip, pc}
    61b4:	ldc2	7, cr15, [r2, #1020]	; 0x3fc
    61b8:	bls	a026c <_zero_@@Base+0x7ffc8>
    61bc:			; <UNDEFINED> instruction: 0xf47f2b00
    61c0:	ldmdavc	r0, {r0, r2, r4, r6, r7, r9, sl, fp, sp, pc}
    61c4:	stc2	7, cr15, [sl, #1020]	; 0x3fc
    61c8:	andcc	r9, r1, #8192	; 0x2000
    61cc:	strbt	r9, [sl], -r2, lsl #4
    61d0:	andcc	r2, r1, #67108864	; 0x4000000
    61d4:	andls	r7, r2, #51	; 0x33
    61d8:	mrrcne	6, 6, lr, r3, cr5
    61dc:	ldmdavc	r0, {r1, r8, r9, ip, pc}
    61e0:	ldc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
    61e4:			; <UNDEFINED> instruction: 0xf7ffa802
    61e8:	stmdavs	fp!, {r0, r1, r5, r9, sl, fp, ip, sp, lr, pc}
    61ec:			; <UNDEFINED> instruction: 0x4606287f
    61f0:	sbchi	pc, r3, r0, lsl #4
    61f4:	bicle	r2, r0, r0, lsl #22
    61f8:			; <UNDEFINED> instruction: 0xf7ffb2c0
    61fc:	bls	c57c0 <_zero_@@Base+0xa551c>
    6200:	mrrcne	6, 11, lr, r3, cr4
    6204:	ldmdavc	r0, {r1, r8, r9, ip, pc}
    6208:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    620c:			; <UNDEFINED> instruction: 0xf7ffa802
    6210:	stmdavs	r9!, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}
    6214:			; <UNDEFINED> instruction: 0x4606287f
    6218:	addshi	pc, sp, r0, lsl #4
    621c:	sbclt	fp, r0, #409600	; 0x64000
    6220:	ldc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
    6224:	blls	a02d0 <_zero_@@Base+0x8002c>
    6228:	stmdacs	ip!, {r3, r4, fp, ip, sp, lr}
    622c:	ldfnep	f5, [sl], {13}
    6230:	ldmdavc	r8, {r1, r9, ip, pc}^
    6234:	and	r4, r8, r3, lsl r6
    6238:	movwls	r3, #8961	; 0x2301
    623c:	ldmdavc	r0, {r0, r5, r8, fp, ip, sp, pc}
    6240:	stc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
    6244:	stmdavs	r9!, {r1, r8, r9, fp, ip, pc}
    6248:	ldmdacs	sl!, {r3, r4, fp, ip, sp, lr}
    624c:	mvnsle	r4, sl, lsl r6
    6250:	addsle	r2, r0, r0, lsl #18
    6254:	cfmadd32ge	mvax4, mvfx14, mvfx2, mvfx10
    6258:	andls	r3, r2, #268435456	; 0x10000000
    625c:			; <UNDEFINED> instruction: 0x4630251c
    6260:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
    6264:	andls	r4, r1, r7, lsl #12
    6268:			; <UNDEFINED> instruction: 0xf507fb05
    626c:	blx	fe742274 <_zero_@@Base+0xfe721fd0>
    6270:			; <UNDEFINED> instruction: 0xf7ffe00b
    6274:	blmi	18859f0 <_zero_@@Base+0x186574c>
    6278:	stmiapl	r3!, {r9, sp}^
    627c:	ldmdavs	pc, {r0, r9, sl, lr}	; <UNPREDICTABLE>
    6280:	ldmdbvs	r8!, {r0, r1, r2, r3, r5, sl, lr}^
    6284:	blx	fe442290 <_zero_@@Base+0xfe421fec>
    6288:	blls	9e870 <_zero_@@Base+0x7e5cc>
    628c:	andls	r1, r2, #23040	; 0x5a00
    6290:	stmdbcs	lr!, {r0, r3, r4, fp, ip, sp, lr}
    6294:	ldmdavc	sl, {r0, r1, r2, r4, r5, ip, lr, pc}^
    6298:	eorsle	r2, r2, lr, lsr #20
    629c:	ldrtmi	r2, [r0], -sl, lsr #20
    62a0:	movwcc	sp, #8679	; 0x21e7
    62a4:			; <UNDEFINED> instruction: 0xf7ff9302
    62a8:	blmi	15459bc <_zero_@@Base+0x1525718>
    62ac:	strb	r2, [r4, r1, lsl #4]!
    62b0:			; <UNDEFINED> instruction: 0xf7ff204b
    62b4:	bls	c5708 <_zero_@@Base+0xa5464>
    62b8:	eorsvc	r2, fp, r1, lsl #6
    62bc:	andls	r3, r2, #268435456	; 0x10000000
    62c0:	stmdage	r2, {r0, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    62c4:	andls	r3, r2, #268435456	; 0x10000000
    62c8:	ldc2	7, cr15, [r2, #1020]!	; 0x3fc
    62cc:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    62d0:	andcc	r9, r1, #8192	; 0x2000
    62d4:	strb	r9, [r6, #514]!	; 0x202
    62d8:	ldrcs	r4, [ip, #-2889]	; 0xfffff4b7
    62dc:	strcs	r4, [r1], -r7, asr #18
    62e0:	stmiapl	r3!, {r0, r9, ip, sp}^
    62e4:	ldmdavs	r9, {r0, r1, r2, r5, r6, fp, ip, lr}
    62e8:	blx	1603ee <_zero_@@Base+0x14014a>
    62ec:	ldm	r9, {r0, r8, sl, ip, sp, lr, pc}
    62f0:	ldrbpl	r0, [lr, #-3]!
    62f4:	andeq	lr, r3, r3, lsl #17
    62f8:	ldrb	r9, [r4, #514]	; 0x202
    62fc:	movwls	r1, #11347	; 0x2c53
    6300:	ldcne	6, cr14, [sl], {32}
    6304:	ldmdavc	r3, {r1, r9, ip, pc}
    6308:	andsle	r2, r7, fp, asr fp
    630c:	stmdapl	r7!, {r0, r1, r3, r4, r5, r8, fp, lr}^
    6310:	ldrtmi	r2, [r0], -ip, lsr #22
    6314:	andcc	fp, r1, #4, 30
    6318:			; <UNDEFINED> instruction: 0xf7ff9202
    631c:	ldmdavs	fp!, {r0, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    6320:	bl	ceb28 <_zero_@@Base+0xae884>
    6324:	strmi	r0, [r1], -r5, lsl #22
    6328:			; <UNDEFINED> instruction: 0x0018f8db
    632c:	blx	f42338 <_zero_@@Base+0xf22094>
    6330:			; <UNDEFINED> instruction: 0xf8cb9a02
    6334:	ldmdavc	r3, {r3, r4}
    6338:	mvnle	r2, fp, asr fp
    633c:	strcs	r4, [r0, #-2864]	; 0xfffff4d0
    6340:	andcc	r9, r1, #1, 28
    6344:	andls	r5, r2, #14876672	; 0xe30000
    6348:	muleq	r3, r3, r8
    634c:	strvs	lr, [r0, #-2499]	; 0xfffff63d
    6350:	andeq	lr, r3, r8, lsl #17
    6354:	stmdbcs	r0, {r0, r1, r2, r5, r7, r8, sl, sp, lr, pc}
    6358:	svcge	0x0065f47f
    635c:	andcs	pc, r7, r0, asr #7
    6360:	addeq	pc, r0, r0, asr #32
    6364:	ldc2	7, cr15, [sl], #1020	; 0x3fc
    6368:	rscslt	r6, r0, #2686976	; 0x290000
    636c:			; <UNDEFINED> instruction: 0xf47f2900
    6370:			; <UNDEFINED> instruction: 0xf7ffaf5a
    6374:	stmdavs	r9!, {r0, r1, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    6378:	blcs	400d4 <_zero_@@Base+0x1fe30>
    637c:	mrcge	4, 7, APSR_nzcv, cr13, cr15, {3}
    6380:	andcs	pc, r7, r0, asr #7
    6384:	addeq	pc, r0, r0, asr #32
    6388:	stc2	7, cr15, [r8], #1020	; 0x3fc
    638c:	rscslt	r6, r0, #2818048	; 0x2b0000
    6390:			; <UNDEFINED> instruction: 0xf43f2b00
    6394:			; <UNDEFINED> instruction: 0xe6f0aef0
    6398:			; <UNDEFINED> instruction: 0xf0002000
    639c:	ldmdbmi	r8, {r0, r2, r9, fp, ip, sp, lr, pc}
    63a0:	bls	8efa8 <_zero_@@Base+0x6ed04>
    63a4:	eorsvc	r5, r3, r1, ror #16
    63a8:	stmib	r1, {r0, r1, r3, r4, r5, ip, sp, lr}^
    63ac:	ldrb	r3, [sp, #768]	; 0x300
    63b0:	andscs	r4, r1, #20, 22	; 0x5000
    63b4:	ldrbmi	r2, [r0], -r1, lsl #2
    63b8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    63bc:	b	fc43b0 <_zero_@@Base+0xfa410c>
    63c0:			; <UNDEFINED> instruction: 0xf0012001
    63c4:			; <UNDEFINED> instruction: 0xe6cdfe39
    63c8:	b	9443bc <_zero_@@Base+0x924118>
    63cc:	andeq	r9, r1, r8, ror pc
    63d0:	andeq	r0, r0, r4, lsl r1
    63d4:	andeq	sl, r1, r8, lsl r3
    63d8:	andeq	sl, r1, r2, lsl r3
    63dc:	andeq	r7, r0, r4, asr fp
    63e0:	andeq	r0, r0, r0, ror #1
    63e4:	andeq	r0, r0, r4, ror #1
    63e8:	andeq	r0, r0, r4, asr #3
    63ec:	andeq	r0, r0, ip, lsl #3
    63f0:	andeq	r0, r0, r8, asr r1
    63f4:	andeq	r7, r0, r8, lsl #21
    63f8:	andeq	r7, r0, lr, lsr r8
    63fc:	andeq	r0, r0, ip, ror #2
    6400:	andeq	r0, r0, r0, ror #2
    6404:	andeq	r0, r0, ip, asr #2
    6408:	mvnsmi	lr, sp, lsr #18
    640c:	vst1.8	{d20-d22}, [pc], r6
    6410:	strmi	r7, [r8], r0, lsl #1
    6414:			; <UNDEFINED> instruction: 0xf9aef001
    6418:	svceq	0x0001f1b8
    641c:	ldcle	6, cr4, [fp, #-28]	; 0xffffffe4
    6420:			; <UNDEFINED> instruction: 0xf1081f35
    6424:			; <UNDEFINED> instruction: 0x36fc38ff
    6428:	and	r4, r7, r4, lsl #12
    642c:			; <UNDEFINED> instruction: 0xffecf7ff
    6430:			; <UNDEFINED> instruction: 0xf10442b5
    6434:			; <UNDEFINED> instruction: 0xf8440404
    6438:	andle	r0, sl, r4, lsl #24
    643c:	svccc	0x0004f855
    6440:	ldrmi	r4, [r8], -r1, asr #12
    6444:	mvnsle	r2, r0, lsl #22
    6448:	strhtvs	r4, [r3], -r5
    644c:	streq	pc, [r4], #-260	; 0xfffffefc
    6450:			; <UNDEFINED> instruction: 0x4638d1f4
    6454:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6458:			; <UNDEFINED> instruction: 0x46041f35
    645c:	strvc	pc, [r0], r0, lsl #10
    6460:			; <UNDEFINED> instruction: 0xf002e005
    6464:	eorvs	pc, r0, pc, asr r9	; <UNPREDICTABLE>
    6468:	adcsmi	r3, r4, #4, 8	; 0x4000000
    646c:			; <UNDEFINED> instruction: 0xf855d0f1
    6470:	ldrmi	r3, [r8], -r4, lsl #30
    6474:	mvnsle	r2, r0, lsl #22
    6478:	ldrb	r6, [r5, r3, lsr #32]!
    647c:	ldmdami	lr!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}
    6480:	ldmdbmi	lr!, {r0, r1, r3, r4, r5, r6, sl, lr}
    6484:	svcmi	0x00f0e92d
    6488:	cdpeq	0, 1, cr15, cr12, cr15, {2}
    648c:	andhi	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    6490:	bmi	ef26a4 <_zero_@@Base+0xed2400>
    6494:	andls	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    6498:	ldrdvs	pc, [r0], -r8
    649c:			; <UNDEFINED> instruction: 0xf106589d
    64a0:			; <UNDEFINED> instruction: 0xf8c80420
    64a4:	strls	r4, [r0], -r0
    64a8:			; <UNDEFINED> instruction: 0xf404fb0e
    64ac:			; <UNDEFINED> instruction: 0xf8d9682b
    64b0:	movwls	sl, #4096	; 0x1000
    64b4:			; <UNDEFINED> instruction: 0xf0014620
    64b8:			; <UNDEFINED> instruction: 0xf8d8f95d
    64bc:			; <UNDEFINED> instruction: 0xf8c93000
    64c0:	addseq	r0, r8, r0
    64c4:			; <UNDEFINED> instruction: 0xf956f001
    64c8:	eorvs	r2, r8, r0, lsl #28
    64cc:	blls	7d9fc <_zero_@@Base+0x5d758>
    64d0:			; <UNDEFINED> instruction: 0xf8d91f07
    64d4:			; <UNDEFINED> instruction: 0xf5a4b000
    64d8:			; <UNDEFINED> instruction: 0xf1a37e60
    64dc:	strcs	r0, [r0], -r4, lsl #24
    64e0:	streq	lr, [r6, #-2826]	; 0xfffff4f6
    64e4:	streq	lr, [r6], #-2827	; 0xfffff4f5
    64e8:	stcgt	6, cr3, [pc, #-112]	; 6480 <__assert_fail@plt+0x4ab4>
    64ec:	strgt	r4, [pc], #-1462	; 64f4 <__assert_fail@plt+0x4b28>
    64f0:	muleq	r7, r5, r8
    64f4:	andeq	lr, r7, r4, lsl #17
    64f8:	svccc	0x0004f85c
    64fc:	svccc	0x0004f847
    6500:			; <UNDEFINED> instruction: 0xf8d8d1ee
    6504:	bls	1250c <_IO_stdin_used@@Base+0x7da8>
    6508:	svclt	0x00c84293
    650c:	ldrdlt	pc, [r0], -sp
    6510:			; <UNDEFINED> instruction: 0x271cdd1f
    6514:	blx	1cf91e <_zero_@@Base+0x1af67a>
    6518:	vst1.8	{d31}, [pc], fp
    651c:			; <UNDEFINED> instruction: 0xf8d96680
    6520:	vst4.8	{d19-d22}, [pc], r0
    6524:			; <UNDEFINED> instruction: 0xf10b6080
    6528:	ldmibne	ip, {r0, r8, r9, fp}^
    652c:			; <UNDEFINED> instruction: 0x371c53dd
    6530:			; <UNDEFINED> instruction: 0xf920f001
    6534:	ldrdcc	pc, [r0], -r8
    6538:	ldrbmi	r6, [fp, #-166]	; 0xffffff5a
    653c:	strpl	lr, [r3, #-2500]	; 0xfffff63c
    6540:	strpl	lr, [r5, #-2500]	; 0xfffff63c
    6544:	stclle	0, cr6, [sl], #384	; 0x180
    6548:	ldmdblt	r3, {r8, r9, fp, ip, pc}
    654c:	pop	{r0, r1, ip, sp, pc}
    6550:	usub8mi	r8, r0, r0
    6554:	ldmdb	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6558:	andlt	r9, r3, r1, lsl #16
    655c:	svcmi	0x00f0e8bd
    6560:	ldmdblt	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6564:	ldrdcc	pc, [r0], -r8
    6568:	svclt	0x00c82b00
    656c:	bleq	426b0 <_zero_@@Base+0x2240c>
    6570:	strb	sp, [r9, pc, asr #25]!
    6574:	andeq	r9, r1, r0, lsl #19
    6578:	andeq	r0, r0, ip, lsl r1
    657c:	andeq	r0, r0, ip, ror #2
    6580:	muleq	r0, r0, r1
    6584:	svcmi	0x00f8e92d
    6588:	stmdami	ip!, {r0, r1, r3, r5, r8, r9, fp, lr}
    658c:	stmdbmi	ip!, {r0, r1, r3, r4, r5, r6, sl, lr}
    6590:	ldmdapl	lr, {r2, r3, r5, r9, fp, lr}
    6594:	andhi	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    6598:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    659c:			; <UNDEFINED> instruction: 0xf8d86835
    65a0:			; <UNDEFINED> instruction: 0xf1057000
    65a4:	eorsvs	r0, r0, r0, lsr #32
    65a8:	ldrdlt	pc, [r0], -r9
    65ac:	beq	fe040ef0 <_zero_@@Base+0xfe020c4c>
    65b0:			; <UNDEFINED> instruction: 0xf0014650
    65b4:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    65b8:	andeq	pc, r0, r8, asr #17
    65bc:			; <UNDEFINED> instruction: 0xf0010098
    65c0:	stccs	8, cr15, [r3, #-868]	; 0xfffffc9c
    65c4:	andeq	pc, r0, r9, asr #17
    65c8:			; <UNDEFINED> instruction: 0xf8d8dd2d
    65cc:			; <UNDEFINED> instruction: 0xf1aa8000
    65d0:	ldrtmi	r0, [lr], #3712	; 0xe80
    65d4:			; <UNDEFINED> instruction: 0xf1083008
    65d8:			; <UNDEFINED> instruction: 0xf1070c08
    65dc:			; <UNDEFINED> instruction: 0xf10b030c
    65e0:			; <UNDEFINED> instruction: 0xf8530108
    65e4:			; <UNDEFINED> instruction: 0xf8512b04
    65e8:	ldrbmi	r4, [r3, #-3844]!	; 0xfffff0fc
    65ec:	svccs	0x0004f84c
    65f0:	svcmi	0x0004f840
    65f4:	ldmdavs	r1!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    65f8:	svclt	0x00c842a9
    65fc:	stcle	6, cr4, [sl, #-172]	; 0xffffff54
    6600:	addeq	lr, r3, #8, 22	; 0x2000
    6604:	movwcc	r2, #4096	; 0x1000
    6608:	bleq	144718 <_zero_@@Base+0x124474>
    660c:	blle	ffe97040 <_zero_@@Base+0xffe76d9c>
    6610:	pop	{r0, r2, r3, r8, fp, ip, sp, pc}
    6614:	shsub8mi	r8, r8, r8
    6618:	ldm	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    661c:	pop	{r3, r4, r6, r9, sl, lr}
    6620:			; <UNDEFINED> instruction: 0xf7fb4ff8
    6624:	ldmdavs	r1!, {r0, r1, r2, r3, r6, r7, fp, ip, sp, pc}
    6628:	svclt	0x00c42903
    662c:	ldrdhi	pc, [r0], -r8
    6630:	stclle	3, cr2, [r5], #12
    6634:	svclt	0x0000e7ec
    6638:	andeq	r9, r1, r4, ror r8
    663c:	andeq	r0, r0, r8, asr #2
    6640:	andeq	r0, r0, r4, ror #3
    6644:	andeq	r0, r0, r0, asr #3
    6648:	svcmi	0x00f8e92d
    664c:	stmdami	sl!, {r0, r3, r5, r8, r9, fp, lr}
    6650:	stmdbmi	sl!, {r0, r1, r3, r4, r5, r6, sl, lr}
    6654:	ldmdapl	lr, {r1, r3, r5, r9, fp, lr}
    6658:	andhi	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    665c:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    6660:			; <UNDEFINED> instruction: 0xf8d86835
    6664:			; <UNDEFINED> instruction: 0xf1057000
    6668:	eorsvs	r0, r0, r0, lsr #32
    666c:	ldrdlt	pc, [r0], -r9
    6670:	beq	fe040fb4 <_zero_@@Base+0xfe020d10>
    6674:			; <UNDEFINED> instruction: 0xf0014650
    6678:	ldmdavs	r3!, {r0, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
    667c:	andeq	pc, r0, r8, asr #17
    6680:			; <UNDEFINED> instruction: 0xf0010098
    6684:	stccs	8, cr15, [r1, #-476]	; 0xfffffe24
    6688:	andeq	pc, r0, r9, asr #17
    668c:			; <UNDEFINED> instruction: 0xf8d8dd29
    6690:			; <UNDEFINED> instruction: 0xf1aa8000
    6694:	ldrtmi	r0, [lr], #3712	; 0xe80
    6698:			; <UNDEFINED> instruction: 0x46dc1d3b
    669c:			; <UNDEFINED> instruction: 0xf8534641
    66a0:			; <UNDEFINED> instruction: 0xf85c2b04
    66a4:	ldrbmi	r4, [r3, #-3844]!	; 0xfffff0fc
    66a8:	svccs	0x0004f841
    66ac:	svcmi	0x0004f840
    66b0:	ldmdavs	r1!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    66b4:	svclt	0x00c842a9
    66b8:	stcle	6, cr4, [sl, #-172]	; 0xffffff54
    66bc:	addeq	lr, r3, #8, 22	; 0x2000
    66c0:	movwcc	r2, #4096	; 0x1000
    66c4:	bleq	1447d4 <_zero_@@Base+0x124530>
    66c8:	blle	ffe970fc <_zero_@@Base+0xffe76e58>
    66cc:	pop	{r0, r2, r3, r8, fp, ip, sp, pc}
    66d0:	shsub8mi	r8, r8, r8
    66d4:	ldmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    66d8:	pop	{r3, r4, r6, r9, sl, lr}
    66dc:			; <UNDEFINED> instruction: 0xf7fb4ff8
    66e0:	ldmdavs	r1!, {r0, r4, r5, r6, fp, ip, sp, pc}
    66e4:	svclt	0x00c42901
    66e8:	ldrdhi	pc, [r0], -r8
    66ec:	stclle	3, cr2, [r5], #4
    66f0:	svclt	0x0000e7ec
    66f4:			; <UNDEFINED> instruction: 0x000197b0
    66f8:	andeq	r0, r0, r8, lsr r1
    66fc:	andeq	r0, r0, r4, lsr #2
    6700:	andeq	r0, r0, r4, lsr r1
    6704:	strcs	fp, [r0, #-1392]	; 0xfffffa90
    6708:	blmi	6d9778 <_zero_@@Base+0x6b94d4>
    670c:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    6710:			; <UNDEFINED> instruction: 0xf7ff601d
    6714:	blmi	6861e8 <_zero_@@Base+0x665f44>
    6718:	stmiapl	r3!, {r0, r3, r4, fp, lr}^
    671c:	ldmdavs	lr, {r3, r4, r5, r6, sl, lr}
    6720:	ldmda	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6724:	eorsvs	r4, r0, r7, lsl fp
    6728:	andsvs	r5, sp, r3, ror #17
    672c:			; <UNDEFINED> instruction: 0xff2af7ff
    6730:	stmiapl	r3!, {r0, r2, r4, r8, r9, fp, lr}^
    6734:			; <UNDEFINED> instruction: 0xf7ff601d
    6738:	blmi	54655c <_zero_@@Base+0x5262b8>
    673c:	bmi	50e76c <_zero_@@Base+0x4ee4c8>
    6740:	mvnscc	pc, pc, asr #32
    6744:	blmi	4dcae4 <_zero_@@Base+0x4bc840>
    6748:	stmiapl	r6!, {r0, r2, r4, r5, sp, lr}
    674c:	eorsvs	r4, r5, r2, lsl sl
    6750:	blmi	49caf0 <_zero_@@Base+0x47c84c>
    6754:	stmiapl	r6!, {r4, r5, sp, lr}
    6758:	eorsvs	r4, r0, r1, lsl sl
    675c:	blmi	45cae4 <_zero_@@Base+0x43c840>
    6760:	stmiapl	r2!, {r0, r2, sp, lr}
    6764:	stmiapl	r3!, {r0, r4, sp, lr}^
    6768:	pop	{r0, r2, r3, r4, ip, sp, lr}
    676c:			; <UNDEFINED> instruction: 0xf0014070
    6770:	svclt	0x0000bfb1
    6774:	strdeq	r9, [r1], -r4
    6778:	andeq	r0, r0, ip, lsl r1
    677c:	muleq	r0, r0, r1
    6780:	andeq	r7, r0, ip, ror #5
    6784:	andeq	r0, r0, r8, asr #2
    6788:	andeq	r0, r0, r8, lsr r1
    678c:	strdeq	r0, [r0], -r4
    6790:	andeq	r0, r0, r0, lsr #2
    6794:	andeq	r0, r0, ip, asr #3
    6798:	andeq	r0, r0, r8, ror r1
    679c:			; <UNDEFINED> instruction: 0x000001b0
    67a0:	andeq	r0, r0, r0, asr #2
    67a4:	andeq	r0, r0, ip, lsr #3
    67a8:	ldmdbmi	r2, {r0, r4, r9, fp, lr}
    67ac:	ldrlt	r4, [r8, #-1146]!	; 0xfffffb86
    67b0:	blx	cf42a <_zero_@@Base+0xaf186>
    67b4:	ldrmi	pc, [r3], -r0
    67b8:	strcs	r5, [r0], #-2131	; 0xfffff7ad
    67bc:	ldmdane	sp, {r0, r1, r3, r4, fp, sp, lr}
    67c0:	stmibvs	r8!, {r2, r3, r4, sl, ip, lr}
    67c4:	tstlt	r0, ip, ror #1
    67c8:	stc2l	0, cr15, [r2]
    67cc:	stmdbvs	r8!, {r2, r3, r5, r7, r8, sp, lr}^
    67d0:			; <UNDEFINED> instruction: 0xf000b118
    67d4:	movwcs	pc, #3549	; 0xddd	; <UNPREDICTABLE>
    67d8:	stmdbvs	r8!, {r0, r1, r3, r5, r6, r8, sp, lr}
    67dc:			; <UNDEFINED> instruction: 0xf8d0b138
    67e0:			; <UNDEFINED> instruction: 0xf7fa4100
    67e4:	strdvs	lr, [ip, -r2]!
    67e8:	stccs	6, cr4, [r0], {32}
    67ec:	ldfltd	f5, [r8, #-988]!	; 0xfffffc24
    67f0:	andeq	r9, r1, r4, asr r6
    67f4:	andeq	r0, r0, ip, ror #2
    67f8:	bmi	2d9428 <_zero_@@Base+0x2b9184>
    67fc:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    6800:	ldmdavs	r4, {r1, r3, r4, r7, fp, ip, lr}
    6804:	stmdavs	r1!, {r2, r3, r4, r5, r8, ip, sp, pc}^
    6808:	stmdavs	r4!, {r5, r9, sl, lr}
    680c:			; <UNDEFINED> instruction: 0xf7fa6011
    6810:			; <UNDEFINED> instruction: 0x4620efdc
    6814:	stmdami	r5, {r4, r8, sl, fp, ip, sp, pc}
    6818:			; <UNDEFINED> instruction: 0xf0014478
    681c:			; <UNDEFINED> instruction: 0x4620fb73
    6820:	svclt	0x0000bd10
    6824:	andeq	r9, r1, r4, lsl #12
    6828:	andeq	r0, r0, r0, lsr #2
    682c:	strdeq	r7, [r0], -r8
    6830:			; <UNDEFINED> instruction: 0x4604b510
    6834:			; <UNDEFINED> instruction: 0xf0002008
    6838:	blmi	1466b4 <_zero_@@Base+0x126410>
    683c:	ldrbtmi	r4, [fp], #-2564	; 0xfffff5fc
    6840:	ldmdavs	sl, {r0, r1, r3, r4, r7, fp, ip, lr}
    6844:	subvs	r6, r2, r4
    6848:	ldclt	0, cr6, [r0, #-96]	; 0xffffffa0
    684c:	andeq	r9, r1, r2, asr #11
    6850:	andeq	r0, r0, r0, lsr #2
    6854:	bmi	25947c <_zero_@@Base+0x2391d8>
    6858:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    685c:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
    6860:	stmdavs	r2!, {r2, r3, r6, r8, ip, sp, pc}^
    6864:	andsvs	r4, sl, r0, lsr #12
    6868:			; <UNDEFINED> instruction: 0xff1af001
    686c:	pop	{r5, r9, sl, lr}
    6870:			; <UNDEFINED> instruction: 0xf7fa4010
    6874:	ldclt	15, cr11, [r0, #-668]	; 0xfffffd64
    6878:	andeq	r9, r1, r8, lsr #11
    687c:	strdeq	r0, [r0], -r4
    6880:			; <UNDEFINED> instruction: 0x4604b538
    6884:			; <UNDEFINED> instruction: 0xf0002008
    6888:			; <UNDEFINED> instruction: 0x4605ff75
    688c:			; <UNDEFINED> instruction: 0xf0014620
    6890:	stcmi	15, cr15, [r5], {73}	; 0x49
    6894:	ldrbtmi	r4, [ip], #-2565	; 0xfffff5fb
    6898:	eorvs	r4, r8, r3, lsr #12
    689c:	ldmdavs	sl, {r0, r1, r5, r7, fp, ip, lr}
    68a0:	rsbvs	r6, sl, sp, lsl r0
    68a4:	svclt	0x0000bd38
    68a8:	andeq	r9, r1, sl, ror #10
    68ac:	strdeq	r0, [r0], -r4
    68b0:			; <UNDEFINED> instruction: 0x4604b510
    68b4:			; <UNDEFINED> instruction: 0xf0002008
    68b8:	bmi	146634 <_zero_@@Base+0x126390>
    68bc:	ldrbtmi	r4, [sl], #-2820	; 0xfffff4fc
    68c0:	ldmpl	r3, {r2, sp, lr}^
    68c4:	andsvs	r6, r8, sl, lsl r8
    68c8:	ldclt	0, cr6, [r0, #-264]	; 0xfffffef8
    68cc:	andeq	r9, r1, r2, asr #10
    68d0:	strdeq	r0, [r0], -r4
    68d4:	stmdacs	r0, {r3, r8, sl, ip, sp, pc}
    68d8:	stmdbmi	pc, {r1, r2, r3, r8, r9, fp, lr}	; <UNPREDICTABLE>
    68dc:	andcs	fp, r1, #200, 30	; 0x320
    68e0:	svclt	0x00d8447b
    68e4:	ldmdapl	fp, {r9, sp}^
    68e8:	blcs	2095c <_zero_@@Base+0x6b8>
    68ec:	andcs	fp, r0, #8, 30
    68f0:	ldmdavs	fp, {r1, r3, r5, r8, ip, sp, pc}^
    68f4:	blcs	14900 <_IO_stdin_used@@Base+0xa19c>
    68f8:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    68fc:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
    6900:	ldrdcs	fp, [r1], -r8
    6904:	stclt	12, cr13, [r8, #-0]
    6908:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    690c:	blx	ffec2918 <_zero_@@Base+0xffea2674>
    6910:	stclt	0, cr2, [r8, #-0]
    6914:	andeq	r9, r1, r0, lsr #10
    6918:	strdeq	r0, [r0], -r4
    691c:	andeq	r7, r0, r6, lsr r1
    6920:	bmi	2d9550 <_zero_@@Base+0x2b92ac>
    6924:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    6928:	ldmdavs	lr, {r0, r1, r3, r4, r7, fp, ip, lr}
    692c:	eormi	pc, r0, r6, asr r8	; <UNPREDICTABLE>
    6930:	strtmi	fp, [r0], -ip, lsl #2
    6934:			; <UNDEFINED> instruction: 0x4605bd70
    6938:			; <UNDEFINED> instruction: 0xf0002008
    693c:			; <UNDEFINED> instruction: 0x4604ff1b
    6940:	eoreq	pc, r5, r6, asr #16
    6944:	cdp2	0, 15, cr15, cr2, cr1, {0}
    6948:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    694c:	ldrdeq	r9, [r1], -ip
    6950:	andeq	r0, r0, r4, ror #3
    6954:	svcmi	0x00f0e92d
    6958:			; <UNDEFINED> instruction: 0xf8dfb089
    695c:	strmi	sl, [ip], -r4, ror #2
    6960:	ldrbtmi	r4, [sl], #2648	; 0xa58
    6964:			; <UNDEFINED> instruction: 0xf85a4b58
    6968:	andls	r2, r1, #2
    696c:	andls	r6, r7, #1179648	; 0x120000
    6970:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6974:			; <UNDEFINED> instruction: 0xf856681e
    6978:	stccs	0, cr5, [r0, #-128]	; 0xffffff80
    697c:	addhi	pc, r5, r0
    6980:	ldrdls	pc, [r0], -r5
    6984:	svceq	0x0000f1b9
    6988:	addhi	pc, sl, r0
    698c:			; <UNDEFINED> instruction: 0x1004f9b9
    6990:	teqeq	pc, #4	; <UNPREDICTABLE>
    6994:	stmibeq	r4!, {r2, r9, fp, sp, pc}
    6998:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    699c:	stmdblt	ip, {r0, r1, r8, r9, ip, pc}
    69a0:	ble	1d7fc8 <_zero_@@Base+0x1b7d24>
    69a4:	teqeq	pc, #4	; <UNPREDICTABLE>
    69a8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    69ac:	blcc	144abc <_zero_@@Base+0x124818>
    69b0:	ldrb	r0, [r4, r4, lsr #19]!
    69b4:			; <UNDEFINED> instruction: 0xf44fdd7e
    69b8:			; <UNDEFINED> instruction: 0xf0007080
    69bc:			; <UNDEFINED> instruction: 0xf9b9fedb
    69c0:	strmi	r1, [r7], -r4
    69c4:	suble	r2, r1, r0, lsl #18
    69c8:	ldrdeq	pc, [r0], -r9
    69cc:	rscseq	pc, ip, #-1073741823	; 0xc0000001
    69d0:	eorsvs	r4, r8, fp, lsr r6
    69d4:	svcmi	0x0004f843
    69d8:			; <UNDEFINED> instruction: 0xd1fb4293
    69dc:			; <UNDEFINED> instruction: 0xf8c93101
    69e0:	andlt	r7, r9, #0
    69e4:	andne	pc, r4, r9, lsr #17
    69e8:	blle	ff917ef4 <_zero_@@Base+0xff8f7c50>
    69ec:	strcs	sl, [r0], #-2824	; 0xfffff4f8
    69f0:	streq	lr, [r8, #2819]	; 0xb03
    69f4:			; <UNDEFINED> instruction: 0xf1b83d18
    69f8:	andsle	r0, ip, r1, lsl #30
    69fc:	stmdbcc	r4, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
    6a00:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6a04:	streq	lr, [r3], r7, lsl #22
    6a08:	eorvc	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    6a0c:	mvnsle	r2, r0, lsl #30
    6a10:	addvc	pc, r0, pc, asr #8
    6a14:	cdp2	0, 10, cr15, cr14, cr0, {0}
    6a18:	svceq	0x0001f1b8
    6a1c:	eorsvs	r4, r0, r7, lsl #12
    6a20:	svcne	0x0003d025
    6a24:	rscseq	pc, ip, #0, 2
    6a28:	svcmi	0x0004f843
    6a2c:			; <UNDEFINED> instruction: 0xd1fb429a
    6a30:	svceq	0x0001f1b8
    6a34:	blls	7b1c4 <_zero_@@Base+0x5af20>
    6a38:	stmdals	r3, {r0, r1, r2, r9, fp, ip, pc}
    6a3c:	addsmi	r6, sl, #1769472	; 0x1b0000
    6a40:	addeq	lr, r0, r7, lsl #22
    6a44:	andlt	sp, r9, r9, lsr r1
    6a48:	svchi	0x00f0e8bd
    6a4c:			; <UNDEFINED> instruction: 0xf1a04a1f
    6a50:			; <UNDEFINED> instruction: 0xf1000b04
    6a54:			; <UNDEFINED> instruction: 0xf85a06fc
    6a58:	stmdavs	r8!, {r1, ip, lr}
    6a5c:	cdp2	0, 6, cr15, cr2, cr1, {0}
    6a60:	svceq	0x0004f84b
    6a64:	ldrhle	r4, [r8, #83]!	; 0x53
    6a68:			; <UNDEFINED> instruction: 0x1004f9b9
    6a6c:	blmi	60094c <_zero_@@Base+0x5e06a8>
    6a70:			; <UNDEFINED> instruction: 0xf1001f04
    6a74:			; <UNDEFINED> instruction: 0xf85a06fc
    6a78:	stmdavs	r8!, {r0, r1, ip, lr}
    6a7c:	cdp2	0, 5, cr15, cr2, cr1, {0}
    6a80:	svceq	0x0004f844
    6a84:	ldrhle	r4, [r8, #36]!	; 0x24
    6a88:			; <UNDEFINED> instruction: 0x4607e7d5
    6a8c:			; <UNDEFINED> instruction: 0xf000200c
    6a90:	movwcs	pc, #3697	; 0xe71	; <UNPREDICTABLE>
    6a94:			; <UNDEFINED> instruction: 0xf8464605
    6a98:	andvs	r0, r3, r7, lsr #32
    6a9c:	smlabbvc	r3, r3, r0, r6
    6aa0:			; <UNDEFINED> instruction: 0xf0002008
    6aa4:	movwcs	pc, #3687	; 0xe67	; <UNPREDICTABLE>
    6aa8:	eorvs	r4, r8, r9, lsl r6
    6aac:	andvs	r4, r3, r1, lsl #13
    6ab0:	strb	r8, [sp, -r3, lsl #1]!
    6ab4:	ldrdvc	pc, [r0], -r9
    6ab8:			; <UNDEFINED> instruction: 0xf7fae798
    6abc:	svclt	0x0000eeac
    6ac0:	muleq	r1, lr, r4
    6ac4:	andeq	r0, r0, r4, lsl r1
    6ac8:	andeq	r0, r0, r4, lsr #2
    6acc:	ldrdeq	r0, [r0], -r8
    6ad0:	stmdacs	r3, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    6ad4:	ldrbtmi	r4, [ip], #-3178	; 0xfffff396
    6ad8:			; <UNDEFINED> instruction: 0xf7ffdd0d
    6adc:	strmi	pc, [r5], -r1, lsr #30
    6ae0:			; <UNDEFINED> instruction: 0xf001b140
    6ae4:	blmi	1a06260 <_zero_@@Base+0x19e5fbc>
    6ae8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    6aec:			; <UNDEFINED> instruction: 0xf0016818
    6af0:	eorvs	pc, r8, r9, lsl lr	; <UNPREDICTABLE>
    6af4:	blmi	18f62dc <_zero_@@Base+0x18d6038>
    6af8:	stmiapl	r6!, {r0, r2, r9, sl, lr}^
    6afc:	ldmdavs	r8, {r0, r1, r4, r5, fp, sp, lr}
    6b00:	cdp2	0, 2, cr15, cr14, cr1, {0}
    6b04:	stccs	3, cr11, [r3, #-0]
    6b08:	ldm	pc, {r2, r4, r5, r6, r7, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6b0c:	bleq	542b28 <_zero_@@Base+0x522884>
    6b10:	ldmdami	sp, {r1, r8, fp, ip, sp}^
    6b14:	ldrbtmi	r2, [r8], #-1792	; 0xfffff900
    6b18:	blx	11c2b24 <_zero_@@Base+0x11a2880>
    6b1c:	stmiapl	r3!, {r0, r1, r3, r4, r6, r8, r9, fp, lr}^
    6b20:	ldcllt	0, cr6, [r8, #124]!	; 0x7c
    6b24:	smlsdcs	r2, sl, r8, r4
    6b28:			; <UNDEFINED> instruction: 0xf0014478
    6b2c:	blmi	1685428 <_zero_@@Base+0x1665184>
    6b30:	andsvs	r5, pc, r3, ror #17
    6b34:	ldmdami	r8, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    6b38:	ldrbtmi	r2, [r8], #-1794	; 0xfffff8fe
    6b3c:	blx	d42b48 <_zero_@@Base+0xd228a4>
    6b40:	stmiapl	r3!, {r1, r2, r4, r6, r8, r9, fp, lr}^
    6b44:	ldcllt	0, cr6, [r8, #124]!	; 0x7c
    6b48:	ldmdavs	r8, {r0, r1, r4, r5, fp, sp, lr}
    6b4c:	cdp2	0, 2, cr15, cr14, cr2, {0}
    6b50:			; <UNDEFINED> instruction: 0x46076833
    6b54:			; <UNDEFINED> instruction: 0xf0016818
    6b58:	svccs	0x0000fe0b
    6b5c:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    6b60:	stccs	0, cr13, [r3, #-228]	; 0xffffff1c
    6b64:	movwge	sp, #10438	; 0x28c6
    6b68:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    6b6c:			; <UNDEFINED> instruction: 0x47184413
    6b70:	andeq	r0, r0, pc, asr #32
    6b74:	andeq	r0, r0, r3, lsr #32
    6b78:			; <UNDEFINED> instruction: 0xffffffad
    6b7c:	andeq	r0, r0, fp, lsr r0
    6b80:			; <UNDEFINED> instruction: 0xf04f4b47
    6b84:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    6b88:	pop	{r1, r3, r4, sp, lr}
    6b8c:			; <UNDEFINED> instruction: 0xf7fa40f8
    6b90:	svccs	0x0001bef7
    6b94:	blmi	ffdec8 <_zero_@@Base+0xfddc24>
    6b98:	stmdami	r2, {r1, r9, sp}^
    6b9c:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    6ba0:	pop	{r1, r3, r4, sp, lr}
    6ba4:			; <UNDEFINED> instruction: 0xf00140f8
    6ba8:	blmi	f753ac <_zero_@@Base+0xf55108>
    6bac:	stmiapl	r3!, {r8, r9, sl, fp, sp}^
    6bb0:	blle	ffa9ec34 <_zero_@@Base+0xffa7e990>
    6bb4:	pop	{r3, r4, r5, r9, sl, lr}
    6bb8:			; <UNDEFINED> instruction: 0xf7fa40f8
    6bbc:	svccs	0x0001bdd7
    6bc0:	blmi	dbdc90 <_zero_@@Base+0xd9d9ec>
    6bc4:	ldmdami	r8!, {r1, r9, sp}
    6bc8:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    6bcc:	pop	{r1, r3, r4, sp, lr}
    6bd0:			; <UNDEFINED> instruction: 0xf00140f8
    6bd4:	vstrcs.16	s22, [r3, #-466]	; 0xfffffe2e	; <UNPREDICTABLE>
    6bd8:	ldm	pc, {r2, r3, r7, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6bdc:	blcc	c2bf8 <_zero_@@Base+0xa2954>
    6be0:	blmi	c8b04c <_zero_@@Base+0xc6ada8>
    6be4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    6be8:	eorsle	r2, pc, r0, lsl #22
    6bec:	andscs	r4, r0, #44032	; 0xac00
    6bf0:	stmiapl	r3!, {r0, r1, r2, r3, r5, fp, lr}^
    6bf4:	andsvs	r4, sl, r8, ror r4
    6bf8:	ldrhtmi	lr, [r8], #141	; 0x8d
    6bfc:	ldmiblt	r4, {r0, ip, sp, lr, pc}^
    6c00:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    6c04:			; <UNDEFINED> instruction: 0xf9d0f001
    6c08:	ldrhtmi	lr, [r8], #141	; 0x8d
    6c0c:	mrclt	7, 5, APSR_nzcv, cr8, cr10, {7}
    6c10:			; <UNDEFINED> instruction: 0xf06f4b1e
    6c14:	stmdami	r8!, {r9, lr}
    6c18:	stmiapl	r3!, {r0, r4, r9, sl, lr}^
    6c1c:	andsvs	r4, sl, r8, ror r4
    6c20:	ldrhtmi	lr, [r8], #141	; 0x8d
    6c24:	stmiblt	r0, {r0, ip, sp, lr, pc}^
    6c28:	stcle	15, cr2, [r9, #64]	; 0x40
    6c2c:	stmiapl	r3!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    6c30:	blcs	20ca4 <_zero_@@Base+0xa00>
    6c34:	svccs	0x0024d1da
    6c38:	svccs	0x000fdc18
    6c3c:	blmi	7fe244 <_zero_@@Base+0x7ddfa0>
    6c40:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    6c44:			; <UNDEFINED> instruction: 0xf43f2b00
    6c48:	ldmdami	sp, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    6c4c:			; <UNDEFINED> instruction: 0xf0014478
    6c50:	ldrb	pc, [r5, -fp, lsr #19]!	; <UNPREDICTABLE>
    6c54:			; <UNDEFINED> instruction: 0xf06f4b0f
    6c58:	ldmdami	sl, {r9, lr}
    6c5c:	stmiapl	r3!, {r0, r4, r9, sl, lr}^
    6c60:	andsvs	r4, sl, r8, ror r4
    6c64:	ldrhtmi	lr, [r8], #141	; 0x8d
    6c68:	ldmiblt	lr, {r0, ip, sp, lr, pc}
    6c6c:	eorcs	r4, r4, #11264	; 0x2c00
    6c70:	stmiapl	r3!, {r0, r2, r4, fp, lr}^
    6c74:	andsvs	r4, sl, r8, ror r4
    6c78:	ldrhtmi	lr, [r8], #141	; 0x8d
    6c7c:	ldmiblt	r4, {r0, ip, sp, lr, pc}
    6c80:	andeq	r9, r1, sl, lsr #6
    6c84:	strdeq	r0, [r0], -r4
    6c88:	andeq	r6, r0, r2, ror pc
    6c8c:			; <UNDEFINED> instruction: 0x000001b0
    6c90:	andeq	r6, r0, r4, asr #30
    6c94:	andeq	r0, r0, r8, ror r1
    6c98:	andeq	r6, r0, r6, lsl pc
    6c9c:	andeq	r0, r0, ip, asr #3
    6ca0:	andeq	r0, r0, r0, asr #2
    6ca4:	andeq	r6, r0, r2, lsl #31
    6ca8:	ldrdeq	r6, [r0], -sl
    6cac:	andeq	r0, r0, r8, asr r1
    6cb0:	andeq	r6, r0, ip, asr #29
    6cb4:	andeq	r6, r0, r2, ror pc
    6cb8:	andeq	r6, r0, ip, lsr pc
    6cbc:	andeq	r0, r0, ip, lsl #3
    6cc0:	andeq	r6, r0, ip, lsr #29
    6cc4:	ldrdeq	r6, [r0], -ip
    6cc8:	andeq	r6, r0, r8, ror #28
    6ccc:			; <UNDEFINED> instruction: 0x4607b5f8
    6cd0:	andcs	r4, r2, r0, lsr #24
    6cd4:			; <UNDEFINED> instruction: 0xf7ff447c
    6cd8:	stmdblt	r0, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    6cdc:	blmi	7b64c4 <_zero_@@Base+0x796220>
    6ce0:	ldmdavs	r3!, {r1, r2, r5, r6, r7, fp, ip, lr}
    6ce4:	ldmdavs	r8, {r0, r1, r3, r4, r6, fp, sp, lr}
    6ce8:	stc2l	0, cr15, [r0, #-8]!
    6cec:	svcvc	0x0080f1b0
    6cf0:	andle	r4, r6, #5242880	; 0x500000
    6cf4:	ldmdavs	r3!, {r7, r8, fp, ip, sp, pc}
    6cf8:	ldmdavs	r8, {r0, r1, r3, r4, r6, fp, sp, lr}
    6cfc:	ldc2	0, cr15, [r8, #-4]!
    6d00:	blmi	5b5248 <_zero_@@Base+0x594fa4>
    6d04:	stmiapl	r3!, {r1, r2, r4, fp, lr}^
    6d08:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    6d0c:	eorne	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    6d10:	ldrhtmi	lr, [r8], #141	; 0x8d
    6d14:	ldmlt	r6!, {r0, ip, sp, lr, pc}^
    6d18:	ldrtmi	r4, [r8], -r9, lsr #12
    6d1c:	mrc2	7, 0, pc, cr10, cr15, {7}
    6d20:	stmdacs	r0, {r2, r9, sl, lr}
    6d24:			; <UNDEFINED> instruction: 0xf001d0da
    6d28:	ldmdavs	r3!, {r0, r1, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    6d2c:			; <UNDEFINED> instruction: 0xf0016818
    6d30:	ldmdavs	r3!, {r0, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    6d34:	ldmdavs	r8, {r5, sp, lr}^
    6d38:	ldc2	0, cr15, [r2], #4
    6d3c:	ldmdavs	sl, {r0, r1, r4, r5, fp, sp, lr}
    6d40:	ldmdavs	fp, {r3, r4, r9, sl, lr}^
    6d44:			; <UNDEFINED> instruction: 0xf001601a
    6d48:	pop	{r0, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    6d4c:			; <UNDEFINED> instruction: 0xf7ff40f8
    6d50:	svclt	0x0000bd81
    6d54:	andeq	r9, r1, ip, lsr #2
    6d58:	strdeq	r0, [r0], -r4
    6d5c:	andeq	r0, r0, r4, lsr r1
    6d60:	muleq	r0, r0, lr
    6d64:	cfldr32mi	mvfx11, [sp], {16}
    6d68:	stmdacs	r3, {r2, r3, r4, r5, r6, sl, lr}
    6d6c:	ldm	pc, {r0, r1, r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6d70:	ldmdane	pc, {ip, sp, lr, pc}	; <UNPREDICTABLE>
    6d74:	blmi	6875c0 <_zero_@@Base+0x66731c>
    6d78:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    6d7c:	stc2	7, cr15, [r0, #1020]	; 0x3fc
    6d80:	blmi	6595e8 <_zero_@@Base+0x639344>
    6d84:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
    6d88:	pop	{r0, r4, fp, sp, lr}
    6d8c:	ldmdavs	r8, {r4, lr}
    6d90:	stcllt	0, cr15, [r4, #8]!
    6d94:	stmiapl	r3!, {r1, r4, r8, r9, fp, lr}^
    6d98:			; <UNDEFINED> instruction: 0xf7ff6818
    6d9c:	bmi	506368 <_zero_@@Base+0x4e60c4>
    6da0:	blmi	400d64 <_zero_@@Base+0x3e0ac0>
    6da4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    6da8:	stc2l	7, cr15, [sl, #-1020]!	; 0xfffffc04
    6dac:			; <UNDEFINED> instruction: 0xe7e84a10
    6db0:	stmiapl	r3!, {r0, r1, r3, r8, r9, fp, lr}^
    6db4:			; <UNDEFINED> instruction: 0xf7ff6818
    6db8:	bmi	3c634c <_zero_@@Base+0x3a60a8>
    6dbc:	blmi	3c0d48 <_zero_@@Base+0x3a0aa4>
    6dc0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    6dc4:	eorcc	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    6dc8:	ldmdavs	r8, {r0, r1, r5, r8, ip, sp, pc}
    6dcc:			; <UNDEFINED> instruction: 0x4010e8bd
    6dd0:	ldcllt	7, cr15, [r6, #-1020]	; 0xfffffc04
    6dd4:	stmiapl	r3!, {r1, r8, r9, fp, lr}^
    6dd8:	svclt	0x0000e7f7
    6ddc:	muleq	r1, r8, r0
    6de0:	ldrdeq	r0, [r0], -r8
    6de4:	andeq	r0, r0, r0, asr #2
    6de8:	strdeq	r0, [r0], -r4
    6dec:			; <UNDEFINED> instruction: 0x000001b0
    6df0:	andeq	r0, r0, r8, ror r1
    6df4:	andeq	r0, r0, ip, asr #3
    6df8:	andeq	r0, r0, r4, ror #3
    6dfc:			; <UNDEFINED> instruction: 0x4606b5f8
    6e00:	andcs	r4, r1, r7, lsl ip
    6e04:			; <UNDEFINED> instruction: 0xf7ff447c
    6e08:	stmdblt	r0, {r0, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    6e0c:	blmi	5765f4 <_zero_@@Base+0x556350>
    6e10:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    6e14:			; <UNDEFINED> instruction: 0xf0026818
    6e18:			; <UNDEFINED> instruction: 0xf1b0fcc9
    6e1c:	strmi	r7, [r5], -r0, lsl #31
    6e20:	ldmdblt	r8!, {r0, r2, r9, ip, lr, pc}^
    6e24:	ldmdavs	r8, {r0, r1, r3, r4, r5, fp, sp, lr}
    6e28:	stc2	0, cr15, [r2], #4
    6e2c:	blmi	3b5374 <_zero_@@Base+0x3950d0>
    6e30:	stmiapl	r3!, {r1, r2, r3, fp, lr}^
    6e34:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    6e38:	eorne	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    6e3c:	ldrhtmi	lr, [r8], #141	; 0x8d
    6e40:	stmdalt	r0!, {r0, ip, sp, lr, pc}^
    6e44:	ldrtmi	r4, [r0], -r9, lsr #12
    6e48:	stc2	7, cr15, [r4, #1020]	; 0x3fc
    6e4c:	stmdacs	r0, {r2, r9, sl, lr}
    6e50:			; <UNDEFINED> instruction: 0xf7ffd0dc
    6e54:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    6e58:	ldrhtmi	lr, [r8], #141	; 0x8d
    6e5c:	ldclt	7, cr15, [r0, #-1020]	; 0xfffffc04
    6e60:	strdeq	r8, [r1], -ip
    6e64:	strdeq	r0, [r0], -r4
    6e68:	andeq	r0, r0, r4, lsr r1
    6e6c:	andeq	r6, r0, r4, ror #26
    6e70:	cfstr32mi	mvfx11, [r8], #-64	; 0xffffffc0
    6e74:	stmdacs	r3, {r2, r3, r4, r5, r6, sl, lr}
    6e78:	ldm	pc, {r0, r2, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6e7c:	strne	pc, [r0, #-0]!
    6e80:	blmi	9476bc <_zero_@@Base+0x927418>
    6e84:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    6e88:	andsvs	r3, r8, r1, lsl #16
    6e8c:	blle	850e94 <_zero_@@Base+0x830bf0>
    6e90:			; <UNDEFINED> instruction: 0x4010e8bd
    6e94:	stcllt	7, cr15, [sl], #-1000	; 0xfffffc18
    6e98:	stmiapl	r2!, {r5, r8, r9, fp, lr}^
    6e9c:	blcs	20ef0 <_zero_@@Base+0xc4c>
    6ea0:	blcc	7e334 <_zero_@@Base+0x5e090>
    6ea4:	ldclt	0, cr6, [r0, #-76]	; 0xffffffb4
    6ea8:	stmiapl	r2!, {r0, r2, r3, r4, r8, r9, fp, lr}^
    6eac:	blcs	a0f00 <_zero_@@Base+0x80c5c>
    6eb0:	ldmdami	ip, {r0, r1, r2, r4, r5, r6, r7, sl, fp, ip, lr, pc}
    6eb4:			; <UNDEFINED> instruction: 0x4010e8bd
    6eb8:			; <UNDEFINED> instruction: 0xf0014478
    6ebc:	blmi	6b5098 <_zero_@@Base+0x694df4>
    6ec0:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    6ec4:	vstmiale	ip!, {d18}
    6ec8:	pop	{r3, r4, fp, lr}
    6ecc:	ldrbtmi	r4, [r8], #-16
    6ed0:	stmdalt	sl!, {r0, ip, sp, lr, pc}^
    6ed4:			; <UNDEFINED> instruction: 0xf04f4816
    6ed8:			; <UNDEFINED> instruction: 0x601a32ff
    6edc:			; <UNDEFINED> instruction: 0xf0014478
    6ee0:	pop	{r0, r1, r5, r6, fp, ip, sp, lr, pc}
    6ee4:			; <UNDEFINED> instruction: 0xf7fa4010
    6ee8:	ldmdami	r2, {r0, r1, r3, r6, r8, sl, fp, ip, sp, pc}
    6eec:			; <UNDEFINED> instruction: 0x4010e8bd
    6ef0:			; <UNDEFINED> instruction: 0xf0014478
    6ef4:			; <UNDEFINED> instruction: 0xf7ffb859
    6ef8:			; <UNDEFINED> instruction: 0x4602fd13
    6efc:	sbcsle	r2, r2, r0, lsl #16
    6f00:	movwcs	r4, #2317	; 0x90d
    6f04:	stmdapl	r1!, {fp, sp, lr}^
    6f08:			; <UNDEFINED> instruction: 0x4010e8bd
    6f0c:			; <UNDEFINED> instruction: 0xf0016809
    6f10:	svclt	0x0000bc7d
    6f14:	andeq	r8, r1, ip, lsl #31
    6f18:	andeq	r0, r0, r0, asr #2
    6f1c:			; <UNDEFINED> instruction: 0x000001b0
    6f20:	andeq	r0, r0, r8, ror r1
    6f24:	andeq	r6, r0, ip, lsl sp
    6f28:	andeq	r0, r0, ip, asr #3
    6f2c:	andeq	r6, r0, lr, ror #25
    6f30:	andeq	r6, r0, r4, lsr sp
    6f34:	strdeq	r6, [r0], -ip
    6f38:	andeq	r0, r0, r0, lsl r1
    6f3c:	mvnsmi	lr, sp, lsr #18
    6f40:	ldcmi	6, cr4, [fp], {6}
    6f44:	ldrbtmi	r2, [ip], #-1
    6f48:	stc2l	7, cr15, [r4], {255}	; 0xff
    6f4c:	pop	{r3, r8, fp, ip, sp, pc}
    6f50:	blmi	627718 <_zero_@@Base+0x607474>
    6f54:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    6f58:			; <UNDEFINED> instruction: 0xf0026818
    6f5c:			; <UNDEFINED> instruction: 0xf1b0fc27
    6f60:	strmi	r7, [r5], -r0, lsl #31
    6f64:	ldmdblt	r8!, {r0, r2, r9, ip, lr, pc}^
    6f68:	ldmdavs	r8, {r0, r1, r3, r4, r5, fp, sp, lr}
    6f6c:	stc2	0, cr15, [r0], {1}
    6f70:	blmi	4754b8 <_zero_@@Base+0x455214>
    6f74:	stmiapl	r3!, {r0, r4, fp, lr}^
    6f78:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    6f7c:	eorne	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    6f80:	ldrhmi	lr, [r0, #141]!	; 0x8d
    6f84:	svclt	0x00bef000
    6f88:	ldrtmi	r4, [r0], -r9, lsr #12
    6f8c:	stc2l	7, cr15, [r2], #1020	; 0x3fc
    6f90:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6f94:			; <UNDEFINED> instruction: 0xf7ffd0db
    6f98:	stmdbmi	r9, {r0, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    6f9c:	stmdavs	r8!, {r1, r3, r5, r9, sl, lr}
    6fa0:	stmdapl	r1!, {r8, r9, sp}^
    6fa4:	ldrhmi	lr, [r0, #141]!	; 0x8d
    6fa8:			; <UNDEFINED> instruction: 0xf0016809
    6fac:	svclt	0x0000bc2f
    6fb0:			; <UNDEFINED> instruction: 0x00018eba
    6fb4:	strdeq	r0, [r0], -r4
    6fb8:	andeq	r0, r0, r4, lsr r1
    6fbc:	andeq	r6, r0, r0, lsr #24
    6fc0:	andeq	r0, r0, r0, lsl r1
    6fc4:	cfstr32mi	mvfx11, [sl], #-64	; 0xffffffc0
    6fc8:	stmdacs	r3, {r2, r3, r4, r5, r6, sl, lr}
    6fcc:	ldm	pc, {r0, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6fd0:	strne	pc, [r4, -r0]!
    6fd4:	blmi	9c7810 <_zero_@@Base+0x9a756c>
    6fd8:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    6fdc:	andsvs	r3, r8, r1
    6fe0:	stcle	8, cr2, [r5, #-0]
    6fe4:			; <UNDEFINED> instruction: 0x4010e8bd
    6fe8:	bllt	ff044fd8 <_zero_@@Base+0xff024d34>
    6fec:			; <UNDEFINED> instruction: 0xf06f4b22
    6ff0:	stmiapl	r2!, {r8, lr}^
    6ff4:	addmi	r6, fp, #1245184	; 0x130000
    6ff8:	movwcc	sp, #4133	; 0x1025
    6ffc:	ldclt	0, cr6, [r0, #-76]	; 0xffffffb4
    7000:			; <UNDEFINED> instruction: 0xf06f4b1e
    7004:	stmiapl	r2!, {r8, lr}^
    7008:	addmi	r6, fp, #1245184	; 0x130000
    700c:	ldmdami	ip, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    7010:			; <UNDEFINED> instruction: 0x4010e8bd
    7014:			; <UNDEFINED> instruction: 0xf0004478
    7018:	blmi	6b6f3c <_zero_@@Base+0x696c98>
    701c:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    7020:			; <UNDEFINED> instruction: 0xddea2b0f
    7024:	pop	{r3, r4, fp, lr}
    7028:	ldrbtmi	r4, [r8], #-16
    702c:	svclt	0x00bcf000
    7030:			; <UNDEFINED> instruction: 0xf04f4816
    7034:			; <UNDEFINED> instruction: 0x601a32ff
    7038:			; <UNDEFINED> instruction: 0xf0004478
    703c:	pop	{r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    7040:			; <UNDEFINED> instruction: 0xf7fa4010
    7044:	ldmdami	r2, {r0, r2, r3, r4, r7, sl, fp, ip, sp, pc}
    7048:			; <UNDEFINED> instruction: 0x4010e8bd
    704c:			; <UNDEFINED> instruction: 0xf0004478
    7050:			; <UNDEFINED> instruction: 0xf7ffbfab
    7054:	strmi	pc, [r2], -r5, ror #24
    7058:	sbcsle	r2, r0, r0, lsl #16
    705c:	movwcs	r4, #2317	; 0x90d
    7060:	stmdapl	r1!, {fp, sp, lr}^
    7064:			; <UNDEFINED> instruction: 0x4010e8bd
    7068:			; <UNDEFINED> instruction: 0xf0016809
    706c:	svclt	0x0000bef5
    7070:	andeq	r8, r1, r8, lsr lr
    7074:	andeq	r0, r0, r0, asr #2
    7078:			; <UNDEFINED> instruction: 0x000001b0
    707c:	andeq	r0, r0, r8, ror r1
    7080:	andeq	r6, r0, r8, lsr ip
    7084:	andeq	r0, r0, ip, asr #3
    7088:	andeq	r6, r0, lr, lsl #24
    708c:	andeq	r6, r0, ip, lsr ip
    7090:	andeq	r6, r0, r4, lsl ip
    7094:	andeq	r0, r0, r0, lsl r1
    7098:	mvnsmi	lr, sp, lsr #18
    709c:	ldcmi	6, cr4, [fp], {6}
    70a0:	ldrbtmi	r2, [ip], #-1
    70a4:	ldc2	7, cr15, [r6], {255}	; 0xff
    70a8:	pop	{r3, r8, fp, ip, sp, pc}
    70ac:	blmi	627874 <_zero_@@Base+0x6075d0>
    70b0:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    70b4:			; <UNDEFINED> instruction: 0xf0026818
    70b8:			; <UNDEFINED> instruction: 0xf1b0fb79
    70bc:	strmi	r7, [r5], -r0, lsl #31
    70c0:	ldmdblt	r8!, {r0, r2, r9, ip, lr, pc}^
    70c4:	ldmdavs	r8, {r0, r1, r3, r4, r5, fp, sp, lr}
    70c8:	blx	14c30d6 <_zero_@@Base+0x14a2e32>
    70cc:	blmi	475614 <_zero_@@Base+0x455370>
    70d0:	stmiapl	r3!, {r0, r4, fp, lr}^
    70d4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    70d8:	eorne	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    70dc:	ldrhmi	lr, [r0, #141]!	; 0x8d
    70e0:	svclt	0x0010f000
    70e4:	ldrtmi	r4, [r0], -r9, lsr #12
    70e8:	ldc2	7, cr15, [r4], #-1020	; 0xfffffc04
    70ec:	stmdacs	r0, {r0, r2, r9, sl, lr}
    70f0:			; <UNDEFINED> instruction: 0xf7ffd0db
    70f4:	stmdbmi	r9, {r0, r1, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    70f8:	stmdavs	r8!, {r1, r3, r5, r9, sl, lr}
    70fc:	stmdapl	r1!, {r8, r9, sp}^
    7100:	ldrhmi	lr, [r0, #141]!	; 0x8d
    7104:			; <UNDEFINED> instruction: 0xf0016809
    7108:	svclt	0x0000bea7
    710c:	andeq	r8, r1, lr, asr sp
    7110:	strdeq	r0, [r0], -r4
    7114:	andeq	r0, r0, r4, lsr r1
    7118:	andeq	r6, r0, r4, asr #21
    711c:	andeq	r0, r0, r0, lsl r1
    7120:	cfrshl64ne	mvdx4, mvdx0, fp
    7124:	ldrbtmi	r4, [sp], #-3344	; 0xfffff2f0
    7128:	andcs	sp, r8, pc, lsl #26
    712c:	blx	8c3136 <_zero_@@Base+0x8a2e92>
    7130:	stmiapl	sp!, {r1, r2, r3, r8, r9, fp, lr}^
    7134:			; <UNDEFINED> instruction: 0xf853682b
    7138:	subvs	r3, r3, r4, lsr #32
    713c:			; <UNDEFINED> instruction: 0xf0014606
    7140:	stmdavs	fp!, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    7144:	eorvs	pc, r4, r3, asr #16
    7148:	andcs	fp, ip, r0, ror sp
    714c:			; <UNDEFINED> instruction: 0xf00000a4
    7150:	blmi	205d9c <_zero_@@Base+0x1e5af8>
    7154:	andcs	r4, r0, #100, 4	; 0x40000006
    7158:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    715c:	andvs	r5, r2, r9, lsl r9
    7160:	addvs	r7, r1, r2, lsl #2
    7164:	ldflte	f5, [r0, #-96]!	; 0xffffffa0
    7168:	ldrdeq	r8, [r1], -sl
    716c:	andeq	r0, r0, r4, ror #3
    7170:	andeq	r0, r0, r4, lsr #2
    7174:	stmdbcs	r1, {r3, r8, r9, ip, sp, pc}
    7178:			; <UNDEFINED> instruction: 0x4607b5f8
    717c:	cdpne	13, 4, cr13, cr13, cr15, {0}
    7180:			; <UNDEFINED> instruction: 0xf1001f04
    7184:			; <UNDEFINED> instruction: 0xf85406fc
    7188:	strtmi	r0, [r9], -r4, lsl #30
    718c:			; <UNDEFINED> instruction: 0xfff2f7ff
    7190:	ldrhle	r4, [r8, #36]!	; 0x24
    7194:	pop	{r3, r4, r5, r9, sl, lr}
    7198:			; <UNDEFINED> instruction: 0xf7fa40f8
    719c:			; <UNDEFINED> instruction: 0xf500bb13
    71a0:	strmi	r7, [r4], -r0, lsl #11
    71a4:	strcc	r4, [r4], #-1568	; 0xfffff9e0
    71a8:	blx	1ec31b4 <_zero_@@Base+0x1ea2f10>
    71ac:	mvnsle	r4, ip, lsr #5
    71b0:	pop	{r3, r4, r5, r9, sl, lr}
    71b4:			; <UNDEFINED> instruction: 0xf7fa40f8
    71b8:	ldrbmi	fp, [r0, -r5, lsl #22]!
    71bc:	mrcmi	5, 0, fp, cr12, cr0, {3}
    71c0:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    71c4:			; <UNDEFINED> instruction: 0x4604d033
    71c8:	ldmdapl	r2!, {r0, r1, r2, r3, sp, lr, pc}^
    71cc:			; <UNDEFINED> instruction: 0xf8526812
    71d0:	strtmi	r5, [r8], -r3, lsr #32
    71d4:	stmdavs	r9!, {r0, r2, r3, r4, r5, r8, ip, sp, pc}^
    71d8:	eorne	pc, r3, r2, asr #16
    71dc:	blx	18431e8 <_zero_@@Base+0x1822f44>
    71e0:			; <UNDEFINED> instruction: 0xf7fa4628
    71e4:	stmiavs	r4!, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    71e8:	stmdavs	r3!, {r2, r3, r8, r9, ip, sp, pc}
    71ec:	blcs	19638 <_IO_stdin_used@@Base+0xeed4>
    71f0:	b	13d923c <_zero_@@Base+0x13b8f98>
    71f4:			; <UNDEFINED> instruction: 0xf1c20283
    71f8:	sfmle	f0, 2, [r6]
    71fc:	ldmdavs	fp, {r0, r1, r4, r5, fp, ip, lr}
    7200:	stccs	8, cr5, [r0, #-628]	; 0xfffffd8c
    7204:	stmiavs	r9!, {r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}
    7208:	stmdbvc	fp!, {r0, r3, r4, r7, ip, lr}
    720c:	stmdavs	fp!, {r0, r1, r3, r6, r8, fp, ip, sp, pc}
    7210:	ldmdavs	r8, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
    7214:			; <UNDEFINED> instruction: 0x1004f9b3
    7218:			; <UNDEFINED> instruction: 0xffacf7ff
    721c:			; <UNDEFINED> instruction: 0xf7fa6828
    7220:			; <UNDEFINED> instruction: 0x4628ead4
    7224:	b	ff445214 <_zero_@@Base+0xff424f70>
    7228:	stccs	8, cr6, [r0], {164}	; 0xa4
    722c:	ldfltp	f5, [r0, #-884]!	; 0xfffffc8c
    7230:	andeq	r8, r1, r0, asr #24
    7234:	andeq	r0, r0, r4, ror #3
    7238:	andeq	r0, r0, r4, lsr #2
    723c:	svcmi	0x00f8e92d
    7240:	mcrmi	3, 2, r2, cr9, cr12, {0}
    7244:	bmi	1258a68 <_zero_@@Base+0x12387c4>
    7248:			; <UNDEFINED> instruction: 0xf8df447e
    724c:			; <UNDEFINED> instruction: 0xf8df8124
    7250:	ldmpl	r2!, {r2, r5, r8, ip, pc}
    7254:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    7258:	blx	e12aa <_zero_@@Base+0xc1006>
    725c:	stmdbvs	ip, {r0, r8, sp}^
    7260:	ldmdacs	r1!, {r4, sp, lr, pc}
    7264:	stccs	0, cr13, [r0, #-204]	; 0xffffff34
    7268:	blmi	10fdb3c <_zero_@@Base+0x10dd898>
    726c:	rsbmi	r0, sp, #173	; 0xad
    7270:	ldmpl	r3!, {r3, r6, r9, sl, lr}^
    7274:	ldmdbpl	r9, {r0, r1, r3, r4, fp, sp, lr}^
    7278:	cdp2	0, 4, cr15, cr4, cr0, {0}
    727c:			; <UNDEFINED> instruction: 0xf7ff340c
    7280:	stmiavs	r4!, {r0, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    7284:			; <UNDEFINED> instruction: 0xf7fd4638
    7288:	ldmdacs	sl!, {r0, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    728c:	stccs	0, cr13, [r0], {81}	; 0x51
    7290:	ldmdacs	r0!, {r4, r6, ip, lr, pc}
    7294:	mvnle	r6, r5, lsr #16
    7298:	stclle	13, cr2, [r4]
    729c:			; <UNDEFINED> instruction: 0xf0002008
    72a0:	bmi	dc5c4c <_zero_@@Base+0xda59a8>
    72a4:			; <UNDEFINED> instruction: 0xf8564b36
    72a8:			; <UNDEFINED> instruction: 0xf8dbb002
    72ac:			; <UNDEFINED> instruction: 0xf8522000
    72b0:	subvs	r2, r2, r5, lsr #32
    72b4:	ldmpl	r3!, {r1, r7, r9, sl, lr}^
    72b8:	stmdavs	r3, {r3, r4, fp, sp, lr}
    72bc:	andcc	pc, r0, sl, asr #17
    72c0:	blx	d432cc <_zero_@@Base+0xd23028>
    72c4:	ldrdcc	pc, [r0], -fp
    72c8:	eorge	pc, r5, r3, asr #16
    72cc:	stccs	7, cr14, [r0, #-860]	; 0xfffffca4
    72d0:	blmi	b3def8 <_zero_@@Base+0xb1dc54>
    72d4:	ldmpl	r3!, {r6, r9, sl, lr}^
    72d8:			; <UNDEFINED> instruction: 0xf853681b
    72dc:			; <UNDEFINED> instruction: 0xf0001025
    72e0:	bfi	pc, r1, (invalid: 28:11)	; <UNPREDICTABLE>
    72e4:	ldmpl	r3!, {r1, r2, r5, r8, r9, fp, lr}^
    72e8:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    72ec:	blx	17c32fc <_zero_@@Base+0x17a3058>
    72f0:	strmi	r2, [r5], -r0, lsl #2
    72f4:	blx	bc52fa <_zero_@@Base+0xba5056>
    72f8:			; <UNDEFINED> instruction: 0xf7ff6820
    72fc:	bmi	8c6f48 <_zero_@@Base+0x8a6ca4>
    7300:	ldmpl	r2!, {r0, r1, r5, fp, sp, lr}
    7304:	b	13d7e80 <_zero_@@Base+0x13b7bdc>
    7308:			; <UNDEFINED> instruction: 0xf1c30383
    730c:	ldmdavs	r2, {r8, r9}
    7310:			; <UNDEFINED> instruction: 0xf852bf0c
    7314:			; <UNDEFINED> instruction: 0xf8521025
    7318:	ldmpl	r5, {r0, r2, r5}^
    731c:	stmvs	r8, {r3, r8, r9, sl, fp, ip, sp, pc}
    7320:			; <UNDEFINED> instruction: 0xf8d06861
    7324:	cmnlt	r9, r0
    7328:			; <UNDEFINED> instruction: 0xf8c52301
    732c:			; <UNDEFINED> instruction: 0x712ba000
    7330:			; <UNDEFINED> instruction: 0xb12ce7a5
    7334:	pop	{r0, r2, r4, fp, lr}
    7338:	ldrbtmi	r4, [r8], #-4088	; 0xfffff008
    733c:	stcllt	0, cr15, [r2]
    7340:	svchi	0x00f8e8bd
    7344:	andcs	r7, r8, r9, lsr #2
    7348:	blx	543350 <_zero_@@Base+0x5230ac>
    734c:			; <UNDEFINED> instruction: 0x1004f9ba
    7350:			; <UNDEFINED> instruction: 0xf8da4683
    7354:			; <UNDEFINED> instruction: 0xf8ab0000
    7358:			; <UNDEFINED> instruction: 0xf7ff1004
    735c:			; <UNDEFINED> instruction: 0xf8cbf855
    7360:			; <UNDEFINED> instruction: 0xf8c50000
    7364:	str	fp, [sl, r0]
    7368:			; <UNDEFINED> instruction: 0x00018bb8
    736c:	andeq	r0, r0, ip, ror #2
    7370:	andeq	r6, r0, r4, ror #20
    7374:	andeq	r6, r0, sl, lsr sl
    7378:	andeq	r0, r0, r4, lsr r1
    737c:	andeq	r0, r0, r4, ror #3
    7380:	strdeq	r0, [r0], -r4
    7384:	andeq	r0, r0, r0, asr #3
    7388:	andeq	r0, r0, r4, lsr #2
    738c:	andeq	r6, r0, r6, lsr #19
    7390:	ldrlt	fp, [r0, #-312]	; 0xfffffec8
    7394:			; <UNDEFINED> instruction: 0xf7fa6884
    7398:			; <UNDEFINED> instruction: 0x4620ea18
    739c:	mvnsle	r2, r0, lsl #24
    73a0:			; <UNDEFINED> instruction: 0x4770bd10
    73a4:	andcs	fp, r1, #56, 10	; 0xe000000
    73a8:	ldmdbmi	r6, {r0, r2, r4, sl, fp, lr}
    73ac:	blmi	5985a4 <_zero_@@Base+0x578300>
    73b0:	andvc	r5, sl, r1, ror #16
    73b4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    73b8:	ldmdbmi	r4, {r0, r1, r3, r4, r5, r7, r8, ip, sp, pc}
    73bc:	ldrmi	r4, [r0], -r5, lsl #12
    73c0:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    73c4:	b	fecc53b4 <_zero_@@Base+0xfeca5110>
    73c8:			; <UNDEFINED> instruction: 0xf7fa4628
    73cc:	blmi	441de4 <_zero_@@Base+0x421b40>
    73d0:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    73d4:	eorvs	r4, r8, r8, lsl r4
    73d8:	stcle	8, cr2, [sl], {60}	; 0x3c
    73dc:	stmiapl	r3!, {r0, r2, r3, r8, r9, fp, lr}^
    73e0:	pop	{r3, r4, fp, sp, lr}
    73e4:			; <UNDEFINED> instruction: 0xf0024038
    73e8:	pop	{r0, r1, r3, r5, r6, r7, r9, sl, fp, ip, sp, pc}
    73ec:			; <UNDEFINED> instruction: 0xf7fe4038
    73f0:	andcs	fp, sl, r3, asr #26
    73f4:	b	fe3c53e4 <_zero_@@Base+0xfe3a5140>
    73f8:	eorvs	r2, fp, r0, lsl #6
    73fc:	svclt	0x0000e7ee
    7400:	andeq	r8, r1, r4, asr sl
    7404:	andeq	r0, r0, ip, asr r1
    7408:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    740c:	andeq	r6, r0, sl, lsr r9
    7410:	andeq	r0, r0, r8, ror #2
    7414:			; <UNDEFINED> instruction: 0x000001b4
    7418:	stmdacs	sl, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    741c:	bmi	71a090 <_zero_@@Base+0x6f9dec>
    7420:	ldmpl	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    7424:	andsle	r6, fp, r1, lsr #16
    7428:			; <UNDEFINED> instruction: 0x46054a1a
    742c:	ldmpl	lr, {r1, r3, r4, fp, lr}
    7430:	mrrcne	8, 3, r6, r7, cr2
    7434:	ldmdapl	fp, {r0, r1, r2, r4, r5, sp, lr}
    7438:	mcrne	8, 2, r6, cr3, cr8, {0}
    743c:	bl	fe8d1444 <_zero_@@Base+0xfe8b11a0>
    7440:	blx	fec87c64 <_zero_@@Base+0xfec679c0>
    7444:	b	1403e54 <_zero_@@Base+0x13e3bb0>
    7448:	svclt	0x00081252
    744c:	ldmiblt	r2, {r9, sp}
    7450:			; <UNDEFINED> instruction: 0xf7fa4628
    7454:	stmdavs	r0!, {r4, r7, r9, fp, sp, lr, pc}
    7458:	ldrhtmi	lr, [r8], #141	; 0x8d
    745c:	cdplt	0, 11, cr15, cr0, cr2, {0}
    7460:	strcs	r4, [r0, #-2572]	; 0xfffff5f4
    7464:	mulsvs	sp, fp, r8
    7468:	b	fe145458 <_zero_@@Base+0xfe1251b4>
    746c:	pop	{r5, fp, sp, lr}
    7470:			; <UNDEFINED> instruction: 0xf00240f8
    7474:	subscs	fp, ip, r5, lsr #29
    7478:	b	1f45468 <_zero_@@Base+0x1f251c4>
    747c:	andcs	r6, sl, r1, lsr #16
    7480:	b	1e45470 <_zero_@@Base+0x1e251cc>
    7484:	stmdavs	r1!, {r0, r8, r9, sp}
    7488:			; <UNDEFINED> instruction: 0xe7e16033
    748c:	andeq	r8, r1, r0, ror #19
    7490:			; <UNDEFINED> instruction: 0x000001b4
    7494:	ldrdeq	r0, [r0], -ip
    7498:	andeq	r0, r0, ip, ror r1
    749c:	stmdacs	sl, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    74a0:	bmi	7da120 <_zero_@@Base+0x7b9e7c>
    74a4:	ldmpl	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    74a8:	eorle	r6, fp, r1, lsr #16
    74ac:			; <UNDEFINED> instruction: 0x46054a1d
    74b0:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
    74b4:			; <UNDEFINED> instruction: 0x4628b13a
    74b8:	b	17454a8 <_zero_@@Base+0x1725204>
    74bc:	pop	{r5, fp, sp, lr}
    74c0:			; <UNDEFINED> instruction: 0xf00240f8
    74c4:	bmi	636ec0 <_zero_@@Base+0x616c1c>
    74c8:	ldmpl	lr, {r3, r4, fp, lr}
    74cc:	mrrcne	8, 3, r6, r7, cr2
    74d0:	ldmdapl	fp, {r0, r1, r2, r4, r5, sp, lr}
    74d4:	mcrne	8, 2, r6, cr3, cr8, {0}
    74d8:	bl	fe8d14e0 <_zero_@@Base+0xfe8b123c>
    74dc:	blx	fec87d00 <_zero_@@Base+0xfec67a5c>
    74e0:	b	1403ef0 <_zero_@@Base+0x13e3c4c>
    74e4:	svclt	0x00081252
    74e8:	bcs	fcf0 <_IO_stdin_used@@Base+0x558c>
    74ec:	subscs	sp, ip, r3, ror #1
    74f0:	b	10454e0 <_zero_@@Base+0x102523c>
    74f4:	andcs	r6, sl, r1, lsr #16
    74f8:	b	f454e8 <_zero_@@Base+0xf25244>
    74fc:	stmdavs	r1!, {r0, r8, r9, sp}
    7500:			; <UNDEFINED> instruction: 0xe7d86033
    7504:	strcs	r4, [r0, #-2568]	; 0xfffff5f8
    7508:	mulsvs	sp, fp, r8
    750c:	b	cc54fc <_zero_@@Base+0xca5258>
    7510:	pop	{r5, fp, sp, lr}
    7514:			; <UNDEFINED> instruction: 0xf00240f8
    7518:	svclt	0x0000be53
    751c:	andeq	r8, r1, ip, asr r9
    7520:			; <UNDEFINED> instruction: 0x000001b4
    7524:	andeq	r0, r0, r8, asr r1
    7528:	ldrdeq	r0, [r0], -ip
    752c:	andeq	r0, r0, ip, ror r1
    7530:			; <UNDEFINED> instruction: 0x4604b538
    7534:	cmplt	r0, sp, lsl #12
    7538:	strtmi	r6, [r8], -r1, lsr #16
    753c:	ldmdb	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7540:	andle	r2, r4, r0, lsl #16
    7544:	strcc	lr, [r5], #-2516	; 0xfffff62c
    7548:			; <UNDEFINED> instruction: 0x2c00db03
    754c:			; <UNDEFINED> instruction: 0x4620d1f4
    7550:			; <UNDEFINED> instruction: 0x461cbd38
    7554:	mvnle	r2, r0, lsl #24
    7558:	svclt	0x0000e7f9
    755c:	stmdavs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
    7560:	eorsle	r2, r7, r0, lsl #26
    7564:	strmi	r4, [r6], -ip, lsl #12
    7568:	stmdavs	r0!, {r0, r3, r5, fp, sp, lr}
    756c:	stmdb	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7570:	stmdacs	r0, {r0, r5, r9, sl, lr}
    7574:			; <UNDEFINED> instruction: 0xf105db0f
    7578:			; <UNDEFINED> instruction: 0xf7ff0018
    757c:	smlalttlt	pc, r0, pc, pc	; <UNPREDICTABLE>
    7580:	bhi	4e1650 <_zero_@@Base+0x4c13ac>
    7584:	addslt	r3, fp, #67108864	; 0x4000000
    7588:	blcs	67ddc <_zero_@@Base+0x47b38>
    758c:	blcs	bb5dc <_zero_@@Base+0x9b338>
    7590:	andcs	sp, r0, r2, lsl r0
    7594:			; <UNDEFINED> instruction: 0xf105bd70
    7598:			; <UNDEFINED> instruction: 0xf7ff0014
    759c:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    75a0:	ldmdavs	r2!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
    75a4:	blcc	69df8 <_zero_@@Base+0x49b54>
    75a8:	andshi	fp, r3, #-1342177279	; 0xb0000001
    75ac:	mlale	sp, r9, ip, r1
    75b0:	mvnle	r3, r1, lsl #6
    75b4:	ldcllt	0, cr2, [r0, #-4]!
    75b8:			; <UNDEFINED> instruction: 0xf9b36993
    75bc:	ldmdbvs	r9, {r4}^
    75c0:	blle	3515c8 <_zero_@@Base+0x331324>
    75c4:	orrsvs	r2, r1, r0, lsl #8
    75c8:	cmpvs	sl, r0, lsr #12
    75cc:	andshi	r6, r4, #51	; 0x33
    75d0:	lfmlt	f0, 3, [r0, #-112]!	; 0xffffff90
    75d4:	andcs	r6, r1, r1
    75d8:	strpl	lr, [r5, #-2497]	; 0xfffff63f
    75dc:	lfmlt	f0, 3, [r0, #-52]!	; 0xffffffcc
    75e0:	stmibvs	r9, {r0, r4, r5, sp, lr}
    75e4:	ldmdavs	r1!, {r0, r3, r4, r6, r8, sp, lr}
    75e8:	orrsvs	r6, r1, r9, asr #18
    75ec:	cmpvs	sl, r1, lsr r8
    75f0:	orrvs	r6, fp, r1, lsr r8
    75f4:			; <UNDEFINED> instruction: 0xf9b46834
    75f8:	stmdbcs	r0, {r4, ip}
    75fc:	stmdbcs	r1, {r0, r1, r3, r5, ip, lr, pc}
    7600:	tstcc	r1, ip, lsr #32
    7604:	andcs	sp, r0, r0, lsr r0
    7608:	lfmlt	f0, 3, [r0, #-128]!	; 0xffffff80
    760c:			; <UNDEFINED> instruction: 0xf9b36953
    7610:	ldmibvs	r9, {r4}
    7614:	ldcle	8, cr2, [r6, #-0]
    7618:	stmdbvs	r9, {r0, r4, r5, sp, lr}^
    761c:	ldmdavs	r1!, {r0, r3, r4, r7, r8, sp, lr}
    7620:	cmpvs	r1, r9, lsl #19
    7624:	cmpvs	fp, r1, lsr r8
    7628:	orrvs	r6, sl, r1, lsr r8
    762c:			; <UNDEFINED> instruction: 0xf9b46834
    7630:	orrlt	r1, r1, r0, lsl r0
    7634:	andsle	r2, ip, r1, lsl #18
    7638:	mvnle	r3, r1, lsl #2
    763c:	tstcs	r0, r1
    7640:	andshi	r8, r9, #16, 4
    7644:	strcs	lr, [r0], #-2015	; 0xfffff821
    7648:			; <UNDEFINED> instruction: 0x46206151
    764c:	mlasvs	r3, sl, r1, r6
    7650:	andshi	r8, ip, #20, 4	; 0x40000001
    7654:	andshi	fp, r1, #112, 26	; 0x1c00
    7658:	bfi	r8, r9, #4, #17
    765c:	rscsvc	pc, pc, pc, asr #12
    7660:	andshi	r2, r0, #0, 2
    7664:	bfi	r8, r9, #4, #11
    7668:	mrscs	r2, (UNDEF: 1)
    766c:	andshi	r8, r9, #16, 4
    7670:	andcs	lr, r0, r9, asr #15
    7674:	mvnsvc	pc, pc, asr #12
    7678:	andshi	r8, r9, #16, 4
    767c:	svclt	0x0000e7c3
    7680:	andcs	r4, r1, r9, lsl #22
    7684:	ldrbtmi	r4, [fp], #-2313	; 0xfffff6f7
    7688:	ldrbtlt	r4, [r0], #-2569	; 0xfffff5f7
    768c:	ldmdapl	sp, {r9, sl, sp}^
    7690:	stmdbmi	r8, {r0, r2, sl, sp}
    7694:	ldmpl	sp, {r1, r2, r3, r5, sp, lr}
    7698:	eorvs	r4, r8, r7, lsl #20
    769c:	andvs	r5, r8, r9, asr r8
    76a0:	mulsvs	ip, fp, r8
    76a4:			; <UNDEFINED> instruction: 0x4770bc70
    76a8:	andeq	r8, r1, sl, ror r7
    76ac:	andeq	r0, r0, r0, ror r1
    76b0:	andeq	r0, r0, r0, lsr #3
    76b4:	ldrdeq	r0, [r0], -ip
    76b8:	andeq	r0, r0, ip, ror #3
    76bc:			; <UNDEFINED> instruction: 0xf06f491a
    76c0:	ldrlt	r4, [r0, #-512]	; 0xfffffe00
    76c4:	andcs	r4, r1, r9, ror r4
    76c8:			; <UNDEFINED> instruction: 0xf7fa4c18
    76cc:	ldmdbmi	r8, {r4, r5, r8, fp, sp, lr, pc}
    76d0:	rsbsmi	pc, pc, #111	; 0x6f
    76d4:	ldrbtmi	r2, [r9], #-1
    76d8:			; <UNDEFINED> instruction: 0xf7fa447c
    76dc:	ldmdbmi	r5, {r3, r5, r8, fp, sp, lr, pc}
    76e0:	andmi	pc, r0, #111	; 0x6f
    76e4:	ldrbtmi	r2, [r9], #-1
    76e8:	stmdb	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    76ec:			; <UNDEFINED> instruction: 0xf06f4912
    76f0:	andcs	r4, r1, r0, lsl #4
    76f4:			; <UNDEFINED> instruction: 0xf7fa4479
    76f8:	ldmdbmi	r0, {r1, r3, r4, r8, fp, sp, lr, pc}
    76fc:	andmi	pc, r0, #111	; 0x6f
    7700:	ldrbtmi	r2, [r9], #-1
    7704:	ldmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7708:			; <UNDEFINED> instruction: 0xf647490d
    770c:	strdcs	r7, [r1], -pc	; <UNPREDICTABLE>
    7710:			; <UNDEFINED> instruction: 0xf7fa4479
    7714:	bmi	301b4c <_zero_@@Base+0x2e18a8>
    7718:	stmiapl	r3!, {r0, r1, r5, r9, sl, lr}
    771c:			; <UNDEFINED> instruction: 0x4010e8bd
    7720:			; <UNDEFINED> instruction: 0xf0026818
    7724:	svclt	0x0000bd4d
    7728:	andeq	r6, r0, ip, lsr r6
    772c:	andeq	r8, r1, r8, lsr #14
    7730:	andeq	r6, r0, r2, asr #12
    7734:	andeq	r6, r0, sl, asr #12
    7738:	andeq	r6, r0, r4, asr r6
    773c:	andeq	r6, r0, lr, asr r6
    7740:	andeq	r6, r0, r8, ror #12
    7744:			; <UNDEFINED> instruction: 0x000001b4
    7748:	eorcs	fp, r7, #8, 10	; 0x2000000
    774c:	tstcs	r1, r6, lsl #22
    7750:	ldrbtmi	r4, [fp], #-3078	; 0xfffff3fa
    7754:	ldmdbpl	fp, {r1, r2, fp, lr}
    7758:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    775c:	stmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7760:			; <UNDEFINED> instruction: 0xf7fa2001
    7764:	svclt	0x0000e8b2
    7768:	andeq	r8, r1, lr, lsr #13
    776c:	andeq	r0, r0, ip, asr #2
    7770:	andeq	r6, r0, r8, lsr r6
    7774:			; <UNDEFINED> instruction: 0xf7fab508
    7778:	smlabblt	r0, r4, r8, lr
    777c:			; <UNDEFINED> instruction: 0xf7ffbd08
    7780:	svclt	0x0000ffe3
    7784:			; <UNDEFINED> instruction: 0x4605b538
    7788:	stmia	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    778c:	strtmi	r1, [r0], -r4, asr #24
    7790:	ldmda	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7794:	strtmi	fp, [r2], -r8, lsr #2
    7798:	pop	{r0, r3, r5, r9, sl, lr}
    779c:			; <UNDEFINED> instruction: 0xf7fa4038
    77a0:			; <UNDEFINED> instruction: 0xf7ffb825
    77a4:	svclt	0x0000ffd1
    77a8:			; <UNDEFINED> instruction: 0x4604b570
    77ac:	strmi	r2, [lr], -ip
    77b0:			; <UNDEFINED> instruction: 0xf7fa4615
    77b4:	tstlt	r8, r6, ror #16
    77b8:	strvs	lr, [r0, #-2496]	; 0xfffff640
    77bc:	ldcllt	0, cr6, [r0, #-528]!	; 0xfffffdf0
    77c0:			; <UNDEFINED> instruction: 0xffc2f7ff
    77c4:	ldrblt	r4, [r0, #2854]!	; 0xb26
    77c8:	stmdbmi	r6!, {r1, r2, r3, r9, sl, lr}
    77cc:	addlt	r4, sp, fp, ror r4
    77d0:	ldmdapl	sp, {r2, r9, sl, lr}^
    77d4:	movwls	r6, #47147	; 0xb82b
    77d8:			; <UNDEFINED> instruction: 0xf106b328
    77dc:	stmvs	r0, {r2, r3, r8}
    77e0:			; <UNDEFINED> instruction: 0xfff0f7ff
    77e4:	strmi	r6, [r7], -r3, ror #16
    77e8:			; <UNDEFINED> instruction: 0x2e01b9bb
    77ec:	eorle	r6, r0, r1, lsr #16
    77f0:	ldrbtmi	r4, [sl], #-2589	; 0xfffff5e3
    77f4:	tstcs	lr, #768	; 0x300
    77f8:	ldrmi	r9, [r9], -r1, lsl #2
    77fc:	strtmi	r9, [r0], -r0, lsl #4
    7800:			; <UNDEFINED> instruction: 0xf7fa2201
    7804:			; <UNDEFINED> instruction: 0x4621e8de
    7808:			; <UNDEFINED> instruction: 0xf7fa4638
    780c:	bls	3018a4 <_zero_@@Base+0x2e1600>
    7810:	addsmi	r6, sl, #2818048	; 0x2b0000
    7814:	andlt	sp, sp, pc, lsl r1
    7818:	mcrcs	13, 0, fp, cr1, cr0, {7}
    781c:	andsle	r6, r6, r1, lsr #16
    7820:	ldrbtmi	r4, [sl], #-2578	; 0xfffff5ee
    7824:	ldrtmi	lr, [r0], -r6, ror #15
    7828:	stmda	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    782c:	andvc	fp, r4, r8, lsr #3
    7830:			; <UNDEFINED> instruction: 0xf8dfe7ed
    7834:	ldrbtmi	ip, [ip], #60	; 0x3c
    7838:	tstcs	lr, #768	; 0x300
    783c:	ldrtmi	r9, [r2], -r1, lsl #2
    7840:			; <UNDEFINED> instruction: 0xf8cd4620
    7844:	ldrmi	ip, [r9], -r0
    7848:	ldm	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    784c:			; <UNDEFINED> instruction: 0xf8dfe7db
    7850:	ldrbtmi	ip, [ip], #36	; 0x24
    7854:			; <UNDEFINED> instruction: 0xf7f9e7f0
    7858:			; <UNDEFINED> instruction: 0xf7ffefde
    785c:	svclt	0x0000ff75
    7860:	andeq	r8, r1, r4, lsr r6
    7864:	andeq	r0, r0, r4, lsl r1
    7868:	ldrdeq	r6, [r0], -r2
    786c:	muleq	r0, r6, r5
    7870:	andeq	r6, r0, sl, lsr r3
    7874:	andeq	r6, r0, lr, ror #10
    7878:			; <UNDEFINED> instruction: 0x4605b538
    787c:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    7880:	tstlt	r8, r8, lsl r8
    7884:	svc	0x00a0f7f9
    7888:	strtmi	r4, [r8], -r5, lsl #24
    788c:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    7890:	eorvs	r6, r3, r3, ror #16
    7894:			; <UNDEFINED> instruction: 0xff96f7ff
    7898:	ldclt	0, cr6, [r8, #-384]!	; 0xfffffe80
    789c:	andeq	r8, r1, r6, lsr r9
    78a0:	andeq	r8, r1, r6, lsr #18
    78a4:			; <UNDEFINED> instruction: 0x4604b538
    78a8:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    78ac:	tstlt	r8, r8, lsl r8
    78b0:	svc	0x008af7f9
    78b4:	ldrbtmi	r4, [sp], #-3353	; 0xfffff2e7
    78b8:	eorvs	r6, fp, fp, ror #16
    78bc:	strtmi	fp, [r3], -r4, lsl #6
    78c0:	and	r2, r0, r0
    78c4:	ldmvs	fp, {r4, r9, sl, lr}
    78c8:	blcs	e9d8 <_IO_stdin_used@@Base+0x4274>
    78cc:	strdcc	sp, [r2], -sl
    78d0:	svc	0x00d6f7f9
    78d4:	bmi	4b407c <_zero_@@Base+0x493dd8>
    78d8:			; <UNDEFINED> instruction: 0xf1c01e43
    78dc:	ldrbtmi	r0, [sl], #-1282	; 0xfffffafe
    78e0:	stmdavs	r2!, {r4, r6, sp, lr}
    78e4:	bcs	dc90 <_IO_stdin_used@@Base+0x352c>
    78e8:	eorscs	fp, r1, #20, 30	; 0x50
    78ec:			; <UNDEFINED> instruction: 0xf8032230
    78f0:	stmiavs	r4!, {r0, r8, r9, sl, fp, sp}
    78f4:	mvnsle	r2, r0, lsl #24
    78f8:	movwcs	r4, #1025	; 0x401
    78fc:	ldclt	0, cr7, [r8, #-44]!	; 0xffffffd4
    7900:			; <UNDEFINED> instruction: 0xf7f92001
    7904:			; <UNDEFINED> instruction: 0xb120efbe
    7908:	movwcs	r4, #1537	; 0x601
    790c:	andvc	r6, fp, r8, rrx
    7910:			; <UNDEFINED> instruction: 0xf7ffbd38
    7914:	svclt	0x0000ff19
    7918:	andeq	r8, r1, sl, lsl #18
    791c:	strdeq	r8, [r1], -lr
    7920:	ldrdeq	r8, [r1], -r6
    7924:			; <UNDEFINED> instruction: 0x4605b570
    7928:	blmi	29a954 <_zero_@@Base+0x27a6b0>
    792c:	stmiapl	r6!, {r2, r3, r4, r5, r6, sl, lr}^
    7930:	tstlt	r8, r0, lsr r8
    7934:	svc	0x0048f7f9
    7938:			; <UNDEFINED> instruction: 0xf7f94628
    793c:			; <UNDEFINED> instruction: 0xb120efa2
    7940:	eorsvs	r4, r0, r5, lsl #22
    7944:	andsvs	r5, sp, r3, ror #17
    7948:			; <UNDEFINED> instruction: 0xf7ffbd70
    794c:	svclt	0x0000fefd
    7950:	ldrdeq	r8, [r1], -r4
    7954:	andeq	r0, r0, r0, asr r1
    7958:	andeq	r0, r0, r8, lsl #2
    795c:	bmi	15a574 <_zero_@@Base+0x13a2d0>
    7960:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7964:	addmi	r6, r3, #1769472	; 0x1b0000
    7968:	ldrb	sp, [fp, r0, lsl #20]
    796c:	svclt	0x00004770
    7970:	andeq	r8, r1, r0, lsr #9
    7974:	andeq	r0, r0, r8, lsl #2
    7978:	tstcs	r0, r0, ror r5
    797c:	andcs	r4, r1, r8, lsl ip
    7980:	strcs	r4, [r2, #-2840]	; 0xfffff4e8
    7984:	bmi	618b7c <_zero_@@Base+0x5f88d8>
    7988:	blmi	61dd28 <_zero_@@Base+0x5fda84>
    798c:	stmiapl	r6!, {r0, r4, r5, sp, lr}
    7990:	eorsvs	r4, r1, r7, lsl sl
    7994:	blmi	5ddd20 <_zero_@@Base+0x5bda7c>
    7998:	stmiapl	r2!, {r3, sp, lr}
    799c:	stmiapl	r3!, {r0, r2, r4, sp, lr}^
    79a0:	biclt	r6, fp, fp, lsl r8
    79a4:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
    79a8:	svc	0x00c0f7f9
    79ac:	stmiapl	r3!, {r0, r1, r4, r8, r9, fp, lr}^
    79b0:			; <UNDEFINED> instruction: 0xf0026818
    79b4:	ldmdbmi	r2, {r0, r2, sl, fp, ip, sp, lr, pc}
    79b8:	bmi	48f9c0 <_zero_@@Base+0x46f71c>
    79bc:	stmdapl	r1!, {r1, r4, r8, r9, fp, lr}^
    79c0:	stmiapl	r2!, {r3, sp, lr}
    79c4:	stmiapl	r3!, {r4, ip, sp, lr}^
    79c8:	blcs	fe1a3c <_zero_@@Base+0xfc1798>
    79cc:	subcs	sp, r0, r3, lsl #24
    79d0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    79d4:	ldcllt	7, cr14, [r0, #-664]!	; 0xfffffd68
    79d8:			; <UNDEFINED> instruction: 0xf9b2f7fe
    79dc:	svclt	0x0000e7eb
    79e0:	andeq	r8, r1, ip, ror r4
    79e4:	andeq	r0, r0, r4, lsl #2
    79e8:	strdeq	r0, [r0], -ip
    79ec:	andeq	r0, r0, r8, lsl r1
    79f0:	andeq	r0, r0, r8, ror #2
    79f4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    79f8:	andeq	r6, r0, r2, lsr #8
    79fc:			; <UNDEFINED> instruction: 0x000001b4
    7a00:	andeq	r0, r0, r0, ror #1
    7a04:	andeq	r0, r0, ip, asr r1
    7a08:	andeq	r0, r0, r8, lsl #2
    7a0c:	cfldr32mi	mvfx11, [r4], {248}	; 0xf8
    7a10:	ldrbtmi	r4, [ip], #-2580	; 0xfffff5ec
    7a14:	stmiapl	r5!, {r2, r4, r8, r9, fp, lr}
    7a18:	stmdavs	pc!, {r1, r2, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    7a1c:	stmiblt	pc, {r0, r1, r4, r5, fp, ip, sp, lr}	; <UNPREDICTABLE>
    7a20:	blmi	4b4054 <_zero_@@Base+0x493db0>
    7a24:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    7a28:	ldmdami	r1, {r0, r1, r5, r7, r8, ip, sp, pc}
    7a2c:			; <UNDEFINED> instruction: 0xf7f94478
    7a30:	blmi	4436b8 <_zero_@@Base+0x423414>
    7a34:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    7a38:	blx	ff0c3a4a <_zero_@@Base+0xff0a37a6>
    7a3c:	ldmdavc	r3!, {r1, r2, r3, r9, fp, lr}
    7a40:	andsvs	r5, r7, r2, lsr #17
    7a44:	movwcs	fp, #2323	; 0x913
    7a48:	ldcllt	0, cr6, [r8, #172]!	; 0xac
    7a4c:	ldrhtmi	lr, [r8], #141	; 0x8d
    7a50:	svclt	0x0092f7ff
    7a54:	blx	1645a52 <_zero_@@Base+0x16257ae>
    7a58:	blcs	25b2c <_zero_@@Base+0x5888>
    7a5c:	udf	#23811	; 0x5d03
    7a60:	andeq	r8, r1, lr, ror #7
    7a64:	andeq	r0, r0, r0, ror #1
    7a68:	andeq	r0, r0, ip, asr r1
    7a6c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7a70:	strdeq	r6, [r0], -r8
    7a74:			; <UNDEFINED> instruction: 0x000001b4
    7a78:	andeq	r0, r0, r8, ror #2
    7a7c:	push	{r0, r1, r2, r3, sl, ip, sp, pc}
    7a80:	strdlt	r4, [r4], r0
    7a84:	bge	29ab00 <_zero_@@Base+0x27a85c>
    7a88:	ldrbtmi	r4, [ip], #-2333	; 0xfffff6e3
    7a8c:	blhi	145bdc <_zero_@@Base+0x125938>
    7a90:	stmdapl	r6!, {r2, r3, r4, r8, r9, fp, lr}^
    7a94:	ldmdavs	r2!, {r1, r9, ip, pc}
    7a98:	stmiapl	r3!, {r0, r1, r9, ip, pc}^
    7a9c:	bllt	10e5b10 <_zero_@@Base+0x10c586c>
    7aa0:	stmiapl	r3!, {r0, r3, r4, r8, r9, fp, lr}^
    7aa4:	ldmdami	r9, {r0, r1, r3, r4, fp, sp, lr}
    7aa8:	ldfmis	f2, [r9, #-4]
    7aac:	stmdapl	r7!, {r0, r3, r4, r9, fp, lr}
    7ab0:	ldrbtmi	r5, [sl], #-2405	; 0xfffff69b
    7ab4:	stmdavs	r8!, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
    7ab8:			; <UNDEFINED> instruction: 0xf7f99700
    7abc:	strbmi	lr, [r2], -sl, asr #30
    7ac0:	tstcs	r1, r2, lsl #22
    7ac4:			; <UNDEFINED> instruction: 0xf7f96828
    7ac8:	stmdavs	r9!, {r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    7acc:			; <UNDEFINED> instruction: 0xf7f9200a
    7ad0:	stmdavs	r8!, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    7ad4:	blx	1d43ae6 <_zero_@@Base+0x1d23842>
    7ad8:	stmdbls	r3, {r0, r1, r2, r3, r8, r9, fp, lr}
    7adc:	ldmdavs	r2!, {r0, sp}
    7ae0:	addsmi	r5, r1, #14876672	; 0xe30000
    7ae4:	tstle	r7, r8, lsl r0
    7ae8:	pop	{r2, ip, sp, pc}
    7aec:	strdlt	r4, [r4], -r0
    7af0:	blmi	2998b8 <_zero_@@Base+0x279614>
    7af4:			; <UNDEFINED> instruction: 0xe7d6447b
    7af8:	mcr	7, 4, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    7afc:	andeq	r8, r1, r6, ror r3
    7b00:	andeq	r0, r0, r4, lsl r1
    7b04:	andeq	r0, r0, ip, lsr r1
    7b08:	andeq	r0, r0, ip, lsl #2
    7b0c:	andeq	r0, r0, r8, asr #3
    7b10:	andeq	r0, r0, ip, asr #2
    7b14:	andeq	r6, r0, sl, lsr #6
    7b18:	andeq	r0, r0, r0, ror #1
    7b1c:	ldrdeq	r6, [r0], -r8
    7b20:	push	{r0, r1, r2, r3, sl, ip, sp, pc}
    7b24:	strdlt	r4, [r4], r0
    7b28:	bge	29ac0c <_zero_@@Base+0x27a968>
    7b2c:	ldrbtmi	r4, [ip], #-2359	; 0xfffff6c9
    7b30:	blvs	145c80 <_zero_@@Base+0x1259dc>
    7b34:	stmdapl	r5!, {r1, r2, r4, r5, r8, r9, fp, lr}^
    7b38:	stmdavs	sl!, {r1, r9, ip, pc}
    7b3c:	stmiapl	r3!, {r0, r1, r9, ip, pc}^
    7b40:	blcs	21bb4 <_zero_@@Base+0x1910>
    7b44:	blmi	cfbc1c <_zero_@@Base+0xcdb978>
    7b48:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    7b4c:	blmi	cb6900 <_zero_@@Base+0xc9665c>
    7b50:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    7b54:	tstcs	r1, r1, lsr pc
    7b58:	bmi	c99c24 <_zero_@@Base+0xc79980>
    7b5c:	andhi	pc, r7, r4, asr r8	; <UNPREDICTABLE>
    7b60:	ldrbtmi	r5, [sl], #-2087	; 0xfffff7d9
    7b64:	ldrdeq	pc, [r0], -r8
    7b68:	smladxls	r0, pc, r8, r6	; <UNPREDICTABLE>
    7b6c:	mrc	7, 7, APSR_nzcv, cr0, cr9, {7}
    7b70:	blls	99440 <_zero_@@Base+0x7919c>
    7b74:			; <UNDEFINED> instruction: 0xf8d82101
    7b78:			; <UNDEFINED> instruction: 0xf7f90000
    7b7c:			; <UNDEFINED> instruction: 0xf8d8ee8e
    7b80:	andcs	r1, sl, r0
    7b84:	mrc	7, 7, APSR_nzcv, cr0, cr9, {7}
    7b88:	ldrdeq	pc, [r0], -r8
    7b8c:	blx	643b9e <_zero_@@Base+0x6238fa>
    7b90:	andcs	r4, r1, #37888	; 0x9400
    7b94:	andsvs	r5, sl, r3, ror #17
    7b98:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
    7b9c:	teqle	r0, sl	; <illegal shifter operand>
    7ba0:	pop	{r2, ip, sp, pc}
    7ba4:	strdlt	r4, [r4], -r0
    7ba8:	blmi	819970 <_zero_@@Base+0x7f96cc>
    7bac:			; <UNDEFINED> instruction: 0xe7d1447b
    7bb0:	stmiapl	r3!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    7bb4:	blcs	21c28 <_zero_@@Base+0x1984>
    7bb8:	blmi	5bbf78 <_zero_@@Base+0x59bcd4>
    7bbc:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    7bc0:	blmi	576354 <_zero_@@Base+0x5560b0>
    7bc4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    7bc8:	tstcs	r1, r4, lsl r8
    7bcc:	stmdapl	r7!, {r2, r4, r9, fp, lr}
    7bd0:	bmi	61de68 <_zero_@@Base+0x5fdbc4>
    7bd4:	stmdavs	r4!, {r3, r4, r5, fp, sp, lr}
    7bd8:	strls	r4, [r0], #-1146	; 0xfffffb86
    7bdc:	mrc	7, 5, APSR_nzcv, cr8, cr9, {7}
    7be0:	blls	994b0 <_zero_@@Base+0x7920c>
    7be4:	ldmdavs	r8!, {r0, r8, sp}
    7be8:	mrc	7, 2, APSR_nzcv, cr6, cr9, {7}
    7bec:	andcs	r6, sl, r9, lsr r8
    7bf0:	mrc	7, 5, APSR_nzcv, cr10, cr9, {7}
    7bf4:			; <UNDEFINED> instruction: 0xf0026838
    7bf8:	strb	pc, [sp, r3, ror #21]	; <UNPREDICTABLE>
    7bfc:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    7c00:			; <UNDEFINED> instruction: 0xf7f9e7e2
    7c04:	svclt	0x0000ee08
    7c08:	ldrdeq	r8, [r1], -r2
    7c0c:	andeq	r0, r0, r4, lsl r1
    7c10:	andeq	r0, r0, r8, asr r1
    7c14:	andeq	r0, r0, ip, lsr r1
    7c18:	andeq	r0, r0, ip, lsl #2
    7c1c:	andeq	r0, r0, ip, asr #2
    7c20:	andeq	r0, r0, r8, asr #3
    7c24:	andeq	r6, r0, r2, lsl #5
    7c28:	andeq	r0, r0, r0, ror #1
    7c2c:	andeq	r6, r0, r0, lsr #4
    7c30:	andeq	r0, r0, ip, lsl #3
    7c34:	andeq	r6, r0, ip, lsl r2
    7c38:	andeq	r6, r0, lr, asr #3
    7c3c:	mvnsmi	lr, #737280	; 0xb4000
    7c40:	strmi	r4, [r7], -sp, lsl #12
    7c44:			; <UNDEFINED> instruction: 0xf8dfb1d8
    7c48:			; <UNDEFINED> instruction: 0x460680b8
    7c4c:	ldrsbtls	pc, [r4], pc	; <UNPREDICTABLE>
    7c50:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    7c54:	ldmdblt	r4, {r2, r4, r5, r7, fp, sp, lr}
    7c58:	stmiavs	r4!, {r2, r6, sp, lr, pc}
    7c5c:	stmdavs	r2!, {r2, r3, r6, r8, ip, sp, pc}
    7c60:	addsmi	r6, sl, #3342336	; 0x330000
    7c64:			; <UNDEFINED> instruction: 0x4640d1f9
    7c68:			; <UNDEFINED> instruction: 0xff08f7ff
    7c6c:	stccs	8, cr6, [r0], {164}	; 0xa4
    7c70:	ldmdavs	r3!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    7c74:	teqle	r8, r0, lsl #22
    7c78:	mcrcs	8, 0, r6, cr0, cr6, {5}
    7c7c:	stfcsd	f5, [r0, #-936]	; 0xfffffc58
    7c80:			; <UNDEFINED> instruction: 0xf8dfd02e
    7c84:	strtmi	r8, [lr], -r4, lsl #1
    7c88:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
    7c8c:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    7c90:	ldmdblt	r4, {r2, r4, r5, r7, fp, sp, lr}
    7c94:	stmiavs	r4!, {r0, r2, r3, r5, sp, lr, pc}
    7c98:	stmdavs	r2!, {r2, r3, r6, r8, ip, sp, pc}
    7c9c:	addsmi	r6, sl, #3342336	; 0x330000
    7ca0:			; <UNDEFINED> instruction: 0x4640d1f9
    7ca4:	mcr2	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    7ca8:	stccs	8, cr6, [r0], {164}	; 0xa4
    7cac:	ldmdavs	r3!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    7cb0:	ldmvs	r6!, {r0, r1, r4, r8, r9, fp, ip, sp, pc}
    7cb4:	mvnle	r2, r0, lsl #28
    7cb8:	mrcmi	1, 0, fp, cr5, cr7, {4}
    7cbc:			; <UNDEFINED> instruction: 0x462c447e
    7cc0:	stmiavs	r4!, {r0, sp, lr, pc}
    7cc4:	stmdavs	r2!, {r2, r3, r6, r8, ip, sp, pc}
    7cc8:	addsmi	r6, sl, #3866624	; 0x3b0000
    7ccc:			; <UNDEFINED> instruction: 0x4630d1f9
    7cd0:	mrc2	7, 6, pc, cr4, cr15, {7}
    7cd4:	stccs	8, cr6, [r0], {164}	; 0xa4
    7cd8:	ldmvs	pc!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    7cdc:	mvnle	r2, r0, lsl #30
    7ce0:	mvnshi	lr, #12386304	; 0xbd0000
    7ce4:	blcs	21eb8 <_zero_@@Base+0x1c14>
    7ce8:	strbmi	sp, [r8], -r9, asr #1
    7cec:			; <UNDEFINED> instruction: 0xff18f7ff
    7cf0:	ldmdavs	r3!, {r1, r6, r7, r8, r9, sl, sp, lr, pc}^
    7cf4:	sbcsle	r2, pc, r0, lsl #22
    7cf8:			; <UNDEFINED> instruction: 0xf7ff4648
    7cfc:			; <UNDEFINED> instruction: 0xe7d8febf
    7d00:			; <UNDEFINED> instruction: 0x000061b8
    7d04:	ldrdeq	r6, [r0], -r2
    7d08:			; <UNDEFINED> instruction: 0x000061b4
    7d0c:	ldrdeq	r6, [r0], -r2
    7d10:			; <UNDEFINED> instruction: 0x000061b8
    7d14:	mvnsmi	lr, sp, lsr #18
    7d18:	strmi	r4, [r6], -r8, lsl #13
    7d1c:	ldcl	7, cr15, [sl, #996]	; 0x3e4
    7d20:	ldrbtmi	r4, [sp], #-3431	; 0xfffff299
    7d24:	andle	r2, r4, r1, lsl #16
    7d28:	ldrtmi	r4, [r1], -r6, ror #16
    7d2c:			; <UNDEFINED> instruction: 0xf7ff4478
    7d30:	blmi	1987914 <_zero_@@Base+0x1967670>
    7d34:	stmiapl	pc!, {r0, r4, r5, r9, sl, lr}^	; <UNPREDICTABLE>
    7d38:			; <UNDEFINED> instruction: 0xf7ff6838
    7d3c:			; <UNDEFINED> instruction: 0x4604fbf9
    7d40:	rsble	r2, r5, r0, lsl #16
    7d44:	svceq	0x0003f1b8
    7d48:	adcshi	pc, r3, r0, lsl #4
    7d4c:			; <UNDEFINED> instruction: 0xf008e8df
    7d50:	andeq	r1, r2, #56, 26	; 0xe00
    7d54:	blcs	21fe8 <_zero_@@Base+0x1d44>
    7d58:	blmi	173c314 <_zero_@@Base+0x171c070>
    7d5c:	rscsvc	pc, lr, #74448896	; 0x4700000
    7d60:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7d64:			; <UNDEFINED> instruction: 0xf1004290
    7d68:	adcvs	r0, r0, r1, lsl #2
    7d6c:	vqadd.u8	d6, d0, d9
    7d70:	blmi	15e7fa4 <_zero_@@Base+0x15c7d00>
    7d74:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7d78:	ble	11587e0 <_zero_@@Base+0x113853c>
    7d7c:	stmiapl	fp!, {r0, r2, r4, r6, r8, r9, fp, lr}^
    7d80:			; <UNDEFINED> instruction: 0xf843681b
    7d84:	pop	{r5, sp, lr}
    7d88:	stmdavs	r3!, {r4, r5, r6, r7, r8, pc}^
    7d8c:	cmnle	lr, r0, lsl #22
    7d90:			; <UNDEFINED> instruction: 0xf6474b51
    7d94:	stmiapl	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, ip, sp, lr}^
    7d98:	addmi	r6, fp, #1245184	; 0x130000
    7d9c:	andeq	pc, r1, r3, lsl #2
    7da0:	andsvs	r6, r0, r3, rrx
    7da4:	bmi	137efa4 <_zero_@@Base+0x135ed00>
    7da8:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
    7dac:	ble	9d8800 <_zero_@@Base+0x9b855c>
    7db0:	subsmi	r4, r8, #307200	; 0x4b000
    7db4:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
    7db8:	eorvs	pc, r3, r2, asr #16
    7dbc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7dc0:	blcs	22154 <_zero_@@Base+0x1eb0>
    7dc4:	blmi	11fc330 <_zero_@@Base+0x11dc08c>
    7dc8:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7dcc:	svcmi	0x0000f5b0
    7dd0:	andeq	pc, r1, #0, 2
    7dd4:	andsvs	r6, sl, r0, ror #1
    7dd8:	blmi	10fe754 <_zero_@@Base+0x10de4b0>
    7ddc:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7de0:	ble	258848 <_zero_@@Base+0x2385a4>
    7de4:			; <UNDEFINED> instruction: 0xf1004a41
    7de8:	blcc	58bf0 <_zero_@@Base+0x3894c>
    7dec:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
    7df0:	eorvs	pc, r3, r2, asr #16
    7df4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7df8:	blx	ff145dfa <_zero_@@Base+0xff125b56>
    7dfc:	ldrb	r6, [r1, r0, ror #17]!
    7e00:	stc2	7, cr15, [r2], #-1016	; 0xfffffc08
    7e04:	ldrb	r6, [r3, r3, ror #16]
    7e08:	blx	e45e0a <_zero_@@Base+0xe25b66>
    7e0c:	ldr	r6, [r5, r0, lsr #17]!
    7e10:			; <UNDEFINED> instruction: 0xf7f9201c
    7e14:			; <UNDEFINED> instruction: 0x4604ed36
    7e18:	eorsle	r2, r3, r0, lsl #16
    7e1c:			; <UNDEFINED> instruction: 0xf7ff4630
    7e20:	movwcs	pc, #3249	; 0xcb1	; <UNPREDICTABLE>
    7e24:	rsbvs	r4, r3, r1, lsr #12
    7e28:	movwcc	lr, #10692	; 0x29c4
    7e2c:	ldrtmi	r6, [r8], -r0, lsr #32
    7e30:	blx	fe545e36 <_zero_@@Base+0xfe525b92>
    7e34:	ldrtmi	lr, [r0], -r6, lsl #15
    7e38:	stmdaeq	r3, {r3, r5, r7, r8, ip, sp, lr, pc}
    7e3c:	stcl	7, cr15, [r4], {249}	; 0xf9
    7e40:	blx	fee1aaf4 <_zero_@@Base+0xfedfa850>
    7e44:	stmiavs	r0!, {r3, r7, fp, ip, sp, lr, pc}
    7e48:	b	13de1fc <_zero_@@Base+0x13bdf58>
    7e4c:	ldmdavs	fp, {r3, r4, r6, fp, ip}
    7e50:	svclt	0x00142b00
    7e54:	movwcs	r4, #1603	; 0x643
    7e58:	sbcle	r2, fp, r0, lsl #22
    7e5c:	stclle	8, cr2, [r9], {6}
    7e60:	stmiapl	fp!, {r1, r3, r4, r8, r9, fp, lr}^
    7e64:	mcrrne	8, 1, r6, r2, cr8
    7e68:	adcvs	r6, r0, sl, lsl r0
    7e6c:	ldrtmi	lr, [r0], -r2, asr #15
    7e70:	stc	7, cr15, [sl], #996	; 0x3e4
    7e74:	submi	r6, r0, #96, 16	; 0x600000
    7e78:			; <UNDEFINED> instruction: 0x4630e7bc
    7e7c:	stc	7, cr15, [r4], #996	; 0x3e4
    7e80:	ldr	r6, [r7, r0, ror #17]!
    7e84:	stc2l	7, cr15, [r0], #-1020	; 0xfffffc04
    7e88:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    7e8c:	ldc2l	7, cr15, [r6, #1020]!	; 0x3fc
    7e90:			; <UNDEFINED> instruction: 0xf7f92001
    7e94:	ldmdami	r8, {r1, r3, r4, r8, sl, fp, sp, lr, pc}
    7e98:			; <UNDEFINED> instruction: 0xf7ff4478
    7e9c:	andcs	pc, r1, pc, ror #27
    7ea0:	ldc	7, cr15, [r2, #-996]	; 0xfffffc1c
    7ea4:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    7ea8:	stc2l	7, cr15, [r8, #1020]!	; 0x3fc
    7eac:			; <UNDEFINED> instruction: 0xf7f92001
    7eb0:	ldmdami	r3, {r2, r3, r8, sl, fp, sp, lr, pc}
    7eb4:			; <UNDEFINED> instruction: 0xf7ff4478
    7eb8:	andcs	pc, r1, r1, ror #27
    7ebc:	stc	7, cr15, [r4, #-996]	; 0xfffffc1c
    7ec0:	ldrdeq	r8, [r1], -lr
    7ec4:	andeq	r6, r0, r4, ror r1
    7ec8:	andeq	r0, r0, r0, ror r1
    7ecc:	ldrdeq	r0, [r0], -ip
    7ed0:	andeq	r0, r0, ip, lsl r1
    7ed4:	muleq	r0, r0, r1
    7ed8:	andeq	r0, r0, r0, lsr #3
    7edc:	andeq	r0, r0, r8, lsr r1
    7ee0:	andeq	r0, r0, r4, lsr r1
    7ee4:	andeq	r0, r0, ip, ror #3
    7ee8:	andeq	r0, r0, r8, asr #2
    7eec:	andeq	r0, r0, r0, asr #3
    7ef0:	andeq	r0, r0, ip, ror #1
    7ef4:	andeq	r6, r0, lr, asr #32
    7ef8:	andeq	r6, r0, r4, asr r0
    7efc:	andeq	r6, r0, r6, lsl r0
    7f00:	andeq	r6, r0, ip, asr #32
    7f04:	tstcs	r1, pc, lsl #8
    7f08:	mvnsmi	lr, sp, lsr #18
    7f0c:	ldcmi	0, cr11, [pc], {134}	; 0x86
    7f10:	blmi	7f3748 <_zero_@@Base+0x7d34a4>
    7f14:	ldmdami	pc, {r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    7f18:	stmiapl	r7!, {r0, r1, r2, r3, r4, r8, sl, fp, lr}^
    7f1c:			; <UNDEFINED> instruction: 0xf8564b1f
    7f20:			; <UNDEFINED> instruction: 0xf8d78b04
    7f24:	bmi	7b7f2c <_zero_@@Base+0x797c88>
    7f28:	andsgt	pc, r4, sp, asr #17
    7f2c:	stmdapl	r0!, {r1, r3, r4, r5, r6, sl, lr}
    7f30:	andgt	pc, r5, r4, asr r8	; <UNPREDICTABLE>
    7f34:	stmiapl	r5!, {r0, r1, ip, pc}^
    7f38:			; <UNDEFINED> instruction: 0xf8dc9b03
    7f3c:			; <UNDEFINED> instruction: 0xf8dc0000
    7f40:	ldmdavs	fp, {r2, lr, pc}
    7f44:	eorcc	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    7f48:			; <UNDEFINED> instruction: 0xf8cd6828
    7f4c:			; <UNDEFINED> instruction: 0xf7f9c000
    7f50:	strbmi	lr, [r2], -r0, lsl #26
    7f54:	tstcs	r1, r3, lsr r6
    7f58:	strls	r6, [r4], -r8, lsr #16
    7f5c:	ldc	7, cr15, [ip], {249}	; 0xf9
    7f60:	andcs	r6, sl, r9, lsr #16
    7f64:	stc	7, cr15, [r0, #-996]	; 0xfffffc1c
    7f68:			; <UNDEFINED> instruction: 0xf0026828
    7f6c:	blmi	386418 <_zero_@@Base+0x366174>
    7f70:	andcs	r9, r1, r5, lsl #18
    7f74:	stmiapl	r3!, {r1, r3, r4, r5, fp, sp, lr}^
    7f78:	mulsvc	r8, r1, r2
    7f7c:	andlt	sp, r6, r4, lsl #2
    7f80:	ldrhmi	lr, [r0, #141]!	; 0x8d
    7f84:	ldrbmi	fp, [r0, -r4]!
    7f88:	mcrr	7, 15, pc, r4, cr9	; <UNPREDICTABLE>
    7f8c:	andeq	r7, r1, ip, ror #29
    7f90:	andeq	r0, r0, r4, lsl r1
    7f94:	muleq	r0, r0, r1
    7f98:	andeq	r0, r0, r0, ror #3
    7f9c:	andeq	r0, r0, ip, asr #2
    7fa0:	andeq	r6, r0, r0, lsl r0
    7fa4:	muleq	r0, ip, r1
    7fa8:	tstcs	r1, pc, lsl #8
    7fac:	bmi	75ac24 <_zero_@@Base+0x73a980>
    7fb0:	ldmdami	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7fb4:	mvnsmi	lr, sp, lsr #18
    7fb8:	ldmpl	pc, {r1, r2, r7, ip, sp, pc}	; <UNPREDICTABLE>
    7fbc:	ldcmi	13, cr10, [fp], {12}
    7fc0:			; <UNDEFINED> instruction: 0xf8d74e1b
    7fc4:			; <UNDEFINED> instruction: 0xf855c000
    7fc8:	bmi	6aabe0 <_zero_@@Base+0x68a93c>
    7fcc:	andsgt	pc, r4, sp, asr #17
    7fd0:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
    7fd4:	strls	r5, [r3], #-2462	; 0xfffff662
    7fd8:	blls	de050 <_zero_@@Base+0xbddac>
    7fdc:	ldmdavs	r6!, {r4, r5, fp, sp, lr}^
    7fe0:			; <UNDEFINED> instruction: 0xf853681b
    7fe4:	stmdavs	r0!, {r5, ip, sp}
    7fe8:			; <UNDEFINED> instruction: 0xf7f99600
    7fec:			; <UNDEFINED> instruction: 0x4642ecb2
    7ff0:	tstcs	r1, fp, lsr #12
    7ff4:	strls	r6, [r4, #-2080]	; 0xfffff7e0
    7ff8:	mcrr	7, 15, pc, lr, cr9	; <UNPREDICTABLE>
    7ffc:	andcs	r6, sl, r1, lsr #16
    8000:	ldc	7, cr15, [r2], #996	; 0x3e4
    8004:			; <UNDEFINED> instruction: 0xf0026820
    8008:	bls	18637c <_zero_@@Base+0x1660d8>
    800c:	addsmi	r6, sl, #3866624	; 0x3b0000
    8010:	andlt	sp, r6, r4, lsl #2
    8014:	ldrhmi	lr, [r0, #141]!	; 0x8d
    8018:	ldrbmi	fp, [r0, -r4]!
    801c:	bl	ffec6008 <_zero_@@Base+0xffea5d64>
    8020:	andeq	r7, r1, r0, asr lr
    8024:	andeq	r0, r0, r4, lsl r1
    8028:	andeq	r0, r0, ip, asr #2
    802c:	muleq	r0, r0, r1
    8030:	andeq	r0, r0, r0, ror #3
    8034:	andeq	r5, r0, lr, lsl #31
    8038:			; <UNDEFINED> instruction: 0xf7f9b508
    803c:	svclt	0x0000ec46
    8040:	strlt	r4, [r8, #-2053]	; 0xfffff7fb
    8044:			; <UNDEFINED> instruction: 0xf7f94478
    8048:	stmdami	r4, {r2, r4, sl, fp, sp, lr, pc}
    804c:			; <UNDEFINED> instruction: 0x4008e8bd
    8050:			; <UNDEFINED> instruction: 0xf7f94478
    8054:	svclt	0x0000bc0b
    8058:	ldrdeq	r6, [r0], -r4
    805c:	strdeq	r6, [r0], -ip
    8060:	addlt	fp, r3, r0, lsl #10
    8064:	andcs	r4, r1, r7, lsl #18
    8068:	ldrbtmi	r4, [r9], #-2823	; 0xfffff4f9
    806c:	tstls	r0, r7, lsl #20
    8070:	stmdbmi	r7, {r0, r1, r3, r4, r5, r6, sl, lr}
    8074:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    8078:	mrrc	7, 15, pc, r8, cr9	; <UNPREDICTABLE>
    807c:			; <UNDEFINED> instruction: 0xf85db003
    8080:	svclt	0x0000fb04
    8084:	andeq	r6, r0, r6, lsl sl
    8088:	strdeq	r6, [r0], -ip
    808c:	andeq	r2, r0, r4, lsr #18
    8090:	strdeq	r6, [r0], -lr
    8094:	strmi	r4, [r2], -sp, lsl #18
    8098:	ldrbtmi	fp, [r9], #-1280	; 0xfffffb00
    809c:	andcs	fp, r1, r3, lsl #1
    80a0:	mcrr	7, 15, pc, r4, cr9	; <UNPREDICTABLE>
    80a4:	blmi	2da4d4 <_zero_@@Base+0x2ba230>
    80a8:	ldrbtmi	r2, [r9], #-1
    80ac:	tstls	r0, sl, lsl #20
    80b0:	stmdbmi	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    80b4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    80b8:	ldc	7, cr15, [r8], #-996	; 0xfffffc1c
    80bc:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    80c0:			; <UNDEFINED> instruction: 0xf85db003
    80c4:			; <UNDEFINED> instruction: 0xf7f9eb04
    80c8:	svclt	0x0000bbd1
    80cc:	andeq	r6, r0, sl, asr #20
    80d0:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    80d4:			; <UNDEFINED> instruction: 0x000069bc
    80d8:	andeq	r2, r0, r4, ror #17
    80dc:			; <UNDEFINED> instruction: 0x000069be
    80e0:	andeq	r6, r0, sl, lsr #20
    80e4:	teqlt	sl, #148, 12	; 0x9400000
    80e8:	eorle	r2, sl, r1, lsl #20
    80ec:	push	{r8, fp, sp}
    80f0:			; <UNDEFINED> instruction: 0xf10141f0
    80f4:	ldrtmi	r3, [r3], #-1791	; 0xfffff901
    80f8:	cfldrsle	mvf4, [fp, #-24]	; 0xffffffe8
    80fc:	cdpvs	2, 6, cr15, cr7, cr6, {2}
    8100:	vmlal.s8	<illegal reg q9.5>, d6, d1
    8104:	ldrmi	r6, [pc], -r6, ror #28
    8108:			; <UNDEFINED> instruction: 0xf04f2500
    810c:			; <UNDEFINED> instruction: 0xf816080a
    8110:	adcsmi	r2, r0, #16384	; 0x4000
    8114:	andpl	pc, r2, #12, 22	; 0x3000
    8118:	strpl	pc, [r2], #-2958	; 0xfffff472
    811c:	strbvc	lr, [r2, #2639]!	; 0xa4f
    8120:	streq	lr, [r4, #3013]!	; 0xbc5
    8124:	ldrcs	pc, [r5], #-2824	; 0xfffff4f8
    8128:	stmdbmi	r1, {r0, r1, r2, fp, ip, sp, lr, pc}
    812c:	submi	sp, r9, #-1073741765	; 0xc000003b
    8130:	ldrbpl	fp, [sp], #-261	; 0xfffffefb
    8134:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8138:	ldrmi	r4, [r8], -sl, lsl #12
    813c:			; <UNDEFINED> instruction: 0xf7f94661
    8140:	strmi	fp, [sl], -r1, ror #23
    8144:	ldrmi	r4, [r8], -r1, lsl #12
    8148:	bllt	1446134 <_zero_@@Base+0x1425e90>
    814c:	mcrne	5, 2, fp, cr15, cr8, {7}
    8150:	mcrls	8, 0, r7, cr6, cr4, {0}
    8154:	strmi	fp, [pc], -r4, lsl #2
    8158:	bl	1e2374 <_zero_@@Base+0x1c20d0>
    815c:	stmdavs	r4, {r0, r1, sl, fp}^
    8160:	strtmi	r4, [r5], -ip, lsr #8
    8164:	blle	12d9700 <_zero_@@Base+0x12b945c>
    8168:	bicsmi	r6, fp, #132, 18	; 0x210000
    816c:	stmdbcc	r1, {r0, r2, r3, r4, sl, lr}
    8170:	strmi	r4, [sl], #-1068	; 0xfffffbd4
    8174:	bllt	58f0fc <_zero_@@Base+0x56ee58>
    8178:	andsle	r4, r2, r4, lsl #5
    817c:	stmdbcc	r1, {r1, r4, r8, fp, ip, sp, lr, pc}
    8180:	stmdbne	r1, {r2, r4, fp, ip, sp, lr, pc}
    8184:	strmi	r4, [fp], #-1075	; 0xfffffbcd
    8188:	subslt	fp, r9, #-1342177267	; 0xb000000d
    818c:	svclt	0x00d32909
    8190:			; <UNDEFINED> instruction: 0xf1a37061
    8194:	rsbvc	r0, r1, sl, lsl #2
    8198:	svclt	0x00c82600
    819c:	addmi	r2, r4, #1048576	; 0x100000
    81a0:	ldmdblt	lr, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    81a4:	blcc	2c01d0 <_zero_@@Base+0x29ff2c>
    81a8:	stmdbcc	r1, {fp, ip, sp, lr, pc}
    81ac:	movwcc	r7, #6147	; 0x1803
    81b0:	subslt	fp, sl, #-1342177267	; 0xb000000d
    81b4:	bcs	2641c4 <_zero_@@Base+0x243f20>
    81b8:	ldcllt	12, cr13, [r8, #980]!	; 0x3d4
    81bc:	addmi	r7, r4, #99	; 0x63
    81c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    81c4:			; <UNDEFINED> instruction: 0xf912d00f
    81c8:			; <UNDEFINED> instruction: 0xf8145901
    81cc:	ldrmi	r1, [sp], #-2305	; 0xfffff6ff
    81d0:	sbclt	r1, r9, #74752	; 0x12400
    81d4:	blcs	34b08 <_zero_@@Base+0x14864>
    81d8:	addmi	sp, r4, #240, 20	; 0xf0000
    81dc:	tsteq	sl, r1, lsl #2	; <UNPREDICTABLE>
    81e0:	rsbvc	r4, r1, r3, lsr r6
    81e4:	ldmdblt	fp, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    81e8:	movwcc	lr, #42983	; 0xa7e7
    81ec:	stmdbcc	r1, {fp, ip, sp, lr, pc}
    81f0:	blcc	66204 <_zero_@@Base+0x45f60>
    81f4:	subslt	fp, sl, #-1342177267	; 0xb000000d
    81f8:	bcs	24208 <_zero_@@Base+0x3f64>
    81fc:			; <UNDEFINED> instruction: 0xbdf8dbf5
    8200:	vqdmulh.s<illegal width 8>	d20, d0, d4
    8204:	stmdbmi	r4, {r1, r3, r5, r7, r9, sp}
    8208:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    820c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8210:	bl	ff7461fc <_zero_@@Base+0xff725f58>
    8214:	andeq	r6, r0, r6, asr #23
    8218:	andeq	r6, r0, ip, ror #23
    821c:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    8220:	ldrlt	r4, [r0, #-2576]	; 0xfffff5f0
    8224:	addlt	r4, r2, sl, ror r4
    8228:	ldmdavs	r3, {r2, r9, sl, lr}
    822c:	ldmdbvs	r8, {r0, r1, r5, r6, r8, ip, sp, pc}
    8230:	andcs	r6, r0, #16
    8234:			; <UNDEFINED> instruction: 0x46186199
    8238:	subsvs	r2, ip, r1, lsl #2
    823c:	addsvs	r6, sl, sl, lsl r0
    8240:	sbcsvs	r6, r9, sl, asr r1
    8244:	ldclt	0, cr11, [r0, #-8]
    8248:	tstls	r1, ip, lsl r0
    824c:	bl	646238 <_zero_@@Base+0x625f94>
    8250:	strmi	r9, [r3], -r1, lsl #18
    8254:	mvnle	r2, r0, lsl #16
    8258:			; <UNDEFINED> instruction: 0xf7ff9001
    825c:	stmdals	r1, {r0, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    8260:	cdple	0, 15, cr6, cr15, cr0, {0}
    8264:			; <UNDEFINED> instruction: 0x00017fbc
    8268:	mvnsmi	lr, sp, lsr #18
    826c:	stmdavs	ip, {r0, r1, r6, fp, sp, lr}^
    8270:	andsle	r4, ip, r3, lsr #5
    8274:	bcs	3f2bc <_zero_@@Base+0x1f018>
    8278:	stmdavs	r3, {r2, r3, r6, ip, lr, pc}
    827c:	svclt	0x00142b00
    8280:			; <UNDEFINED> instruction: 0xf04f2301
    8284:			; <UNDEFINED> instruction: 0x461833ff
    8288:	ldrhhi	lr, [r0, #141]!	; 0x8d
    828c:	ldmdavc	sp!, {r0, r1, r2, r3, r5, ip, lr, pc}
    8290:	mulvs	r0, ip, r8
    8294:	rscle	r4, lr, #-536870902	; 0xe000000a
    8298:	eorsle	r2, r7, r0, lsl #20
    829c:	blcs	222b0 <_zero_@@Base+0x200c>
    82a0:			; <UNDEFINED> instruction: 0xf04fbf14
    82a4:	movwcs	r3, #5119	; 0x13ff
    82a8:	pop	{r3, r4, r9, sl, lr}
    82ac:			; <UNDEFINED> instruction: 0xf8d081f0
    82b0:			; <UNDEFINED> instruction: 0xf8d18008
    82b4:			; <UNDEFINED> instruction: 0xf8d1e008
    82b8:	ldrbmi	ip, [r0, #24]!
    82bc:	strbmi	fp, [r3], #-4052	; 0xfffff02c
    82c0:	stmibvs	r7, {r0, r1, r4, r5, r6, sl, lr}
    82c4:			; <UNDEFINED> instruction: 0xdde12b00
    82c8:			; <UNDEFINED> instruction: 0xf89c783d
    82cc:	adcmi	r6, lr, #0
    82d0:	ldfnep	f5, [ip], #-896	; 0xfffffc80
    82d4:	tsteq	r1, ip, lsl #2	; <UNPREDICTABLE>
    82d8:			; <UNDEFINED> instruction: 0xf814e005
    82dc:			; <UNDEFINED> instruction: 0xf8115b01
    82e0:	adcsmi	r6, r5, #1024	; 0x400
    82e4:	blcc	7ca44 <_zero_@@Base+0x5c7a0>
    82e8:	strmi	r4, [ip], r7, lsr #12
    82ec:	ldrbmi	sp, [r0, #501]!	; 0x1f5
    82f0:	ldcle	0, cr13, [r4, #-144]	; 0xffffff70
    82f4:	movweq	lr, #60328	; 0xeba8
    82f8:	strd	r1, [r1], -r9
    82fc:	sbcle	r4, r2, pc, lsl #5
    8300:	blcc	86364 <_zero_@@Base+0x660c0>
    8304:	rscsle	r2, r9, r0, lsl #22
    8308:	bicle	r2, r7, r0, lsl #20
    830c:	ldrmi	r2, [r8], -r1, lsl #6
    8310:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8314:	mvnscc	pc, #79	; 0x4f
    8318:	pop	{r3, r4, r9, sl, lr}
    831c:	bl	fefa8ae4 <_zero_@@Base+0xfef88840>
    8320:	adcsle	r0, r0, r8, lsl #6
    8324:	ldrmi	r4, [ip], #1633	; 0x661
    8328:	blmi	86374 <_zero_@@Base+0x660d0>
    832c:	str	fp, [r2, r4, lsr #2]!
    8330:	blcc	8637c <_zero_@@Base+0x660d8>
    8334:	orrsle	r2, lr, r0, lsl #22
    8338:	mvnsle	r4, ip, lsl #11
    833c:	str	r2, [r2, r0, lsl #6]!
    8340:	ldrblt	r4, [r0, #-2839]!	; 0xfffff4e9
    8344:	addlt	r4, r2, fp, ror r4
    8348:	ldmdavs	ip, {r1, r2, r9, sl, lr}
    834c:	stmdbvs	r2!, {r2, r3, r5, r7, r8, ip, sp, pc}
    8350:	ldmdane	r5!, {r1, r3, r4, sp, lr}^
    8354:	stmib	r4, {r8, r9, sp}^
    8358:	eorvs	r6, r3, r1, lsl #2
    835c:	movwcs	r4, #5672	; 0x1628
    8360:			; <UNDEFINED> instruction: 0xf7f960e3
    8364:	cmnvs	r0, lr, lsl #21
    8368:	lsrvs	fp, r8, #3
    836c:	tstcs	r0, sl, lsr #12
    8370:	b	ff2c635c <_zero_@@Base+0xff2a60b8>
    8374:	andlt	r4, r2, r0, lsr #12
    8378:	andscs	fp, ip, r0, ror sp
    837c:			; <UNDEFINED> instruction: 0xf7f99101
    8380:	stmdbls	r1, {r7, r9, fp, sp, lr, pc}
    8384:	stmdacs	r0, {r2, r9, sl, lr}
    8388:	andls	sp, r1, r3, ror #3
    838c:			; <UNDEFINED> instruction: 0xf9dcf7ff
    8390:	andvs	r9, r0, r1, lsl #16
    8394:			; <UNDEFINED> instruction: 0xf7ffdeff
    8398:	stmdbvs	r0!, {r0, r1, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
    839c:	svclt	0x0000e7e5
    83a0:	muleq	r1, ip, lr
    83a4:	mvnsmi	lr, #737280	; 0xb4000
    83a8:	stmdavs	pc, {r0, r7, r9, sl, lr}^	; <UNPREDICTABLE>
    83ac:	stmdavs	r6, {r3, r7, r9, sl, lr}^
    83b0:	stmvs	sp, {r2, r4, r9, sl, lr}
    83b4:	adcsmi	r6, r7, #8585216	; 0x830000
    83b8:			; <UNDEFINED> instruction: 0x4637bfb8
    83bc:			; <UNDEFINED> instruction: 0xf107429d
    83c0:	svclt	0x00b80701
    83c4:	addsmi	r4, r5, #30408704	; 0x1d00000
    83c8:	ldrtmi	r4, [r8], -r9, lsr #12
    83cc:			; <UNDEFINED> instruction: 0x4611bfb8
    83d0:			; <UNDEFINED> instruction: 0xffb6f7ff
    83d4:	ble	258e70 <_zero_@@Base+0x238bcc>
    83d8:	stmibne	fp!, {r0, r7, r8, fp, sp, lr}^
    83dc:	strcs	r1, [r0], #-2914	; 0xfffff49e
    83e0:	ldrmi	r4, [sl], #-1035	; 0xfffffbf5
    83e4:	blmi	863f8 <_zero_@@Base+0x66154>
    83e8:			; <UNDEFINED> instruction: 0xd1fb429a
    83ec:			; <UNDEFINED> instruction: 0xf8d91e6e
    83f0:	ldmib	r8, {r3, ip, sp}^
    83f4:	bl	19c800 <_zero_@@Base+0x17c55c>
    83f8:			; <UNDEFINED> instruction: 0xf8d90c07
    83fc:	stmibvs	r6, {r2, lr}
    8400:	ldrmi	r4, [ip], #-1037	; 0xfffffbf3
    8404:			; <UNDEFINED> instruction: 0x2018f8d9
    8408:			; <UNDEFINED> instruction: 0x7018f8d8
    840c:			; <UNDEFINED> instruction: 0xf104428b
    8410:	strbtmi	r3, [r6], #-3839	; 0xfffff101
    8414:	ldfccp	f7, [pc], #20	; 8430 <__assert_fail@plt+0x6a64>
    8418:	strbtmi	r4, [r7], #-1138	; 0xfffffb8e
    841c:	stclle	0, cr13, [r5, #-72]!	; 0xffffffb8
    8420:			; <UNDEFINED> instruction: 0x0c03eba1
    8424:	bl	8f5f8 <_zero_@@Base+0x6f354>
    8428:			; <UNDEFINED> instruction: 0xf812050c
    842c:	addsmi	r4, r5, #16384	; 0x4000
    8430:	stcmi	8, cr15, [r1, #-12]
    8434:			; <UNDEFINED> instruction: 0xf8d9d1f9
    8438:	strbtmi	r4, [r6], #-4
    843c:	ldrdpl	pc, [r4], -r8
    8440:	strmi	r4, [sp], #-1036	; 0xfffffbf4
    8444:	svclt	0x00cc2c00
    8448:	tstcs	r0, r1, lsl #2
    844c:			; <UNDEFINED> instruction: 0xf0012d00
    8450:	svclt	0x00d80101
    8454:			; <UNDEFINED> instruction: 0xb1b92100
    8458:			; <UNDEFINED> instruction: 0xf8172100
    845c:			; <UNDEFINED> instruction: 0x3c01c901
    8460:	stmdbcc	r1, {r1, r4, fp, ip, sp, lr, pc}
    8464:	cdpcc	13, 0, cr3, cr1, cr1, {0}
    8468:	strmi	r4, [fp], #-1123	; 0xfffffb9d
    846c:	sbcslt	r2, fp, #1073741824	; 0x40000000
    8470:			; <UNDEFINED> instruction: 0xf1a32b09
    8474:	svclt	0x00960c0a
    8478:			; <UNDEFINED> instruction: 0xf8867073
    847c:	tstcs	r0, r1
    8480:	svclt	0x00c82c00
    8484:	stclle	13, cr2, [r8]
    8488:	svclt	0x00042c00
    848c:	ldrtmi	r4, [sl], -ip, lsr #12
    8490:	ldcle	12, cr2, [r2, #-0]
    8494:			; <UNDEFINED> instruction: 0x0c04eba2
    8498:			; <UNDEFINED> instruction: 0xf8124635
    849c:	vstrcc.16	s6, [r1, #-2]	; <UNPREDICTABLE>
    84a0:	tstcs	r1, fp, lsl #8
    84a4:	blcs	275018 <_zero_@@Base+0x254d74>
    84a8:	streq	pc, [sl, -r3, lsr #3]
    84ac:	mlsvc	fp, r6, pc, fp	; <UNPREDICTABLE>
    84b0:	tstcs	r0, pc, rrx
    84b4:			; <UNDEFINED> instruction: 0xd1f04594
    84b8:	tstlt	r1, r6, lsr fp
    84bc:	movwcc	r7, #6195	; 0x1833
    84c0:	stmibvs	r3, {r0, r1, r4, r5, ip, sp, lr}
    84c4:	ldmdblt	sl!, {r1, r3, r4, fp, ip, sp, lr}^
    84c8:	bcs	625d8 <_zero_@@Base+0x42334>
    84cc:	ldrmi	sp, [sl], #-3340	; 0xfffff2f4
    84d0:	and	r3, r1, r1, lsl #6
    84d4:	mulle	r7, sl, r2
    84d8:	bne	ff520aec <_zero_@@Base+0xff500848>
    84dc:	movwcc	r6, #4164	; 0x1044
    84e0:	stcne	8, cr15, [r1], {19}
    84e4:	rscsle	r2, r5, r0, lsl #18
    84e8:	mvnshi	lr, #12386304	; 0xbd0000
    84ec:	bne	17783ec <_zero_@@Base+0x1758148>
    84f0:	bl	1cf6bc <_zero_@@Base+0x1af418>
    84f4:	ble	fe94b510 <_zero_@@Base+0xfe92b26c>
    84f8:	stmdbmi	r1, {r0, r1, r2, r4, fp, ip, sp, lr, pc}
    84fc:			; <UNDEFINED> instruction: 0xf80145bc
    8500:	mvnsle	r4, r1, lsl #26
    8504:	ldrdmi	pc, [r4], -r9
    8508:			; <UNDEFINED> instruction: 0xf8d8442e
    850c:	ldrmi	r5, [ip], #-4
    8510:			; <UNDEFINED> instruction: 0xe797441d
    8514:	svcmi	0x00f8e92d
    8518:	stmdavs	pc, {r1, r3, r7, r9, sl, lr}^	; <UNPREDICTABLE>
    851c:	stmdavs	r1, {r2, r4, r9, sl, lr}^
    8520:			; <UNDEFINED> instruction: 0xf8da4681
    8524:	addmi	r2, pc, #8
    8528:	ldrtmi	r6, [lr], -r3, lsl #17
    852c:			; <UNDEFINED> instruction: 0x460ebfb8
    8530:	ldrmi	r4, [r5], -pc, lsl #5
    8534:	svclt	0x00a84630
    8538:	addsmi	r4, sl, #15728640	; 0xf00000
    853c:			; <UNDEFINED> instruction: 0x461dbfb8
    8540:	strtmi	r4, [r9], -r5, lsr #5
    8544:			; <UNDEFINED> instruction: 0x4621bfb8
    8548:	svclt	0x00a8429a
    854c:			; <UNDEFINED> instruction: 0x4690461a
    8550:	mrc2	7, 7, pc, cr6, cr15, {7}
    8554:	bl	198ff0 <_zero_@@Base+0x178d4c>
    8558:	ble	20b574 <_zero_@@Base+0x1eb2d0>
    855c:	blne	18a2b70 <_zero_@@Base+0x18828cc>
    8560:	strbtmi	r2, [r3], #-256	; 0xffffff00
    8564:			; <UNDEFINED> instruction: 0xf803441a
    8568:	addsmi	r1, sl, #1024	; 0x400
    856c:			; <UNDEFINED> instruction: 0xf8d9d1fb
    8570:			; <UNDEFINED> instruction: 0xf10c2008
    8574:			; <UNDEFINED> instruction: 0xf8d931ff
    8578:			; <UNDEFINED> instruction: 0xf8d94004
    857c:	strbmi	lr, [r2, #-24]	; 0xffffffe8
    8580:	movwpl	lr, #6618	; 0x19da
    8584:			; <UNDEFINED> instruction: 0xf1044414
    8588:			; <UNDEFINED> instruction: 0xf8da34ff
    858c:	ldrmi	r9, [sp], #-24	; 0xffffffe8
    8590:			; <UNDEFINED> instruction: 0xf8d04474
    8594:			; <UNDEFINED> instruction: 0xf105e018
    8598:	strbmi	r3, [sp], #-1535	; 0xfffffa01
    859c:	subsle	r4, r8, r1, ror r4
    85a0:	stmdbeq	r8, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    85a4:	svceq	0x0000f1b9
    85a8:	ldrbtmi	sp, [r4], #3448	; 0xd78
    85ac:	stmdbeq	r9, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    85b0:			; <UNDEFINED> instruction: 0xf8134623
    85b4:	ldrmi	lr, [r9, #2305]	; 0x901
    85b8:	stc	8, cr15, [r1, #-48]	; 0xffffffd0
    85bc:	bl	fea3cda8 <_zero_@@Base+0xfea1cb04>
    85c0:	andcs	r0, r0, #134217728	; 0x8000000
    85c4:	ldrmi	r4, [r9], #-1052	; 0xfffffbe4
    85c8:			; <UNDEFINED> instruction: 0xf1b844b8
    85cc:	stclle	15, cr0, [r3, #-0]
    85d0:	stmdbeq	r0, {r3, r6, r7, r8, ip, sp, lr, pc}
    85d4:	bl	5a074 <_zero_@@Base+0x39dd0>
    85d8:			; <UNDEFINED> instruction: 0xf81e0c09
    85dc:			; <UNDEFINED> instruction: 0xf8153901
    85e0:	bl	fe8ea9ec <_zero_@@Base+0xfe8ca748>
    85e4:	bne	fe6c920c <_zero_@@Base+0xfe6a8f68>
    85e8:	andeq	pc, r0, #79	; 0x4f
    85ec:	movwcc	fp, #44872	; 0xaf48
    85f0:	stmdbcc	r1, {r0, fp, ip, sp, lr, pc}
    85f4:	andcs	fp, r1, #72, 30	; 0x120
    85f8:	mvnle	r4, ip, lsl #11
    85fc:	adcsmi	r4, lr, #76, 8	; 0x4c000000
    8600:	blne	ffdbc64c <_zero_@@Base+0xffd9c3a8>
    8604:	stcle	14, cr2, [lr, #-0]
    8608:			; <UNDEFINED> instruction: 0xf8141ba6
    860c:	tstcs	r9, r1, lsl #18
    8610:	andcs	r1, r1, #634880	; 0x9b000
    8614:	svclt	0x00181c5d
    8618:			; <UNDEFINED> instruction: 0xf80cb2d9
    861c:	svclt	0x00181901
    8620:	adcmi	r2, r6, #0, 4
    8624:	stmibvs	r3, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    8628:	stmiblt	r2, {r1, r3, r4, fp, ip, sp, lr}
    862c:	bcs	6273c <_zero_@@Base+0x42498>
    8630:	ldmne	r2, {r2, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    8634:	stcle	3, cr3, [r2], {1}
    8638:	addsmi	lr, sl, #9
    863c:	orrvs	sp, r3, r7
    8640:	ldrdvs	r1, [r4], #-164	; 0xffffff5c
    8644:			; <UNDEFINED> instruction: 0xf8133301
    8648:	stmdbcs	r0, {r0, sl, fp, ip}
    864c:	pop	{r0, r2, r4, r5, r6, r7, ip, lr, pc}
    8650:	bl	fe8ec638 <_zero_@@Base+0xfe8cc394>
    8654:			; <UNDEFINED> instruction: 0xf1ba0a08
    8658:	ldcle	15, cr0, [pc, #-0]	; 8660 <__assert_fail@plt+0x6c94>
    865c:	beq	2c34e8 <_zero_@@Base+0x2a3244>
    8660:	strtmi	r4, [r9], lr, lsl #13
    8664:			; <UNDEFINED> instruction: 0xf8192200
    8668:			; <UNDEFINED> instruction: 0xf1ccc901
    866c:	bl	fef0b674 <_zero_@@Base+0xfeeeb3d0>
    8670:			; <UNDEFINED> instruction: 0xf1020202
    8674:	ldrmi	r0, [r4], sl, lsl #22
    8678:	andcs	fp, r1, #28, 30	; 0x70
    867c:	stc2	10, cr15, [fp], {95}	; 0x5f	; <UNPREDICTABLE>
    8680:	stmdbgt	r1, {r1, r2, r3, fp, ip, sp, lr, pc}
    8684:	strdle	r4, [lr, #82]!	; 0x52
    8688:	movweq	lr, #15272	; 0x3ba8
    868c:			; <UNDEFINED> instruction: 0xf1b844b8
    8690:	ldrmi	r0, [sp], #-3840	; 0xfffff100
    8694:	cfldrsle	mvf4, [fp], {25}
    8698:	ldr	r4, [r0, ip, lsl #13]!
    869c:	ldr	r2, [r3, r0, lsl #4]
    86a0:	orrslt	r6, fp, r3, lsl #16
    86a4:	ldrlt	r6, [r0, #-2266]	; 0xfffff726
    86a8:	strmi	r3, [r4], -r1, lsl #20
    86ac:	ldmdblt	r2, {r1, r3, r4, r6, r7, sp, lr}^
    86b0:	tstlt	r0, r8, asr r9
    86b4:	stm	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    86b8:	bmi	16274c <_zero_@@Base+0x1424a8>
    86bc:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    86c0:	stmdavs	r3!, {r0, r3, r4, r8, sp, lr}
    86c4:	movwcs	r6, #19
    86c8:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    86cc:	svclt	0x00004770
    86d0:	andeq	r7, r1, r4, lsr #22
    86d4:	tstcs	r0, r0, ror r5
    86d8:	stcmi	0, cr2, [lr], {1}
    86dc:	mrc2	7, 1, pc, cr0, cr15, {7}
    86e0:	ldrbtmi	r4, [ip], #-2829	; 0xfffff4f3
    86e4:	stmiapl	r3!, {r8, sp}^
    86e8:	andcs	r6, r1, r8, lsl r0
    86ec:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    86f0:	andcs	r4, r1, #10240	; 0x2800
    86f4:	stmiapl	r3!, {r8, sp}^
    86f8:	strmi	r6, [r5], -r6, lsl #19
    86fc:	andsvs	r4, sp, r0, lsl r6
    8700:			; <UNDEFINED> instruction: 0xf7ff7032
    8704:	blmi	1c7f80 <_zero_@@Base+0x1a7cdc>
    8708:	stmiapl	r3!, {r1, r8, sp}^
    870c:	andsvs	r6, r8, r2, lsl #19
    8710:	ldcllt	0, cr7, [r0, #-68]!	; 0xffffffbc
    8714:	andeq	r7, r1, lr, lsl r7
    8718:	ldrdeq	r0, [r0], -r8
    871c:	andeq	r0, r0, r0, lsl r1
    8720:	muleq	r0, r4, r1
    8724:	movwcc	r6, #6339	; 0x18c3
    8728:	ldrbmi	r6, [r0, -r3, asr #1]!
    872c:	bmi	15b344 <_zero_@@Base+0x13b0a0>
    8730:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8734:	ldmvs	sl, {r0, r1, r3, r4, fp, sp, lr}^
    8738:	sbcsvs	r3, sl, r1, lsl #4
    873c:	ldrbmi	r6, [r0, -r3]!
    8740:	ldrdeq	r7, [r1], -r0
    8744:	ldrdeq	r0, [r0], -r8
    8748:	stmdavs	sl, {r0, r1, fp, sp, lr}
    874c:	mulle	r5, r3, r2
    8750:	svclt	0x000c2b00
    8754:			; <UNDEFINED> instruction: 0xf04f2001
    8758:			; <UNDEFINED> instruction: 0x477030ff
    875c:	str	r2, [r3, #513]	; 0x201
    8760:			; <UNDEFINED> instruction: 0xf1a06800
    8764:	blx	fec08770 <_zero_@@Base+0xfebe84cc>
    8768:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    876c:	svclt	0x00004770
    8770:	bmi	41b3b4 <_zero_@@Base+0x3fb110>
    8774:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8778:	addmi	r6, r3, #1769472	; 0x1b0000
    877c:	ldmib	r0, {r0, r1, r4, ip, lr, pc}^
    8780:	stmibvs	r2, {r0, r8, ip, sp}
    8784:	blcs	197b8 <_IO_stdin_used@@Base+0xf054>
    8788:			; <UNDEFINED> instruction: 0xf812dd08
    878c:	tstlt	r8, r1, lsl #22
    8790:			; <UNDEFINED> instruction: 0xf812e00b
    8794:	stmdblt	r9!, {r0, r8, r9, fp, ip}
    8798:	mvnsle	r3, r1, lsl #22
    879c:			; <UNDEFINED> instruction: 0xf083fab3
    87a0:	ldrbmi	r0, [r0, -r0, asr #18]!
    87a4:	andcs	r4, r1, r0, ror r7
    87a8:	andcs	r4, r0, r0, ror r7
    87ac:	svclt	0x00004770
    87b0:	andeq	r7, r1, ip, lsl #13
    87b4:	ldrdeq	r0, [r0], -r8
    87b8:	ldmib	r0, {r4, sl, ip, sp, pc}^
    87bc:	stmibvs	r2, {r0, sl, ip, sp}
    87c0:	svclt	0x00d442a1
    87c4:	ldmdbne	r9, {r0, r3, r4, r6, fp, ip}
    87c8:	vldrle.16	s4, [r9, #-0]	; <UNPREDICTABLE>
    87cc:	and	r4, r1, r3, lsl r6
    87d0:	andsle	r3, r1, r1, lsl #18
    87d4:	blcs	86828 <_zero_@@Base+0x66584>
    87d8:	rscsle	r2, r9, r0, lsl #20
    87dc:	svclt	0x00182901
    87e0:	mrsle	r2, (UNDEF: 6)
    87e4:	stceq	8, cr15, [r1], {19}
    87e8:	andeq	pc, r1, r0, lsr #3
    87ec:			; <UNDEFINED> instruction: 0xf080fab0
    87f0:			; <UNDEFINED> instruction: 0xf85d0940
    87f4:	ldrbmi	r4, [r0, -r4, lsl #22]!
    87f8:			; <UNDEFINED> instruction: 0xf85d2001
    87fc:	ldrbmi	r4, [r0, -r4, lsl #22]!
    8800:	andcs	fp, r1, ip, lsl #30
    8804:			; <UNDEFINED> instruction: 0xf85d2000
    8808:	ldrbmi	r4, [r0, -r4, lsl #22]!
    880c:	mvnsmi	lr, #737280	; 0xb4000
    8810:	stmdavs	r4, {r0, r2, r4, r9, sl, lr}
    8814:	stmdavs	sl, {r1, r2, r9, sl, lr}
    8818:	addsmi	r4, r4, #152, 12	; 0x9800000
    881c:	andcs	sp, r0, #-1073741820	; 0xc0000004
    8820:			; <UNDEFINED> instruction: 0xf7ff460f
    8824:	strmi	pc, [r1], r1, lsr #26
    8828:	eorsle	r2, r7, r0, lsl #16
    882c:	eorle	r2, r7, r1, lsl #16
    8830:	svccc	0x00fff1b0
    8834:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    8838:			; <UNDEFINED> instruction: 0x4628d011
    883c:			; <UNDEFINED> instruction: 0xff30f7ff
    8840:	pop	{r2, r3, r5, sp, lr}
    8844:			; <UNDEFINED> instruction: 0x461a83f8
    8848:	stc2	7, cr15, [ip, #1020]!	; 0x3fc
    884c:			; <UNDEFINED> instruction: 0x46046833
    8850:	strtmi	r6, [r8], -r3
    8854:			; <UNDEFINED> instruction: 0xff24f7ff
    8858:	pop	{r2, r3, r5, sp, lr}
    885c:			; <UNDEFINED> instruction: 0x464283f8
    8860:			; <UNDEFINED> instruction: 0x46384631
    8864:	mrc2	7, 2, pc, cr6, cr15, {7}
    8868:	blx	fece295c <_zero_@@Base+0xfecc26b8>
    886c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    8870:	andvs	r4, r3, r4, lsl #12
    8874:			; <UNDEFINED> instruction: 0xf7ff4628
    8878:	eorvs	pc, ip, r3, lsl pc	; <UNPREDICTABLE>
    887c:	mvnshi	lr, #12386304	; 0xbd0000
    8880:	ldrtmi	r4, [r9], -r2, asr #12
    8884:			; <UNDEFINED> instruction: 0xf7ff4630
    8888:	ldmdavs	r3!, {r0, r2, r6, r9, sl, fp, ip, sp, lr, pc}
    888c:	andvs	r4, r3, r4, lsl #12
    8890:			; <UNDEFINED> instruction: 0xf7ff4628
    8894:	eorvs	pc, ip, r5, lsl #30
    8898:	mvnshi	lr, #12386304	; 0xbd0000
    889c:			; <UNDEFINED> instruction: 0x200168bb
    88a0:	ldrmi	r6, [r8, #2226]	; 0x8b2
    88a4:			; <UNDEFINED> instruction: 0x4698bfb8
    88a8:	svclt	0x00b84590
    88ac:			; <UNDEFINED> instruction: 0x46414690
    88b0:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    88b4:	andeq	pc, r1, #8, 2
    88b8:	strmi	r4, [r4], -r9, asr #12
    88bc:			; <UNDEFINED> instruction: 0xf7f96980
    88c0:	strtmi	lr, [r8], -r4, lsr #16
    88c4:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    88c8:	pop	{r2, r3, r5, sp, lr}
    88cc:	svclt	0x000083f8
    88d0:	svcmi	0x00f0e92d
    88d4:			; <UNDEFINED> instruction: 0xf8df460c
    88d8:			; <UNDEFINED> instruction: 0x4698b570
    88dc:	strbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    88e0:	ldrbtmi	r4, [fp], #1682	; 0x692
    88e4:	strbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    88e8:	bl	134b3c <_zero_@@Base+0x114898>
    88ec:			; <UNDEFINED> instruction: 0xf85b0508
    88f0:	ldrbtmi	r2, [fp], #-1
    88f4:	cfmsub32ls	mvax4, mvfx4, mvfx12, mvfx1
    88f8:	andls	r6, r7, #1769472	; 0x1b0000
    88fc:	addsmi	r6, sp, #1179648	; 0x120000
    8900:	blle	26d14c <_zero_@@Base+0x24cea8>
    8904:	b	ccfc74 <_zero_@@Base+0xcaf9d0>
    8908:	svclt	0x00280323
    890c:	addsne	r4, fp, r3, lsl r6
    8910:	svclt	0x00d842a3
    8914:	cfldr64le	mvdx4, [r6, #-268]	; 0xfffffef4
    8918:	stfnee	f2, [r8], #-0
    891c:	ldc2	7, cr15, [r0, #-1020]	; 0xfffffc04
    8920:			; <UNDEFINED> instruction: 0x3018f8da
    8924:			; <UNDEFINED> instruction: 0xf1082d00
    8928:			; <UNDEFINED> instruction: 0xf10437ff
    892c:	ldrmi	r3, [pc], #-767	; 8934 <__assert_fail@plt+0x6f68>
    8930:	andls	r9, r6, #335544320	; 0x14000000
    8934:			; <UNDEFINED> instruction: 0xa018f8d9
    8938:			; <UNDEFINED> instruction: 0xe018f8d0
    893c:	bl	3a0a04 <_zero_@@Base+0x380760>
    8940:	vmax.u8	d16, d0, d5
    8944:	tstcs	r0, r4, lsr r2
    8948:	blmi	ff386280 <_zero_@@Base+0xff365fdc>
    894c:	blmi	ff346484 <_zero_@@Base+0xff3261e0>
    8950:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    8954:	ldrbmi	r4, [r0], -sp, lsl #12
    8958:	movwls	r4, #17443	; 0x4423
    895c:	movweq	lr, #35750	; 0x8ba6
    8960:	blls	ed574 <_zero_@@Base+0xcd2d0>
    8964:	movwcc	r1, #7067	; 0x1b9b
    8968:	blls	138818 <_zero_@@Base+0x118574>
    896c:	blne	16ef58c <_zero_@@Base+0x16cf2e8>
    8970:	ldrbmi	r4, [r3], #-1448	; 0xfffffa58
    8974:	blne	1eb88ac <_zero_@@Base+0x1e98608>
    8978:	and	r9, r5, r5, lsl #20
    897c:	stmdbgt	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    8980:	blmi	869d0 <_zero_@@Base+0x6672c>
    8984:	tstne	r4, ip, lsl #22	; <UNPREDICTABLE>
    8988:	svclt	0x00284297
    898c:	rscsle	r4, r5, #805306376	; 0x30000008
    8990:	movwcs	pc, #7083	; 0x1bab	; <UNPREDICTABLE>
    8994:	strcc	r2, [r1, #-522]	; 0xfffffdf6
    8998:	blx	8ad0e <_zero_@@Base+0x6aa6a>
    899c:			; <UNDEFINED> instruction: 0x46191213
    89a0:	stmdbcs	r1, {r1, r2, fp, ip, sp, lr, pc}
    89a4:			; <UNDEFINED> instruction: 0xd00245b6
    89a8:			; <UNDEFINED> instruction: 0x0018f8d9
    89ac:	sbcslt	lr, r9, #56885248	; 0x3640000
    89b0:	andne	pc, r0, lr, lsl #17
    89b4:	bls	46f5d8 <_zero_@@Base+0x44f334>
    89b8:	addsmi	r6, sl, #1769472	; 0x1b0000
    89bc:	subhi	pc, r2, #64	; 0x40
    89c0:	pop	{r0, r1, r4, ip, sp, pc}
    89c4:	strbmi	r8, [r4, #-4080]	; 0xfffff010
    89c8:	stmibvs	r1, {r0, r1, r2, r5, r9, sl, lr}
    89cc:			; <UNDEFINED> instruction: 0x4647bfb8
    89d0:	bl	1d65dc <_zero_@@Base+0x1b6338>
    89d4:	ldrsbtne	r7, [pc], #-119
    89d8:	vrshr.s64	d20, d28, #64
    89dc:	blne	ff928f20 <_zero_@@Base+0xff908c7c>
    89e0:			; <UNDEFINED> instruction: 0xf7ff4620
    89e4:			; <UNDEFINED> instruction: 0xf8d9fc1d
    89e8:	strtmi	r1, [r1], #-24	; 0xffffffe8
    89ec:	ldrtmi	r9, [r8], -r9
    89f0:	ldc2	7, cr15, [r6], {255}	; 0xff
    89f4:	ldrbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    89f8:			; <UNDEFINED> instruction: 0xf8da45b8
    89fc:	andls	r1, r8, r8, lsl r0
    8a00:	andls	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    8a04:	smlalbbhi	pc, ip, r0, r2	; <UNPREDICTABLE>
    8a08:	ldrdcc	pc, [r0], -r9
    8a0c:	ldmvs	sl, {r6, r9, sl, lr}^
    8a10:	andcc	r9, r1, #738197504	; 0x2c000000
    8a14:			; <UNDEFINED> instruction: 0xf7ff60da
    8a18:	andls	pc, sl, r3, lsl #24
    8a1c:	ldmibvs	r3, {r0, r3, r9, fp, ip, pc}
    8a20:	stmiblt	r9, {r0, r3, r4, fp, ip, sp, lr}
    8a24:	stmdbcs	r1, {r0, r4, r6, fp, sp, lr}
    8a28:	ldrmi	sp, [r9], #-3342	; 0xfffff2f2
    8a2c:	strmi	r3, [ip], r1, lsl #6
    8a30:	strbmi	lr, [r3, #-1]!
    8a34:	orrsvs	sp, r3, r8
    8a38:	smlatbeq	r3, ip, fp, lr
    8a3c:	movwcc	r6, #4177	; 0x1051
    8a40:	stcmi	8, cr15, [r1], {19}
    8a44:	rscsle	r2, r4, r0, lsl #24
    8a48:	stmibvs	fp, {r3, r8, fp, ip, pc}
    8a4c:	stmiblt	ip, {r2, r3, r4, fp, ip, sp, lr}
    8a50:	stccs	8, cr6, [r1], {76}	; 0x4c
    8a54:	ldrmi	sp, [ip], #-3342	; 0xfffff2f2
    8a58:	strtmi	r3, [r6], r1, lsl #6
    8a5c:	ldrmi	lr, [lr, #1]
    8a60:	bl	febbca88 <_zero_@@Base+0xfeb9c7e4>
    8a64:	orrvs	r0, fp, r3, lsl #8
    8a68:	movwcc	r6, #4172	; 0x104c
    8a6c:	stcmi	8, cr15, [r1], {19}
    8a70:	rscsle	r2, r4, r0, lsl #24
    8a74:	ldrdgt	pc, [ip], -sp	; <UNPREDICTABLE>
    8a78:			; <UNDEFINED> instruction: 0x3018f8dc
    8a7c:	stmiblt	r4!, {r2, r3, r4, fp, ip, sp, lr}
    8a80:	ldrdmi	pc, [r4], -ip
    8a84:	ldcle	12, cr2, [r0, #-4]
    8a88:	movwcc	r4, #5148	; 0x141c
    8a8c:	and	r4, r1, r0, lsr #13
    8a90:	mulle	sl, r8, r5
    8a94:	streq	lr, [r3], #-2984	; 0xfffff458
    8a98:	andscc	pc, r8, ip, asr #17
    8a9c:	andmi	pc, r4, ip, asr #17
    8aa0:			; <UNDEFINED> instruction: 0xf8133301
    8aa4:	stccs	12, cr4, [r0], {1}
    8aa8:	stmibvs	r3, {r1, r4, r5, r6, r7, ip, lr, pc}
    8aac:	stmiblt	ip, {r2, r3, r4, fp, ip, sp, lr}
    8ab0:	stccs	8, cr6, [r1], {68}	; 0x44
    8ab4:	ldrmi	sp, [ip], #-3342	; 0xfffff2f2
    8ab8:	strtmi	r3, [r0], r1, lsl #6
    8abc:	ldrmi	lr, [r8, #1]
    8ac0:	bl	fea3cae8 <_zero_@@Base+0xfea1c844>
    8ac4:	orrvs	r0, r3, r3, lsl #8
    8ac8:	movwcc	r6, #4164	; 0x1044
    8acc:	stcmi	8, cr15, [r1], {19}
    8ad0:	rscsle	r2, r4, r0, lsl #24
    8ad4:	ldrdmi	pc, [r0], -r9
    8ad8:	andsle	r4, r9, r2, lsr #5
    8adc:	ldmdavs	r0, {r0, r1, r4, r7, fp, sp, lr}^
    8ae0:			; <UNDEFINED> instruction: 0xe018f8d2
    8ae4:	stmdacs	r0, {r3, r4, sl, lr}
    8ae8:	vmax.u8	d20, d0, d3
    8aec:	ldrbtmi	r8, [r0], -sp, lsl #3
    8af0:	bl	86b38 <_zero_@@Base+0x66894>
    8af4:	svceq	0x0000f1be
    8af8:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
    8afc:	mul	r4, r6, r6
    8b00:	blcs	86b48 <_zero_@@Base+0x668a4>
    8b04:			; <UNDEFINED> instruction: 0xf0402a00
    8b08:	blcc	68f1c <_zero_@@Base+0x48c78>
    8b0c:			; <UNDEFINED> instruction: 0x4672d1f8
    8b10:			; <UNDEFINED> instruction: 0xf10d68e3
    8b14:			; <UNDEFINED> instruction: 0x46100a3c
    8b18:	movwcc	r9, #9231	; 0x240f
    8b1c:	rscvs	r4, r3, r2, asr r6
    8b20:	ldrls	r2, [r0], #-768	; 0xfffffd00
    8b24:	bleq	1044f60 <_zero_@@Base+0x1024cbc>
    8b28:	mrc2	7, 3, pc, cr0, cr15, {7}
    8b2c:	ldrbmi	r9, [sl], -pc, lsl #24
    8b30:	stmdavs	r4!, {r8, r9, sp}^
    8b34:	ldrdeq	lr, [sl, -sp]
    8b38:			; <UNDEFINED> instruction: 0xf7ff9405
    8b3c:	blls	4484e0 <_zero_@@Base+0x42823c>
    8b40:	movwls	r6, #14427	; 0x385b
    8b44:	ldrdmi	pc, [r0], -r9
    8b48:	movwls	sl, #19212	; 0x4b0c
    8b4c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8b50:	strls	r6, [ip], #-2275	; 0xfffff71d
    8b54:	rscvs	r4, r3, r3, asr #8
    8b58:	adcmi	r9, r0, #983040	; 0xf0000
    8b5c:	adcshi	pc, r0, r0
    8b60:	movwne	lr, #6608	; 0x19d0
    8b64:	strmi	r6, [fp], #-2434	; 0xfffff67e
    8b68:			; <UNDEFINED> instruction: 0xdc032b00
    8b6c:	blcc	80e0c <_zero_@@Base+0x60b68>
    8b70:	adchi	pc, r6, r0
    8b74:	blne	86bc4 <_zero_@@Base+0x66920>
    8b78:	rscsle	r2, r8, r0, lsl #18
    8b7c:	adcmi	r9, r2, #16, 20	; 0x10000
    8b80:	addshi	pc, lr, r0
    8b84:	ldmvs	r1, {r0, r1, r4, r6, fp, sp, lr}
    8b88:			; <UNDEFINED> instruction: 0xc018f8d2
    8b8c:	stmdbcs	r0, {r0, r3, r4, sl, lr}
    8b90:	stcle	6, cr4, [r3], {11}
    8b94:	blcc	810a0 <_zero_@@Base+0x60dfc>
    8b98:	addshi	pc, r2, r0
    8b9c:	blne	86c14 <_zero_@@Base+0x66970>
    8ba0:	rscsle	r2, r8, r0, lsl #18
    8ba4:	stmdbls	r5, {r0, r2, r3, sl, fp, sp, pc}
    8ba8:	blls	edbb0 <_zero_@@Base+0xcd90c>
    8bac:			; <UNDEFINED> instruction: 0xf7ff9405
    8bb0:			; <UNDEFINED> instruction: 0xf8d9fe8f
    8bb4:	stmdals	r8, {lr}
    8bb8:	andsle	r4, r3, r0, lsr #5
    8bbc:	movwne	lr, #6608	; 0x19d0
    8bc0:	strmi	r6, [fp], #-2434	; 0xfffff67e
    8bc4:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    8bc8:			; <UNDEFINED> instruction: 0xf8128122
    8bcc:			; <UNDEFINED> instruction: 0xf1bccb01
    8bd0:	cmnle	sp, r0, lsl #30
    8bd4:	and	r4, r3, ip, lsl #13
    8bd8:	blne	86c28 <_zero_@@Base+0x66984>
    8bdc:	cmnle	r6, r0, lsl #18
    8be0:	mvnsle	r3, r1, lsl #22
    8be4:			; <UNDEFINED> instruction: 0xf10d68e3
    8be8:	strls	r0, [lr], #-2360	; 0xfffff6c8
    8bec:	rscvs	r3, r3, r1, lsl #6
    8bf0:	tstcs	r0, r8, ror #24
    8bf4:	blx	fe946bfa <_zero_@@Base+0xfe926956>
    8bf8:	eorsvs	r4, r0, r3, lsl #12
    8bfc:	svceq	0x0000f1b8
    8c00:	sbchi	pc, r2, r0
    8c04:	strcs	r9, [r0], #-2318	; 0xfffff6f2
    8c08:			; <UNDEFINED> instruction: 0x463b4618
    8c0c:	stmdavs	r9, {r1, r3, r7, r8, fp, sp, lr}^
    8c10:			; <UNDEFINED> instruction: 0xf7ff9400
    8c14:	stmdbls	lr, {r0, r1, r3, r4, r7, r9, fp, ip, sp, lr, pc}
    8c18:			; <UNDEFINED> instruction: 0x46236830
    8c1c:	stmdavs	r9, {r1, r3, r7, r8, fp, sp, lr}^
    8c20:			; <UNDEFINED> instruction: 0xf7ff9400
    8c24:	ldmdals	r0, {r0, r1, r4, r7, r9, fp, ip, sp, lr, pc}
    8c28:	ldrtmi	r9, [fp], -pc, lsl #24
    8c2c:	stmdavs	r5, {r0, r2, r3, r8, fp, ip, pc}
    8c30:	stmibvs	sl, {r2, r5, fp, sp, lr}
    8c34:	stmdavs	r9, {r2, r5, r6, r8, r9, fp, ip}^
    8c38:	svclt	0x00186830
    8c3c:	strls	r2, [r0], #-1025	; 0xfffffbff
    8c40:	blx	fe146c44 <_zero_@@Base+0xfe1269a0>
    8c44:			; <UNDEFINED> instruction: 0xf7ffa809
    8c48:	stmdage	r8, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    8c4c:	stc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
    8c50:			; <UNDEFINED> instruction: 0xf7ffa80b
    8c54:	stmdals	r4, {r0, r2, r5, r8, sl, fp, ip, sp, lr, pc}
    8c58:	stc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
    8c5c:			; <UNDEFINED> instruction: 0xf7ffa80a
    8c60:	stmdals	r5, {r0, r1, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}
    8c64:	ldc2	7, cr15, [ip, #-1020]	; 0xfffffc04
    8c68:			; <UNDEFINED> instruction: 0xf7ff4648
    8c6c:			; <UNDEFINED> instruction: 0x4650fd19
    8c70:	ldc2	7, cr15, [r6, #-1020]	; 0xfffffc04
    8c74:			; <UNDEFINED> instruction: 0xf7ff4658
    8c78:			; <UNDEFINED> instruction: 0xe69bfd13
    8c7c:			; <UNDEFINED> instruction: 0x46204b75
    8c80:	andls	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    8c84:	ldrdcs	pc, [r0], -r9
    8c88:	andls	r6, r9, #13828096	; 0xd30000
    8c8c:	sbcsvs	r3, r3, r1, lsl #6
    8c90:	blx	ff1c6c94 <_zero_@@Base+0xff1a69f0>
    8c94:			; <UNDEFINED> instruction: 0xf8da45b8
    8c98:	andls	r1, r8, r8, lsl r0
    8c9c:	mrcge	6, 5, APSR_nzcv, cr4, cr15, {7}
    8ca0:	stmdaeq	r7, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    8ca4:			; <UNDEFINED> instruction: 0xf7ff4640
    8ca8:			; <UNDEFINED> instruction: 0xf8dafabb
    8cac:	strbmi	r1, [r1], #-24	; 0xffffffe8
    8cb0:	ldrtmi	r9, [r8], -fp
    8cb4:	blx	fed46cb8 <_zero_@@Base+0xfed26a14>
    8cb8:	strt	r9, [pc], sl
    8cbc:	svcge	0x005ef47f
    8cc0:	bge	363054 <_zero_@@Base+0x342db0>
    8cc4:	movwcc	r9, #5133	; 0x140d
    8cc8:	rscvs	r9, r3, r5, lsl #4
    8ccc:			; <UNDEFINED> instruction: 0x4661e773
    8cd0:	adcmi	r9, r3, #10240	; 0x2800
    8cd4:	addle	r9, r5, r3, lsl #6
    8cd8:			; <UNDEFINED> instruction: 0xf8d3685a
    8cdc:	ldmvs	fp, {r3, r4, sp, lr, pc}
    8ce0:	bl	ad500 <_zero_@@Base+0x8d25c>
    8ce4:			; <UNDEFINED> instruction: 0xf1bc0c03
    8ce8:	vpmax.f32	d16, d0, d0
    8cec:			; <UNDEFINED> instruction: 0xf81e8093
    8cf0:			; <UNDEFINED> instruction: 0xf1b99b01
    8cf4:	cmnle	lr, r0, lsl #30
    8cf8:			; <UNDEFINED> instruction: 0xf8dd9a03
    8cfc:	and	r9, r3, r8, lsl r0
    8d00:	blcc	86d80 <_zero_@@Base+0x66adc>
    8d04:	cmnle	r3, r0, lsl #22
    8d08:	stfeqd	f7, [r1], {188}	; 0xbc
    8d0c:			; <UNDEFINED> instruction: 0xe769d1f8
    8d10:	strmi	r4, [r4, #1650]!	; 0x672
    8d14:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {1}
    8d18:	ldrdhi	lr, [r1], -ip
    8d1c:			; <UNDEFINED> instruction: 0x3018f8dc
    8d20:			; <UNDEFINED> instruction: 0xf1b84480
    8d24:	stcle	15, cr0, [r3], {-0}
    8d28:			; <UNDEFINED> instruction: 0xf1b8e044
    8d2c:	rsbsle	r0, r7, r1, lsl #16
    8d30:	bleq	86d84 <_zero_@@Base+0x66ae0>
    8d34:	rscsle	r2, r8, r0, lsl #16
    8d38:			; <UNDEFINED> instruction: 0xf10d68e3
    8d3c:			; <UNDEFINED> instruction: 0x46100a3c
    8d40:	movwcc	r9, #9231	; 0x240f
    8d44:	rscvs	r4, r3, r2, asr r6
    8d48:	ldrls	r2, [r0], #-768	; 0xfffffd00
    8d4c:	ldc2l	7, cr15, [lr, #-1020]	; 0xfffffc04
    8d50:			; <UNDEFINED> instruction: 0xf10d9c0f
    8d54:	movwcs	r0, #2880	; 0xb40
    8d58:	ldrdeq	lr, [sl, -sp]
    8d5c:	stmdavs	r4!, {r1, r3, r4, r6, r9, sl, lr}^
    8d60:			; <UNDEFINED> instruction: 0xf7ff9405
    8d64:	blls	4482b8 <_zero_@@Base+0x428014>
    8d68:	movwls	r6, #14427	; 0x385b
    8d6c:	stcge	8, cr9, [ip], {9}
    8d70:			; <UNDEFINED> instruction: 0xf04f9a0b
    8d74:	strls	r0, [r4], #-2048	; 0xfffff800
    8d78:	ldmdavs	r3, {r0, r6, fp, sp, lr}^
    8d7c:			; <UNDEFINED> instruction: 0xf7ff9400
    8d80:			; <UNDEFINED> instruction: 0xf8d9fda7
    8d84:	strbt	r4, [r7], r0
    8d88:	rsbseq	r9, fp, ip, lsl #18
    8d8c:	stmdavs	r9, {r1, r3, r7, r8, fp, sp, lr}^
    8d90:	andhi	pc, r0, sp, asr #17
    8d94:			; <UNDEFINED> instruction: 0xf9daf7ff
    8d98:	ldrtmi	r9, [fp], -ip, lsl #18
    8d9c:	stmibvs	sl, {r4, r5, fp, sp, lr}
    8da0:			; <UNDEFINED> instruction: 0xf8cd6849
    8da4:			; <UNDEFINED> instruction: 0xf7ff8000
    8da8:	ldmdavs	r3!, {r0, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    8dac:	ldrtmi	lr, [r6], sl, lsr #14
    8db0:	ldrb	r2, [sp, #256]!	; 0x100
    8db4:			; <UNDEFINED> instruction: 0xf10d68e3
    8db8:			; <UNDEFINED> instruction: 0x46100a3c
    8dbc:	movwcc	r9, #9231	; 0x240f
    8dc0:	rscvs	r4, r3, r2, asr r6
    8dc4:	ldrls	r2, [r0], #-768	; 0xfffffd00
    8dc8:	stc2	7, cr15, [r0, #-1020]!	; 0xfffffc04
    8dcc:			; <UNDEFINED> instruction: 0xf10d9c0f
    8dd0:	movwcs	r0, #2880	; 0xb40
    8dd4:	ldrdeq	lr, [sl, -sp]
    8dd8:	stmdavs	r4!, {r1, r3, r4, r6, r9, sl, lr}^
    8ddc:			; <UNDEFINED> instruction: 0xf7ff9405
    8de0:	blls	44823c <_zero_@@Base+0x427f98>
    8de4:	movwls	r6, #14427	; 0x385b
    8de8:	svceq	0x0000f1b8
    8dec:			; <UNDEFINED> instruction: 0xe6a9d1be
    8df0:			; <UNDEFINED> instruction: 0xf8cd9203
    8df4:			; <UNDEFINED> instruction: 0xf10d9018
    8df8:	blls	18b2e0 <_zero_@@Base+0x16b03c>
    8dfc:			; <UNDEFINED> instruction: 0xf8cd9a03
    8e00:			; <UNDEFINED> instruction: 0xf7ff9000
    8e04:	ldrbt	pc, [r3], r5, ror #26	; <UNPREDICTABLE>
    8e08:	mcrge	4, 4, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    8e0c:			; <UNDEFINED> instruction: 0xf43fe781
    8e10:	ldrb	sl, [sp, -r9, ror #29]
    8e14:	mcrge	4, 7, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    8e18:			; <UNDEFINED> instruction: 0xf43fe7ed
    8e1c:			; <UNDEFINED> instruction: 0xe6c1af51
    8e20:			; <UNDEFINED> instruction: 0xf10d68e3
    8e24:			; <UNDEFINED> instruction: 0xf10d0a3c
    8e28:	ldrmi	r0, [r0], -r0, asr #22
    8e2c:	ldrbmi	r3, [r2], -r2, lsl #6
    8e30:	strbmi	r6, [r3], -r3, ror #1
    8e34:	ldrls	r9, [r0], #-1039	; 0xfffffbf1
    8e38:	stc2l	7, cr15, [r8], #1020	; 0x3fc
    8e3c:	strbmi	r9, [r3], -pc, lsl #24
    8e40:			; <UNDEFINED> instruction: 0xe676465a
    8e44:	stcl	7, cr15, [r6], #992	; 0x3e0
    8e48:	andeq	r7, r1, lr, lsl r5
    8e4c:	andeq	r0, r0, r4, lsl r1
    8e50:	andeq	r7, r1, r6, ror #16
    8e54:	ldrdeq	r0, [r0], -r8
    8e58:	mvnsmi	lr, sp, lsr #18
    8e5c:	stmdavs	r4, {r1, r2, r4, r9, sl, lr}
    8e60:	stmdavs	sl, {r0, r1, r2, r9, sl, lr}
    8e64:	addsmi	r4, r4, #30408704	; 0x1d00000
    8e68:	andcs	sp, r0, #17
    8e6c:			; <UNDEFINED> instruction: 0xf7ff4688
    8e70:			; <UNDEFINED> instruction: 0x4604f9fb
    8e74:	stmdacs	r1, {r4, r5, r8, r9, ip, sp, pc}
    8e78:	mcrrne	0, 3, sp, r4, cr13
    8e7c:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
    8e80:			; <UNDEFINED> instruction: 0x4630d011
    8e84:	stc2	7, cr15, [ip], {255}	; 0xff
    8e88:	pop	{r0, r2, r4, r5, sp, lr}
    8e8c:			; <UNDEFINED> instruction: 0x461a81f0
    8e90:	blx	fe246e94 <_zero_@@Base+0xfe226bf0>
    8e94:			; <UNDEFINED> instruction: 0x4605683b
    8e98:	ldrtmi	r6, [r0], -r3
    8e9c:	stc2	7, cr15, [r0], {255}	; 0xff
    8ea0:	pop	{r0, r2, r4, r5, sp, lr}
    8ea4:			; <UNDEFINED> instruction: 0x462a81f0
    8ea8:			; <UNDEFINED> instruction: 0x46404639
    8eac:	blx	cc6eb2 <_zero_@@Base+0xca6c0e>
    8eb0:	ldrdcc	pc, [r0], -r8
    8eb4:	andvs	r4, r3, r5, lsl #12
    8eb8:			; <UNDEFINED> instruction: 0xf7ff4630
    8ebc:	ldrshtvs	pc, [r5], -r1	; <UNPREDICTABLE>
    8ec0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8ec4:	ldrdcs	pc, [r8], -r8
    8ec8:	ldmvs	pc!, {r0, sp}	; <UNPREDICTABLE>
    8ecc:	svclt	0x00b84295
    8ed0:	adcmi	r4, pc, #22020096	; 0x1500000
    8ed4:			; <UNDEFINED> instruction: 0x462fbfb8
    8ed8:			; <UNDEFINED> instruction: 0xf7ff4639
    8edc:			; <UNDEFINED> instruction: 0x1c7afa31
    8ee0:	strmi	r4, [r5], -r1, lsr #12
    8ee4:			; <UNDEFINED> instruction: 0xf7f86980
    8ee8:			; <UNDEFINED> instruction: 0x4630ed10
    8eec:	blx	ff646ef2 <_zero_@@Base+0xff626c4e>
    8ef0:	pop	{r0, r2, r4, r5, sp, lr}
    8ef4:			; <UNDEFINED> instruction: 0x462a81f0
    8ef8:	ldrtmi	r4, [r8], -r1, asr #12
    8efc:	blx	2c6f02 <_zero_@@Base+0x2a6c5e>
    8f00:			; <UNDEFINED> instruction: 0x4605683b
    8f04:	ldrtmi	r6, [r0], -r3
    8f08:	blx	ff2c6f0e <_zero_@@Base+0xff2a6c6a>
    8f0c:	pop	{r0, r2, r4, r5, sp, lr}
    8f10:	svclt	0x000081f0
    8f14:	svcmi	0x00f0e92d
    8f18:			; <UNDEFINED> instruction: 0xf8df460f
    8f1c:	addlt	r8, r7, r0, ror #1
    8f20:			; <UNDEFINED> instruction: 0x46924937
    8f24:	ldmvs	lr!, {r3, r4, r5, r6, r7, sl, lr}
    8f28:	ldrtmi	r6, [sl], -r4, lsl #17
    8f2c:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    8f30:			; <UNDEFINED> instruction: 0x4635429e
    8f34:	bleq	1c3b4c <_zero_@@Base+0x1a38a8>
    8f38:			; <UNDEFINED> instruction: 0x461dbfb8
    8f3c:	smlatbls	r3, r5, r2, r4
    8f40:	stmdavs	r1, {r0, r7, r9, sl, lr}^
    8f44:			; <UNDEFINED> instruction: 0x4625bfb8
    8f48:	ldrbmi	r6, [sp, #-2171]	; 0xfffff785
    8f4c:	stmdbls	r3, {r2, r3, sl, lr}
    8f50:	blge	119fd0 <_zero_@@Base+0xf9d2c>
    8f54:	ldrbmi	fp, [sp], -r8, lsr #31
    8f58:	ldrdgt	pc, [r0], -r1
    8f5c:	movwls	r4, #1569	; 0x621
    8f60:	ldrtmi	r4, [r4], #-1587	; 0xfffff9cd
    8f64:	andsgt	pc, r4, sp, asr #17
    8f68:	ldc2	7, cr15, [r2], #1020	; 0x3fc
    8f6c:	strcc	r9, [r1], #-2308	; 0xfffff6fc
    8f70:	ldrdcc	pc, [r0], -r9
    8f74:	streq	lr, [fp], #-2980	; 0xfffff45c
    8f78:	stmdbvs	sl, {r3, r4, r5, fp, sp, lr}^
    8f7c:	addvs	r1, sp, fp, lsl sl
    8f80:	movwcs	fp, #7960	; 0x1f18
    8f84:	stmib	r1, {r1, r3, r7, r8, sp, lr}^
    8f88:	ldmdavc	r3, {sl, ip, sp}
    8f8c:			; <UNDEFINED> instruction: 0x2c01b983
    8f90:	bl	c03d0 <_zero_@@Base+0xa012c>
    8f94:	mrrcne	11, 0, r0, r3, cr4
    8f98:	ldrbmi	lr, [fp, #-1]
    8f9c:	bl	feafcfc4 <_zero_@@Base+0xfeadcd20>
    8fa0:	orrvs	r0, fp, r3
    8fa4:	ldrmi	r6, [sl], -r8, asr #32
    8fa8:	movwcc	r7, #6168	; 0x1818
    8fac:	rscsle	r2, r4, r0, lsl #16
    8fb0:			; <UNDEFINED> instruction: 0xf8584b14
    8fb4:	ldmdavs	fp, {r0, r1, ip, sp}
    8fb8:	mulsle	r9, r9, r2
    8fbc:	ldrmi	r6, [sp], #-2123	; 0xfffff7b5
    8fc0:	stcle	13, cr2, [r2], {-0}
    8fc4:	stccc	0, cr14, [r1, #-76]	; 0xffffffb4
    8fc8:			; <UNDEFINED> instruction: 0xf812d012
    8fcc:	blcs	17bd8 <_IO_stdin_used@@Base+0xd474>
    8fd0:			; <UNDEFINED> instruction: 0x4650d0f9
    8fd4:	blx	1946fda <_zero_@@Base+0x1926d36>
    8fd8:	bls	16fbf0 <_zero_@@Base+0x14f94c>
    8fdc:	andcc	pc, r0, sl, asr #17
    8fe0:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    8fe4:			; <UNDEFINED> instruction: 0xd106429a
    8fe8:	pop	{r0, r1, r2, ip, sp, pc}
    8fec:	ldrshle	r8, [r0, #240]!	; 0xf0
    8ff0:	andvs	r2, fp, r0, lsl #6
    8ff4:			; <UNDEFINED> instruction: 0xf7f8e7ed
    8ff8:	svclt	0x0000ec0e
    8ffc:	ldrdeq	r6, [r1], -ip
    9000:	andeq	r0, r0, r4, lsl r1
    9004:	ldrdeq	r0, [r0], -r8
    9008:	svcmi	0x00f0e92d
    900c:			; <UNDEFINED> instruction: 0xf8dfb08d
    9010:			; <UNDEFINED> instruction: 0xf8df4440
    9014:	ldrbtmi	r5, [ip], #-1088	; 0xfffffbc0
    9018:	strls	r5, [r4], #-2404	; 0xfffff69c
    901c:	adcmi	r6, r1, #36, 16	; 0x240000
    9020:	ldmib	r1, {r0, r2, r4, ip, lr, pc}^
    9024:	ldrmi	r5, [pc], -r1, lsl #8
    9028:	smlabteq	r1, sp, r9, lr
    902c:	andls	r1, r6, #40, 18	; 0xa0000
    9030:	stmibvs	lr, {fp, sp}
    9034:	vmax.u8	d20, d0, d3
    9038:			; <UNDEFINED> instruction: 0x46328192
    903c:	blne	8708c <_zero_@@Base+0x66de8>
    9040:	orr	fp, lr, r9, lsl r1
    9044:	blne	87094 <_zero_@@Base+0x66df0>
    9048:	blcc	77514 <_zero_@@Base+0x57270>
    904c:			; <UNDEFINED> instruction: 0xf04fd1fa
    9050:	strdlt	r3, [sp], -pc	; <UNPREDICTABLE>
    9054:	svchi	0x00f0e8bd
    9058:			; <UNDEFINED> instruction: 0x2c009b01
    905c:	stccs	15, cr11, [r1, #-32]	; 0xffffffe0
    9060:	ldrdlt	pc, [r4], -r3
    9064:	stmdacc	r1, {r0, r1, r2, r3, ip, lr, pc}
    9068:	cmnlt	ip, r1, lsr r8
    906c:	mcrne	12, 2, r5, cr11, cr2, {1}
    9070:	blne	2375c0 <_zero_@@Base+0x21731c>
    9074:	and	r1, r2, r1, ror #20
    9078:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    907c:	addmi	fp, r3, #557056	; 0x88000
    9080:	streq	lr, [r1], #-2819	; 0xfffff4fd
    9084:	strcs	sp, [r0], #-504	; 0xfffffe08
    9088:	bl	2efc94 <_zero_@@Base+0x2cf9f0>
    908c:	ldmvs	lr, {r2, r9, fp}
    9090:	bl	18fd64 <_zero_@@Base+0x16fac0>
    9094:	addsmi	r0, pc, #46137344	; 0x2c00000
    9098:	stmdaeq	r2, {r0, r2, r8, ip, sp, lr, pc}
    909c:	bne	ffef8fd4 <_zero_@@Base+0xffed8d30>
    90a0:	movwls	r2, #33536	; 0x8300
    90a4:	ldrmi	r9, [r8], #2824	; 0xb08
    90a8:			; <UNDEFINED> instruction: 0xf7f84640
    90ac:	andls	lr, r3, sl, ror #23
    90b0:			; <UNDEFINED> instruction: 0xf0002800
    90b4:	strbmi	r8, [r2], -r9, asr #2
    90b8:	ldrdhi	pc, [ip], -sp
    90bc:	strbmi	r2, [r0], -r0, lsl #2
    90c0:	stc	7, cr15, [r2], #-992	; 0xfffffc20
    90c4:	strtmi	r9, [sl], -r1, lsl #22
    90c8:			; <UNDEFINED> instruction: 0x46436999
    90cc:			; <UNDEFINED> instruction: 0xf7f81c58
    90d0:	blls	c3f18 <_zero_@@Base+0xa3c74>
    90d4:	ldrmi	r6, [ip], #-2139	; 0xfffff7a5
    90d8:	strtmi	r1, [r8], -r5, ror #24
    90dc:	bl	ff4470c4 <_zero_@@Base+0xff426e20>
    90e0:	stmdacs	r0, {r0, r2, ip, pc}
    90e4:	msrhi	CPSR_fsc, r0
    90e8:			; <UNDEFINED> instruction: 0x8014f8dd
    90ec:	blls	9a97c <_zero_@@Base+0x7a6d8>
    90f0:	ldmibvs	r9, {r6, r9, sl, lr}
    90f4:	bl	1f470dc <_zero_@@Base+0x1f26e38>
    90f8:			; <UNDEFINED> instruction: 0xf8082300
    90fc:	strbmi	r3, [r2], -r4
    9100:	mulcc	r0, r8, r8
    9104:			; <UNDEFINED> instruction: 0xf0402b00
    9108:	ldfnep	f0, [r3], {154}	; 0x9a
    910c:	strbmi	lr, [ip], -r0
    9110:			; <UNDEFINED> instruction: 0x4698781a
    9114:	ldmibcc	pc!, {r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    9118:	bcs	15d24 <_IO_stdin_used@@Base+0xb5c0>
    911c:	bl	2bd500 <_zero_@@Base+0x29d25c>
    9120:	ldclne	3, cr0, [sp], #-28	; 0xffffffe4
    9124:	movwls	r4, #38219	; 0x954b
    9128:			; <UNDEFINED> instruction: 0x4639d253
    912c:			; <UNDEFINED> instruction: 0xf7ff2001
    9130:	strtmi	pc, [sl], -r7, lsl #18
    9134:	strmi	r2, [r7], -r0, lsl #2
    9138:			; <UNDEFINED> instruction: 0xf7f86980
    913c:	strtmi	lr, [r0], -r6, ror #23
    9140:	bl	fe7c7128 <_zero_@@Base+0xfe7a6e84>
    9144:	stmdacs	r0, {r0, r1, r2, ip, pc}
    9148:	cmnhi	r6, r0	; <UNPREDICTABLE>
    914c:	stmdbls	r4, {r0, r8, r9, fp, ip, pc}
    9150:	blls	a31c0 <_zero_@@Base+0x82f1c>
    9154:	ldmdavs	fp, {r0, r3, fp, sp, lr}
    9158:	ldmibvs	fp!, {r1, r4, r6, r7, r9, fp, ip}
    915c:	andcs	fp, r1, #24, 30	; 0x60
    9160:	ldrhtvs	r4, [sl], -r9
    9164:	ldmib	r7, {r0, r1, r2, r3, ip, lr, pc}^
    9168:	strmi	r2, [sl], #-257	; 0xfffffeff
    916c:	vpmax.u8	d18, d0, d0
    9170:	ldrmi	r8, [r9], -fp, ror #2
    9174:	bleq	871c0 <_zero_@@Base+0x66f1c>
    9178:	ands	fp, r8, r8, lsl r1
    917c:	bleq	871c8 <_zero_@@Base+0x66f24>
    9180:	bcc	77628 <_zero_@@Base+0x57384>
    9184:	andcs	sp, r0, #-2147483586	; 0x8000003e
    9188:	ldmdavc	sl, {r1, r3, r4, r5, sp, lr}
    918c:	ldmdavs	sl!, {r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    9190:	vstrle	s4, [ip, #-4]
    9194:	movwcc	r4, #5146	; 0x141a
    9198:	addsmi	lr, sl, #1
    919c:			; <UNDEFINED> instruction: 0x61bbd007
    91a0:	ldrsbtvs	r1, [r8], #-160	; 0xffffff60
    91a4:			; <UNDEFINED> instruction: 0xf8133301
    91a8:	stmdbcs	r0, {r0, sl, fp, ip}
    91ac:	stcls	0, cr13, [r6], {245}	; 0xf5
    91b0:			; <UNDEFINED> instruction: 0xf7ff4620
    91b4:	stmdals	r7, {r0, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    91b8:			; <UNDEFINED> instruction: 0xf7f86027
    91bc:	stmdals	r3, {r1, r2, r8, r9, fp, sp, lr, pc}
    91c0:	bl	c71a8 <_zero_@@Base+0xa6f04>
    91c4:			; <UNDEFINED> instruction: 0xf7f89805
    91c8:	andcs	lr, r0, r0, lsl #22
    91cc:	pop	{r0, r2, r3, ip, sp, pc}
    91d0:	strbmi	r8, [sl, #4080]	; 0xff0
    91d4:	andcs	fp, r1, r8, lsr pc
    91d8:	addshi	pc, ip, r0, lsl #1
    91dc:			; <UNDEFINED> instruction: 0xf7ff4639
    91e0:	strtmi	pc, [sl], -pc, lsr #17
    91e4:	strmi	r2, [r7], -r0, lsl #2
    91e8:			; <UNDEFINED> instruction: 0xf7f86980
    91ec:	strtmi	lr, [r0], -lr, lsl #23
    91f0:	bl	11c71d8 <_zero_@@Base+0x11a6f34>
    91f4:	stmdacs	r0, {r0, r1, r2, ip, pc}
    91f8:	tsthi	fp, r0	; <UNPREDICTABLE>
    91fc:	mulpl	r0, r8, r8
    9200:	stclne	0, cr2, [r9], #-40	; 0xffffffd8
    9204:			; <UNDEFINED> instruction: 0xf928f001
    9208:	strmi	r2, [r2], -r1, lsl #16
    920c:	addhi	pc, r7, r0, asr #32
    9210:	strbmi	r6, [sl, #2490]	; 0x9ba
    9214:	bl	fea78efc <_zero_@@Base+0xfea58c58>
    9218:			; <UNDEFINED> instruction: 0xf8dd030a
    921c:	strls	sl, [sl, -ip]
    9220:	bleq	45364 <_zero_@@Base+0x250c0>
    9224:	svclt	0x00384611
    9228:	blls	24f578 <_zero_@@Base+0x22f2d4>
    922c:	sasxmi	fp, r1, r8
    9230:	eorls	pc, r0, sp, asr #17
    9234:	movweq	lr, #39843	; 0x9ba3
    9238:	strtmi	r4, [r9], lr, lsl #12
    923c:	sbcmi	pc, sp, #76, 12	; 0x4c00000
    9240:			; <UNDEFINED> instruction: 0xf6cc461f
    9244:	strls	r4, [r9], #-716	; 0xfffffd34
    9248:			; <UNDEFINED> instruction: 0xf89a920b
    924c:	movwcs	r1, #40960	; 0xa000
    9250:	svcpl	0x0001f81a
    9254:	bleq	85688 <_zero_@@Base+0x653e4>
    9258:	blx	4da786 <_zero_@@Base+0x4ba4e2>
    925c:	svclt	0x00085501
    9260:	andle	r2, r4, r9, lsl #8
    9264:	strtmi	r4, [r8], -r9, asr #12
    9268:			; <UNDEFINED> instruction: 0xf8f6f001
    926c:	blx	11aa86 <_zero_@@Base+0xfa7e2>
    9270:			; <UNDEFINED> instruction: 0xf89af309
    9274:			; <UNDEFINED> instruction: 0xf898c001
    9278:	andcs	r0, sl, #1
    927c:	blx	10fe2a <_zero_@@Base+0xefb86>
    9280:	blx	c8a8a <_zero_@@Base+0xa87e6>
    9284:	strmi	ip, [lr, #257]	; 0x101
    9288:	bl	fea7f6bc <_zero_@@Base+0xfea5f418>
    928c:	bl	feb89ea0 <_zero_@@Base+0xfeb69bfc>
    9290:	ldrmi	r0, [sp], #-0
    9294:	blx	90c2a <_zero_@@Base+0x70986>
    9298:	strmi	ip, [r4, #3077]	; 0xc05
    929c:	stccc	15, cr11, [r2], {52}	; 0x34
    92a0:	ldmdblt	r4!, {r2, r3, r4, r9, sl, lr}
    92a4:			; <UNDEFINED> instruction: 0xf806455f
    92a8:	teqle	r1, #1024	; 0x400
    92ac:	mulls	r0, r8, r8
    92b0:			; <UNDEFINED> instruction: 0xf8dde7cb
    92b4:			; <UNDEFINED> instruction: 0xf04f901c
    92b8:	stflss	f0, [r8, #-0]
    92bc:	strbmi	r4, [r0], -r2, lsr #12
    92c0:			; <UNDEFINED> instruction: 0xf803464b
    92c4:	strtmi	r1, [r9], -r1, lsl #22
    92c8:			; <UNDEFINED> instruction: 0xff0cf7fe
    92cc:	ldmdbne	r9, {r0, r1, r3, r6, r9, sl, lr}^
    92d0:	biclt	r9, r3, r9, lsl #22
    92d4:	andcs	r9, r0, #8, 22	; 0x2000
    92d8:	vmlaeq.f64	d14, d10, d3
    92dc:	bl	fe86ff08 <_zero_@@Base+0xfe84fc64>
    92e0:	ldrbtmi	r0, [r0], -r3, lsl #24
    92e4:	stccc	8, cr15, [r1, #-64]	; 0xffffffc0
    92e8:	stmdbpl	r1, {r0, r4, fp, ip, sp, lr, pc}
    92ec:	bne	fe6d0060 <_zero_@@Base+0xfe6afdbc>
    92f0:	andeq	pc, r0, #79	; 0x4f
    92f4:	movwcc	fp, #44872	; 0xaf48
    92f8:	svclt	0x00487003
    92fc:	strbmi	r2, [r1, #-513]!	; 0xfffffdff
    9300:	bcs	3dac8 <_zero_@@Base+0x1d824>
    9304:	ldrbmi	sp, [pc, #-362]	; 91a2 <__assert_fail@plt+0x77d6>
    9308:			; <UNDEFINED> instruction: 0xf806b2e4
    930c:	sbcle	r4, sp, #1024	; 0x400
    9310:	ldr	r9, [fp, -sl, lsl #30]
    9314:	bl	fe95a470 <_zero_@@Base+0xfe93a1cc>
    9318:	blne	ffa0a744 <_zero_@@Base+0xff9ea4a0>
    931c:	stmdals	r3, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    9320:	stcls	12, cr1, [r8, #-452]	; 0xfffffe3c
    9324:			; <UNDEFINED> instruction: 0x46164459
    9328:	strtmi	r4, [r9], #-1539	; 0xfffff9fd
    932c:	mrc2	7, 6, pc, cr10, cr14, {7}
    9330:	ldrtmi	r4, [r2], -r3, asr #12
    9334:	strbmi	r4, [r0], -r9, asr #12
    9338:	mrc2	7, 6, pc, cr4, cr14, {7}
    933c:	mulpl	r0, r8, r8
    9340:			; <UNDEFINED> instruction: 0xf7fee766
    9344:	strb	pc, [pc], r1, lsl #20	; <UNPREDICTABLE>
    9348:			; <UNDEFINED> instruction: 0xf9fef7fe
    934c:	ldmdavs	sp, {r0, r8, r9, fp, ip, pc}^
    9350:	ldrmi	r6, [sp], #-2203	; 0xfffff765
    9354:			; <UNDEFINED> instruction: 0xf1059b08
    9358:	ldrmi	r0, [r8], #2050	; 0x802
    935c:			; <UNDEFINED> instruction: 0xf43fe6ab
    9360:	blls	74d40 <_zero_@@Base+0x54a9c>
    9364:	svclt	0x00082c00
    9368:			; <UNDEFINED> instruction: 0xf8d32d01
    936c:			; <UNDEFINED> instruction: 0xf47fb004
    9370:	ldmdavc	r3!, {r1, r3, r4, r5, r6, r9, sl, fp, sp, pc}
    9374:			; <UNDEFINED> instruction: 0xf47f2b01
    9378:	ldrbmi	sl, [r8], -r6, lsl #29
    937c:			; <UNDEFINED> instruction: 0xf7fe4639
    9380:	stcls	15, cr15, [r1, #-892]	; 0xfffffc84
    9384:	ldrtmi	r9, [sl], -r2, lsl #28
    9388:	stmdavs	fp!, {r8, sp}
    938c:	ldmdavs	r0!, {r7, r9, sl, lr}
    9390:			; <UNDEFINED> instruction: 0x4018f8d8
    9394:	stmdavs	r8!, {r0, r1, r3, r4, r9, fp, ip}^
    9398:	movwcs	fp, #7960	; 0x1f18
    939c:			; <UNDEFINED> instruction: 0xf8c84420
    93a0:			; <UNDEFINED> instruction: 0xf7f83000
    93a4:	stmdavs	fp!, {r1, r4, r5, r7, r9, fp, sp, lr, pc}^
    93a8:	stmibvs	r9!, {r1, r3, r5, r7, fp, sp, lr}
    93ac:	svclt	0x00d44297
    93b0:	ldmne	sl, {r1, r3, r4, r6, r7, r8, fp, ip}
    93b4:			; <UNDEFINED> instruction: 0x0018f8d8
    93b8:			; <UNDEFINED> instruction: 0xf7f89501
    93bc:			; <UNDEFINED> instruction: 0xf8ddea1a
    93c0:			; <UNDEFINED> instruction: 0x46489018
    93c4:			; <UNDEFINED> instruction: 0xf96cf7ff
    93c8:	ldmvs	r4!, {r0, r8, fp, ip, pc}
    93cc:			; <UNDEFINED> instruction: 0xf8d16875
    93d0:	ldmibvs	r6!, {r2, ip, sp, pc}
    93d4:			; <UNDEFINED> instruction: 0xf8c91928
    93d8:	strb	r8, [r4], -r0
    93dc:			; <UNDEFINED> instruction: 0x3c019b08
    93e0:	rsclt	r1, r4, #1440	; 0x5a0
    93e4:	blcs	1a4f4 <_IO_stdin_used@@Base+0xfd90>
    93e8:	svcge	0x005cf43f
    93ec:	ldrbcc	pc, [pc, #264]!	; 94fc <__assert_fail@plt+0x7b30>	; <UNPREDICTABLE>
    93f0:			; <UNDEFINED> instruction: 0xf81e2100
    93f4:			; <UNDEFINED> instruction: 0xf8123d01
    93f8:	strmi	r0, [r3], #-2305	; 0xfffff6ff
    93fc:	tstcs	r0, fp, lsl #8
    9400:	svclt	0x00882b09
    9404:			; <UNDEFINED> instruction: 0xf88e3b0a
    9408:	svclt	0x00883000
    940c:	adcmi	r2, sl, #1073741824	; 0x40000000
    9410:	stmdbcs	r0, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    9414:	svcge	0x0046f43f
    9418:	stccc	8, cr15, [r1], {26}
    941c:	blls	2d058c <_zero_@@Base+0x2b02e8>
    9420:	movwne	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
    9424:	ldmeq	fp, {r1, r3, r8, sp}^
    9428:	tstcs	r3, #1024	; 0x400	; <UNPREDICTABLE>
    942c:	stccc	8, cr15, [r1], {10}
    9430:			; <UNDEFINED> instruction: 0xf7fee738
    9434:	strbt	pc, [r1], r9, lsl #19	; <UNPREDICTABLE>
    9438:			; <UNDEFINED> instruction: 0xf986f7fe
    943c:	strtmi	lr, [r1], r6, lsl #13
    9440:			; <UNDEFINED> instruction: 0x8014f8dd
    9444:	strbt	r4, [sl], -ip, lsr #12
    9448:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {1}
    944c:	svclt	0x0000e69d
    9450:	andeq	r6, r1, sl, ror #27
    9454:	ldrdeq	r0, [r0], -r8
    9458:	svcmi	0x00f0e92d
    945c:	ldcmi	6, cr4, [r5, #-512]!	; 0xfffffe00
    9460:	ldmdami	r5!, {r0, r1, r2, r3, r9, sl, lr}
    9464:	ldrbtmi	r4, [sp], #-1556	; 0xfffff9ec
    9468:	addlt	r4, r3, r4, lsr sl
    946c:	stmdapl	lr!, {r0, r1, r3, r4, r7, r9, sl, lr}
    9470:	ldmdavs	r1!, {r0, r1, r3, r5, r9, sl, lr}
    9474:	stmiapl	fp!, {r0, r8, ip, pc}
    9478:	addmi	r6, r7, #24, 16	; 0x180000
    947c:	ldmib	r7, {r1, r2, r3, r4, r5, ip, lr, pc}^
    9480:	ldmibvs	sl!, {r0, r8, sl, ip, sp}
    9484:	blcs	1a538 <_IO_stdin_used@@Base+0xfdd4>
    9488:	eors	sp, r6, r2, lsl #24
    948c:	eorsle	r3, r5, r1, lsl #22
    9490:	blne	874e0 <_zero_@@Base+0x6723c>
    9494:	rscsle	r2, r9, r0, lsl #18
    9498:	strbtmi	r9, [r9], ip, lsl #20
    949c:	ldrdgt	pc, [r8], -r8
    94a0:	stmiavs	r3, {r0, r3, r4, r5, r9, sl, lr}^
    94a4:	strbmi	r4, [r5, #-1045]!	; 0xfffffbeb
    94a8:			; <UNDEFINED> instruction: 0xf1039000
    94ac:	strbmi	r0, [sl], -r1, lsl #6
    94b0:	strbmi	r6, [r0], -r3, asr #1
    94b4:	svclt	0x00b89b0c
    94b8:			; <UNDEFINED> instruction: 0xf7ff4665
    94bc:	teqlt	r4, #10560	; 0x2940	; <UNPREDICTABLE>
    94c0:	ldrdge	pc, [r0], -sp
    94c4:			; <UNDEFINED> instruction: 0x462b4639
    94c8:			; <UNDEFINED> instruction: 0xf8da464a
    94cc:	ldrbmi	r7, [r0], -ip
    94d0:			; <UNDEFINED> instruction: 0xf8ca3701
    94d4:			; <UNDEFINED> instruction: 0xf7ff700c
    94d8:			; <UNDEFINED> instruction: 0x462bfd1d
    94dc:	stmdbls	r0, {r1, r3, r4, r6, r9, sl, lr}
    94e0:			; <UNDEFINED> instruction: 0xf7ff4640
    94e4:			; <UNDEFINED> instruction: 0x4648f993
    94e8:			; <UNDEFINED> instruction: 0xf8daf7ff
    94ec:			; <UNDEFINED> instruction: 0xf7ff4620
    94f0:			; <UNDEFINED> instruction: 0xf8c4f8d7
    94f4:	andcs	sl, r0, r0
    94f8:	bicle	lr, sp, r2
    94fc:	rscscc	pc, pc, pc, asr #32
    9500:	ldmdavs	r3!, {r0, r9, fp, ip, pc}
    9504:			; <UNDEFINED> instruction: 0xd113429a
    9508:	pop	{r0, r1, ip, sp, pc}
    950c:	shsub8mi	r8, r9, r0
    9510:	strbmi	r4, [sl], -fp, lsr #12
    9514:			; <UNDEFINED> instruction: 0xf7ff9800
    9518:			; <UNDEFINED> instruction: 0x462bfcfd
    951c:			; <UNDEFINED> instruction: 0x4640465a
    9520:			; <UNDEFINED> instruction: 0xf7ff9900
    9524:			; <UNDEFINED> instruction: 0x4648f973
    9528:			; <UNDEFINED> instruction: 0xf8baf7ff
    952c:	strb	r4, [r7, r0, lsr #12]!
    9530:	ldmdb	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9534:	muleq	r1, sl, r9
    9538:	andeq	r0, r0, r4, lsl r1
    953c:	ldrdeq	r0, [r0], -r8
    9540:	addlt	fp, r3, r0, lsl #10
    9544:	ldrmi	r9, [r3], -r0, lsl #6
    9548:			; <UNDEFINED> instruction: 0xf7ff2200
    954c:	andlt	pc, r3, r5, lsl #31
    9550:	blx	1476ce <_zero_@@Base+0x12742a>
    9554:	svcmi	0x00f0e92d
    9558:	stclmi	6, cr4, [ip, #-516]!	; 0xfffffdfc
    955c:	mcrmi	6, 3, r4, cr12, cr8, {4}
    9560:	ldrbtmi	fp, [sp], #-141	; 0xffffff73
    9564:	stmibpl	lr!, {r0, r1, r3, r5, r6, fp, lr}
    9568:	movwls	r6, #47155	; 0xb833
    956c:			; <UNDEFINED> instruction: 0xf8d7582f
    9570:	strbmi	ip, [r2, #-0]!
    9574:	adchi	pc, r4, r0
    9578:	movweq	lr, #6610	; 0x19d2
    957c:	ldmibvs	r2, {r2, r4, r9, sl, lr}
    9580:	blcs	1a594 <_IO_stdin_used@@Base+0xfe30>
    9584:	adds	sp, r9, r3, lsl #24
    9588:			; <UNDEFINED> instruction: 0xf0003b01
    958c:			; <UNDEFINED> instruction: 0xf8128099
    9590:	stmdacs	r0, {r0, r8, r9, fp}
    9594:	stmdavs	fp, {r3, r4, r5, r6, r7, ip, lr, pc}
    9598:			; <UNDEFINED> instruction: 0xf0002b01
    959c:			; <UNDEFINED> instruction: 0xf8d98091
    95a0:	blmi	17515d8 <_zero_@@Base+0x1731334>
    95a4:			; <UNDEFINED> instruction: 0xf8c93201
    95a8:	stmiavs	sl, {r2, r3, sp}^
    95ac:	smlabtls	r7, sp, r9, lr
    95b0:	sbcvs	r3, sl, r1, lsl #4
    95b4:	andge	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    95b8:	ldrdeq	pc, [r8], -r9
    95bc:	eorgt	pc, r4, sp, asr #17
    95c0:	ldrdcs	pc, [r0], -sl
    95c4:	andls	r6, sl, #13828096	; 0xd30000
    95c8:	sbcsvs	r3, r3, r1, lsl #6
    95cc:	ldrdcc	pc, [ip], -ip
    95d0:			; <UNDEFINED> instruction: 0xf8cc3301
    95d4:	stmdacs	r0, {r2, r3, ip, sp}
    95d8:	addhi	pc, ip, r0, asr #32
    95dc:			; <UNDEFINED> instruction: 0xf10d688b
    95e0:	blcs	c268 <_IO_stdin_used@@Base+0x1b04>
    95e4:	stmiavs	r3!, {r1, r3, r4, r5, r6, r8, ip, lr, pc}
    95e8:	cmnle	r2, r0, lsl #22
    95ec:	ldrdcs	pc, [r8], -r9
    95f0:	beq	745a2c <_zero_@@Base+0x725788>
    95f4:	stmdals	r8, {r1, r2, r4, r8, fp, ip, pc}
    95f8:	ldmdavs	fp!, {r0, r4, r7, r9, lr}
    95fc:			; <UNDEFINED> instruction: 0x4611bfb8
    9600:	pkhbtmi	r4, r9, r8, lsl #5
    9604:	blge	27d73c <_zero_@@Base+0x25d498>
    9608:	blge	2ae21c <_zero_@@Base+0x28df78>
    960c:	ldmib	r0, {r2, r8, r9, ip, pc}^
    9610:	stmibvs	r2, {r0, r8, ip, sp}
    9614:	blcs	1a648 <_IO_stdin_used@@Base+0xfee4>
    9618:	rsbs	sp, r1, r2, lsl #24
    961c:	eorsle	r3, pc, r1, lsl #22
    9620:	blne	87670 <_zero_@@Base+0x673cc>
    9624:	rscsle	r2, r9, r0, lsl #18
    9628:			; <UNDEFINED> instruction: 0x465a493c
    962c:	stmdapl	r9!, {r0, r1, r8, r9, fp, ip, pc}^
    9630:	tstcs	r0, r5, lsl #2
    9634:	stmdbls	r5, {r8, ip, pc}
    9638:			; <UNDEFINED> instruction: 0xf7ff6809
    963c:	bls	289278 <_zero_@@Base+0x268fd4>
    9640:	addsmi	r6, sl, #3866624	; 0x3b0000
    9644:	ldmib	r2, {r1, r3, r4, ip, lr, pc}^
    9648:	ldmibvs	r2, {r0, r8, ip, sp}
    964c:	blcs	1a680 <_IO_stdin_used@@Base+0xff1c>
    9650:	subs	sp, r7, r2, lsl #24
    9654:	andsle	r3, r1, r1, lsl #22
    9658:	blne	876a8 <_zero_@@Base+0x67404>
    965c:	rscsle	r2, r9, r0, lsl #18
    9660:	bls	11af94 <_zero_@@Base+0xfacf0>
    9664:	stmdals	sl, {r0, r1, r2, r8, fp, ip, pc}
    9668:	mrrc2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    966c:	blls	12fecc <_zero_@@Base+0x10fc28>
    9670:	stmdals	sl, {r0, r5, r9, sl, lr}
    9674:	andcs	r9, r0, #0, 4
    9678:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    967c:	strbmi	r9, [fp], -r7, lsl #18
    9680:			; <UNDEFINED> instruction: 0x46084652
    9684:	mcrr2	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    9688:	andcs	r9, r0, #22528	; 0x5800
    968c:	stmdals	r7, {r0, r5, r9, sl, lr}
    9690:	ldrbmi	r9, [r3], -r0, lsl #6
    9694:	mcr2	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    9698:	ldmdavs	fp!, {r3, fp, ip, pc}
    969c:			; <UNDEFINED> instruction: 0xd1b64298
    96a0:			; <UNDEFINED> instruction: 0xf7fe4650
    96a4:	usub8mi	pc, r8, sp	; <UNPREDICTABLE>
    96a8:			; <UNDEFINED> instruction: 0xfffaf7fe
    96ac:			; <UNDEFINED> instruction: 0xf7fe4640
    96b0:	blls	2c9694 <_zero_@@Base+0x2a93f0>
    96b4:			; <UNDEFINED> instruction: 0xf8c82000
    96b8:	and	r3, r3, r0
    96bc:	svcge	0x006bf47f
    96c0:	rscscc	pc, pc, pc, asr #32
    96c4:	ldmdavs	r3!, {r0, r1, r3, r9, fp, ip, pc}
    96c8:			; <UNDEFINED> instruction: 0xd11d429a
    96cc:	pop	{r0, r2, r3, ip, sp, pc}
    96d0:	ldmdami	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    96d4:			; <UNDEFINED> instruction: 0xf7fe4478
    96d8:	str	pc, [r7, r7, ror #24]
    96dc:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    96e0:	stc2l	7, cr15, [r2], #-1016	; 0xfffffc08
    96e4:	ldrdne	pc, [r0], -sl
    96e8:	movwcs	r4, #1626	; 0x65a
    96ec:			; <UNDEFINED> instruction: 0xf7ff9808
    96f0:	ldrb	pc, [r8, -fp, lsl #25]!	; <UNPREDICTABLE>
    96f4:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    96f8:	mrrc2	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    96fc:	strb	r9, [sp, -r8, lsl #18]!
    9700:	ldr	sp, [r1, lr, asr #1]
    9704:			; <UNDEFINED> instruction: 0xe7abd0ba
    9708:	stm	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    970c:	muleq	r1, lr, r8
    9710:	andeq	r0, r0, r4, lsl r1
    9714:	ldrdeq	r0, [r0], -r8
    9718:	andeq	r0, r0, r0, lsl r1
    971c:	muleq	r0, r4, r1
    9720:	muleq	r0, r0, r7
    9724:	andeq	r5, r0, sl, ror #14
    9728:	andeq	r5, r0, sl, lsr r7
    972c:	mvnsmi	lr, sp, lsr #18
    9730:	ldcmi	6, cr4, [fp], {6}
    9734:	ldmdami	fp, {r0, r1, r2, r3, r4, r9, sl, lr}
    9738:	ldrbtmi	fp, [ip], #-142	; 0xffffff72
    973c:			; <UNDEFINED> instruction: 0xf854460d
    9740:	strtmi	r8, [r3], -r0
    9744:	ldrdcc	pc, [r0], -r8
    9748:	tstlt	sl, sp, lsl #6
    974c:	ldrmi	r2, [r8, r0, lsr #32]!
    9750:	bmi	574764 <_zero_@@Base+0x5544c0>
    9754:	strls	r2, [r1], -r8, lsr #6
    9758:			; <UNDEFINED> instruction: 0x4619447a
    975c:	strtmi	r9, [r0], -r0, lsl #4
    9760:			; <UNDEFINED> instruction: 0xf7f82201
    9764:	strtmi	lr, [r0], -lr, lsr #18
    9768:	ldm	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    976c:	strmi	r4, [r6], -r8, lsr #5
    9770:	vstrcc	s26, [r1, #-16]
    9774:			; <UNDEFINED> instruction: 0x47b82030
    9778:	mvnsle	r4, lr, lsr #5
    977c:	strtmi	fp, [r6], #-302	; 0xfffffed2
    9780:	bleq	877d8 <_zero_@@Base+0x67534>
    9784:	adcmi	r4, r6, #184, 14	; 0x2e00000
    9788:	bls	37df78 <_zero_@@Base+0x35dcd4>
    978c:	ldrdcc	pc, [r0], -r8
    9790:			; <UNDEFINED> instruction: 0xd102429a
    9794:	pop	{r1, r2, r3, ip, sp, pc}
    9798:			; <UNDEFINED> instruction: 0xf7f881f0
    979c:	svclt	0x0000e83c
    97a0:	andeq	r6, r1, r6, asr #13
    97a4:	andeq	r0, r0, r4, lsl r1
    97a8:	andeq	r5, r0, r8, lsr #14
    97ac:	stmibvs	r1, {r1, r6, fp, sp, lr}
    97b0:	vstmdble	r0!, {s4-s3}
    97b4:			; <UNDEFINED> instruction: 0xf64cb470
    97b8:			; <UNDEFINED> instruction: 0xf6c045cc
    97bc:	movwcs	r4, #1484	; 0x5cc
    97c0:			; <UNDEFINED> instruction: 0xf811260a
    97c4:	bcc	5c3d0 <_zero_@@Base+0x3c12c>
    97c8:	blx	193fd2 <_zero_@@Base+0x173d2e>
    97cc:	svclt	0x00cc4303
    97d0:	strcs	r2, [r0], #-1025	; 0xfffffbff
    97d4:	svclt	0x00c842ab
    97d8:	cfstrscs	mvf2, [r0], {-0}
    97dc:	bcs	3dfa8 <_zero_@@Base+0x1dd04>
    97e0:	svclt	0x00c86802
    97e4:	ldmdblt	r2, {r8, r9, sp}
    97e8:	ldcllt	6, cr4, [r0], #-96	; 0xffffffa0
    97ec:	subsmi	r4, fp, #112, 14	; 0x1c00000
    97f0:			; <UNDEFINED> instruction: 0x4618bc70
    97f4:	stmdavs	r2, {r4, r5, r6, r8, r9, sl, lr}
    97f8:	mrslt	r2, LR_svc
    97fc:			; <UNDEFINED> instruction: 0x4618425b
    9800:	svclt	0x00004770
    9804:	svcmi	0x00f0e92d
    9808:			; <UNDEFINED> instruction: 0xf8df4693
    980c:	addlt	r9, r7, ip, lsr r1
    9810:	strmi	r4, [sp], -lr, asr #24
    9814:			; <UNDEFINED> instruction: 0x469844f9
    9818:	strmi	r6, [r1], -fp, lsr #17
    981c:	andcs	pc, r4, r9, asr r8	; <UNPREDICTABLE>
    9820:	ldmdavs	r2, {r9, ip, pc}
    9824:	blcs	2e040 <_zero_@@Base+0xdd9c>
    9828:	addhi	pc, r5, r0, asr #32
    982c:	tstls	r1, r8, lsr #12
    9830:			; <UNDEFINED> instruction: 0xffbcf7ff
    9834:	vmlane.f16	s18, s8, s2	; <UNPREDICTABLE>
    9838:	stmdavs	fp!, {r0, r2, r3, r4, r8, ip, lr, pc}^
    983c:			; <UNDEFINED> instruction: 0xdc022b01
    9840:	ldmdavc	fp, {r0, r1, r3, r5, r7, r8, fp, sp, lr}
    9844:	stmdami	r2, {r0, r1, r3, r4, r8, ip, sp, pc}^
    9848:			; <UNDEFINED> instruction: 0xf7fe4478
    984c:			; <UNDEFINED> instruction: 0x4658fb5b
    9850:			; <UNDEFINED> instruction: 0xff26f7fe
    9854:			; <UNDEFINED> instruction: 0xf8594b3f
    9858:	ldmdavs	fp, {r0, r1, ip, sp}
    985c:	andcc	r6, r1, #14286848	; 0xda0000
    9860:			; <UNDEFINED> instruction: 0xf8cb60da
    9864:	blls	1586c <_IO_stdin_used@@Base+0xb108>
    9868:	ldmdavs	fp, {r0, r2, r9, fp, ip, pc}
    986c:			; <UNDEFINED> instruction: 0xd169429a
    9870:	pop	{r0, r1, r2, ip, sp, pc}
    9874:	stmvs	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9878:	blx	1405b6 <_zero_@@Base+0x120312>
    987c:	strmi	pc, [r8, #773]!	; 0x305
    9880:	andeq	pc, r0, #79	; 0x4f
    9884:	svclt	0x00b89201
    9888:	ldrmi	r4, [r8, #1704]	; 0x6a8
    988c:	ldrmi	fp, [r8], r8, lsr #30
    9890:	strbeq	r6, [r0, fp, asr #17]!
    9894:	mvfges	f1, f4
    9898:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    989c:	strle	r6, [sl], #-203	; 0xffffff35
    98a0:	ldrtmi	r0, [r2], -sp, rrx
    98a4:	stmdaeq	r4!, {r3, r9, sl, lr}^
    98a8:			; <UNDEFINED> instruction: 0xf7ff462b
    98ac:			; <UNDEFINED> instruction: 0x07e2fb33
    98b0:	ldrble	r9, [r5, #2308]!	; 0x904
    98b4:	stmdaeq	r4!, {r0, r1, r3, r6, r7, fp, sp, lr}^
    98b8:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    98bc:	sbcvs	r9, fp, r3, lsl #2
    98c0:			; <UNDEFINED> instruction: 0xf10dd017
    98c4:	strtmi	r0, [pc], -ip, lsl #20
    98c8:	stmdaeq	r4!, {r1, sp, lr, pc}^
    98cc:	stmdbls	r4, {r0, r4, ip, lr, pc}
    98d0:	ldrtmi	r0, [r2], -sp, rrx
    98d4:	strtmi	r4, [fp], -r8, lsl #12
    98d8:	blx	7478de <_zero_@@Base+0x72763a>
    98dc:	ldrble	r0, [r4, #2019]!	; 0x7e3
    98e0:	ldrbmi	r4, [r2], -pc, lsr #8
    98e4:	ldrtmi	r9, [fp], -r4, lsl #18
    98e8:			; <UNDEFINED> instruction: 0xf7ff9803
    98ec:	stmdaeq	r4!, {r0, r1, r4, r8, r9, fp, ip, sp, lr, pc}^
    98f0:	blls	7e0ac <_zero_@@Base+0x5de08>
    98f4:	ldmdami	r7, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    98f8:	ldrbmi	r4, [sl], -r3, asr #12
    98fc:			; <UNDEFINED> instruction: 0xf8599903
    9900:	stmdavs	r0, {}	; <UNPREDICTABLE>
    9904:	blx	fe04790a <_zero_@@Base+0xfe027666>
    9908:			; <UNDEFINED> instruction: 0xf7fea803
    990c:	ldrtmi	pc, [r0], -r9, asr #29	; <UNPREDICTABLE>
    9910:	mcr2	7, 6, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    9914:	movwcs	lr, #6055	; 0x17a7
    9918:	movwls	r4, #4708	; 0x1264
    991c:			; <UNDEFINED> instruction: 0x4658e7b8
    9920:	mrc2	7, 5, pc, cr14, cr14, {7}
    9924:	ldmvs	sl, {r0, r1, r8, r9, fp, ip, pc}
    9928:	andcc	pc, r0, fp, asr #17
    992c:	svclt	0x00c84542
    9930:	andhi	pc, r8, r3, asr #17
    9934:	andls	lr, r1, fp, ror #15
    9938:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    993c:	blx	d4793e <_zero_@@Base+0xd2769a>
    9940:	ldrb	r9, [r3, -r1, lsl #18]!
    9944:	svc	0x0066f7f7
    9948:	andeq	r6, r1, ip, ror #11
    994c:	andeq	r0, r0, r4, lsl r1
    9950:	andeq	r5, r0, ip, lsr r6
    9954:	andeq	r0, r0, r0, lsl r1
    9958:	andeq	r5, r0, lr, lsl #10
    995c:	bmi	111c670 <_zero_@@Base+0x10fc3cc>
    9960:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    9964:	strdlt	r4, [fp], r0
    9968:	pkhbtmi	r5, r2, lr, lsl #17
    996c:	movwls	r6, #38963	; 0x9833
    9970:	blle	13911a4 <_zero_@@Base+0x1370f00>
    9974:	msrvs	(UNDEF: 103), r6
    9978:	msrvs	(UNDEF: 102), r6
    997c:	strcs	r1, [sl], #-2015	; 0xfffff821
    9980:	smlabbcs	r3, r1, fp, pc	; <UNPREDICTABLE>
    9984:	bleq	45ac8 <_zero_@@Base+0x25824>
    9988:	streq	lr, [r1, r7, asr #23]!
    998c:	ldrcc	pc, [r7], #-2820	; 0xfffff4fc
    9990:	rsclt	r4, r4, #63963136	; 0x3d00000
    9994:	andmi	pc, r4, sp, lsl #17
    9998:	suble	r2, sp, r0, lsl #30
    999c:	sbcmi	pc, sp, #76, 12	; 0x4c00000
    99a0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    99a4:	sbcmi	pc, ip, #204, 12	; 0xcc00000
    99a8:	streq	pc, [r5, -sp, lsl #2]
    99ac:	and	r2, r0, sl, lsl #2
    99b0:	blx	fe89b4da <_zero_@@Base+0xfe87b236>
    99b4:			; <UNDEFINED> instruction: 0xf1080305
    99b8:	ldmeq	fp, {r0, r8, fp}^
    99bc:	ldrpl	pc, [r3], #-2817	; 0xfffff4ff
    99c0:	rsclt	r4, r4, #30408704	; 0x1d00000
    99c4:	blmi	879e8 <_zero_@@Base+0x67744>
    99c8:	mvnsle	r2, r0, lsl #22
    99cc:			; <UNDEFINED> instruction: 0xf7fe4650
    99d0:	strtmi	pc, [r9], -r7, ror #28
    99d4:			; <UNDEFINED> instruction: 0xf7fe4648
    99d8:			; <UNDEFINED> instruction: 0xf8cafcb3
    99dc:			; <UNDEFINED> instruction: 0xf1bb0000
    99e0:	andle	r0, r1, r0, lsl #30
    99e4:	andvs	r2, r3, r1, lsl #6
    99e8:	svccc	0x00016981
    99ec:	and	r4, r1, sl, lsl #12
    99f0:	stcmi	8, cr15, [r1, #-92]	; 0xffffffa4
    99f4:	blmi	87a04 <_zero_@@Base+0x67760>
    99f8:	movweq	pc, #4546	; 0x11c2	; <UNPREDICTABLE>
    99fc:	strmi	r4, [fp], #-1091	; 0xfffffbbd
    9a00:	vldmiale	r5!, {d18-d17}
    9a04:	ldmdavs	r3!, {r0, r3, r9, fp, ip, pc}
    9a08:			; <UNDEFINED> instruction: 0xd12d429a
    9a0c:	pop	{r0, r1, r3, ip, sp, pc}
    9a10:	subsmi	r8, fp, #240, 30	; 0x3c0
    9a14:	strbmi	pc, [sp, ip, asr #12]	; <UNPREDICTABLE>
    9a18:	strbmi	pc, [ip, ip, asr #13]	; <UNPREDICTABLE>
    9a1c:	blx	fe9d2a4e <_zero_@@Base+0xfe9b27aa>
    9a20:	ldmeq	pc!, {r0, r1, r8, r9, sl, sp}^	; <UNPREDICTABLE>
    9a24:	tstcc	r7, #4, 22	; 0x1000	; <UNPREDICTABLE>
    9a28:	sbcslt	r4, ip, #63963136	; 0x3d00000
    9a2c:	andmi	pc, r4, sp, lsl #17
    9a30:			; <UNDEFINED> instruction: 0xf04fb177
    9a34:	ldr	r0, [r1, r1, lsl #22]!
    9a38:	mrc2	7, 1, pc, cr2, cr14, {7}
    9a3c:	andcs	r4, r1, r9, lsr r6
    9a40:			; <UNDEFINED> instruction: 0xf7fe46b8
    9a44:			; <UNDEFINED> instruction: 0xf10dfc7d
    9a48:			; <UNDEFINED> instruction: 0xf8ca0705
    9a4c:	strb	r0, [fp, r0]
    9a50:	mcr2	7, 1, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    9a54:	andcs	r4, r1, r9, lsr r6
    9a58:			; <UNDEFINED> instruction: 0xf7fe46b8
    9a5c:			; <UNDEFINED> instruction: 0xf10dfc71
    9a60:			; <UNDEFINED> instruction: 0xf8ca0705
    9a64:	ldr	r0, [sp, r0]!
    9a68:	mrc	7, 6, APSR_nzcv, cr4, cr7, {7}
    9a6c:	andeq	r6, r1, r0, lsr #9
    9a70:	andeq	r0, r0, r4, lsl r1
    9a74:	svcmi	0x00f0e92d
    9a78:	cdpmi	6, 8, cr4, cr11, cr9, {4}
    9a7c:	bmi	fe2f5cb0 <_zero_@@Base+0xfe2d5a0c>
    9a80:	ldrbtmi	r4, [lr], #-1664	; 0xfffff980
    9a84:			; <UNDEFINED> instruction: 0xf8d04b8a
    9a88:	ldmpl	r2!, {sp, pc}
    9a8c:	andls	r4, r2, #17825792	; 0x1100000
    9a90:			; <UNDEFINED> instruction: 0xf8da6809
    9a94:	mrsls	r2, (UNDEF: 9)
    9a98:	stmdavs	ip!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    9a9c:	addsmi	r6, r7, #2555904	; 0x270000
    9aa0:	hvclt	44296	; 0xad08
    9aa4:	blls	91aac <_zero_@@Base+0x71808>
    9aa8:	ldmdavs	fp, {r0, r3, r9, fp, ip, pc}
    9aac:			; <UNDEFINED> instruction: 0xf040429a
    9ab0:	strdlt	r8, [fp], -r8	; <UNPREDICTABLE>
    9ab4:	svchi	0x00f0e8bd
    9ab8:	ldmpl	r3!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
    9abc:	movwls	r6, #14361	; 0x3819
    9ac0:	blcs	23af4 <_zero_@@Base+0x3850>
    9ac4:	andcs	sp, r1, #1073741854	; 0x4000001e
    9ac8:			; <UNDEFINED> instruction: 0xf7fe4650
    9acc:	strmi	pc, [r5], -sp, asr #23
    9ad0:			; <UNDEFINED> instruction: 0xf0002800
    9ad4:			; <UNDEFINED> instruction: 0xf8da80e0
    9ad8:	tstcs	r1, r8
    9adc:	strmi	r6, [r8], -r3, ror #17
    9ae0:	stmib	sp, {r0, r4, r7, r8, sl, lr}^
    9ae4:			; <UNDEFINED> instruction: 0xf1034405
    9ae8:	rscvs	r0, r3, r3, lsl #6
    9aec:			; <UNDEFINED> instruction: 0x4691bfb8
    9af0:			; <UNDEFINED> instruction: 0xf7fe9408
    9af4:	stccs	12, cr15, [r0, #-148]	; 0xffffff6c
    9af8:	andeq	pc, r5, #79	; 0x4f
    9afc:	stmibvs	r3, {r0, r1, r3, r6, r7, r9, sl, lr}
    9b00:	subsvc	r9, sl, r7
    9b04:	blls	1004c8 <_zero_@@Base+0xe0224>
    9b08:			; <UNDEFINED> instruction: 0xf8d8ae05
    9b0c:			; <UNDEFINED> instruction: 0xf10d2000
    9b10:	ldmdavs	fp, {r3, r4, r8, fp}
    9b14:	ldmvs	sl, {r2, r4, r7, fp, sp, lr}^
    9b18:	andcc	r9, r1, #335544320	; 0x14000000
    9b1c:	stclne	0, cr6, [r7], #-872	; 0xfffffc98
    9b20:	beq	845f5c <_zero_@@Base+0x825cb8>
    9b24:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    9b28:	strbmi	r9, [r8], -r1, lsl #6
    9b2c:	ldc2	7, cr15, [r8, #1016]!	; 0x3f8
    9b30:			; <UNDEFINED> instruction: 0xc014f8dd
    9b34:	ldrtmi	r4, [r2], -r3, lsr #12
    9b38:	ldrdeq	pc, [r0], -r8
    9b3c:	ldrdpl	pc, [ip], -ip
    9b40:			; <UNDEFINED> instruction: 0xf8cd4661
    9b44:	strcc	ip, [r1, #-24]	; 0xffffffe8
    9b48:	andpl	pc, ip, ip, asr #17
    9b4c:	blx	1747b50 <_zero_@@Base+0x17278ac>
    9b50:	ldrdeq	lr, [r5, -sp]
    9b54:	ldrtmi	r2, [r2], -r0, lsl #6
    9b58:			; <UNDEFINED> instruction: 0xf97ef7ff
    9b5c:	ldrtmi	r4, [r2], -r3, lsr #12
    9b60:	stmdals	r5, {r0, r1, r2, r8, fp, ip, pc}
    9b64:			; <UNDEFINED> instruction: 0xf9d6f7ff
    9b68:	ldrdeq	lr, [r5, -sp]
    9b6c:			; <UNDEFINED> instruction: 0x4652463b
    9b70:	mcr2	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    9b74:	stmdals	r8, {r0, r5, r9, sl, lr}
    9b78:	mrc2	7, 0, pc, cr14, cr14, {7}
    9b7c:	sbcsle	r2, r4, r0, lsl #16
    9b80:	cfldr64le	mvdx4, [r0], #-368	; 0xfffffe90
    9b84:	bl	130790 <_zero_@@Base+0x1104ec>
    9b88:	addsmi	r0, ip, #68, 8	; 0x44000000
    9b8c:	ldrmi	fp, [ip], -r8, lsr #31
    9b90:	strb	r1, [sl, r7, ror #24]
    9b94:	strtmi	r2, [r1], -r1, lsl #4
    9b98:			; <UNDEFINED> instruction: 0xf7fe4650
    9b9c:	stmdacs	r0, {r0, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    9ba0:	smlalbble	sp, r0, r0, fp
    9ba4:			; <UNDEFINED> instruction: 0xf7fe4640
    9ba8:	stmdavs	fp!, {r0, r1, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    9bac:	ldrdcs	r6, [r1], -sl
    9bb0:	sbcsvs	r4, sl, r2, lsl #8
    9bb4:	andcc	pc, r0, r8, asr #17
    9bb8:			; <UNDEFINED> instruction: 0xf8dae775
    9bbc:	stmiavs	r3!, {r3, sp}^
    9bc0:			; <UNDEFINED> instruction: 0xf04f4591
    9bc4:			; <UNDEFINED> instruction: 0xf1030101
    9bc8:	strmi	r0, [r8], -r3, lsl #6
    9bcc:	svclt	0x00b860e3
    9bd0:	stmib	sp, {r0, r4, r7, r9, sl, lr}^
    9bd4:	strbmi	r4, [fp], r5, lsl #8
    9bd8:			; <UNDEFINED> instruction: 0xf7fe9408
    9bdc:	andcs	pc, r5, #181248	; 0x2c400
    9be0:	andls	r6, r7, r3, lsl #19
    9be4:	mcrge	0, 0, r7, cr5, cr10, {2}
    9be8:			; <UNDEFINED> instruction: 0xf10d210a
    9bec:	strcs	r0, [r3], #-2328	; 0xfffff6e8
    9bf0:			; <UNDEFINED> instruction: 0xf7ff4630
    9bf4:			; <UNDEFINED> instruction: 0xf8d8feb3
    9bf8:	strbmi	r3, [r8], -r0
    9bfc:			; <UNDEFINED> instruction: 0xf7ff6859
    9c00:	ldmib	sp, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    9c04:	strbmi	r0, [sl], -r6, lsl #2
    9c08:			; <UNDEFINED> instruction: 0xf7ff2300
    9c0c:	stmdbls	r6, {r0, r1, r7, r8, fp, ip, sp, lr, pc}
    9c10:	ldrtmi	r2, [r2], -r0
    9c14:	addvs	r4, r8, r3, lsl #12
    9c18:			; <UNDEFINED> instruction: 0xf7ff9805
    9c1c:			; <UNDEFINED> instruction: 0x4648fdf3
    9c20:	ldc2	7, cr15, [lr, #-1016]!	; 0xfffffc08
    9c24:	blmi	903a18 <_zero_@@Base+0x8e3774>
    9c28:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    9c2c:	stmdavs	fp, {r0, r1, r8, r9, ip, pc}
    9c30:			; <UNDEFINED> instruction: 0xf43f429f
    9c34:			; <UNDEFINED> instruction: 0xf8daaf48
    9c38:	strbmi	r2, [fp], r8
    9c3c:	ldrmi	r6, [r1, #2275]	; 0x8e3
    9c40:	andeq	pc, r3, r3, lsl #2
    9c44:			; <UNDEFINED> instruction: 0x4693bfb8
    9c48:	adcsle	r2, r9, r0, lsl #30
    9c4c:	rscvs	r2, r0, r1, lsl #2
    9c50:	stmib	sp, {r3, r9, sl, lr}^
    9c54:	strls	r4, [r8], #-1029	; 0xfffffbfb
    9c58:	blx	1cc7c5a <_zero_@@Base+0x1ca79b6>
    9c5c:	stmibvs	r3, {r0, r2, r9, sp}
    9c60:	subsvc	r9, sl, r7
    9c64:	strbmi	lr, [r0], -pc, asr #14
    9c68:	ldc2	7, cr15, [sl, #-1016]	; 0xfffffc08
    9c6c:	ldrbmi	r9, [fp], -r3, lsl #18
    9c70:	stmdals	r5, {r1, r6, r9, sl, lr}
    9c74:			; <UNDEFINED> instruction: 0xf7ff6809
    9c78:	ldrtmi	pc, [r0], -r7, asr #19	; <UNPREDICTABLE>
    9c7c:	ldc2	7, cr15, [r0, #-1016]	; 0xfffffc08
    9c80:			; <UNDEFINED> instruction: 0xf7fe4648
    9c84:	stmdage	r7, {r0, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    9c88:	stc2	7, cr15, [sl, #-1016]	; 0xfffffc08
    9c8c:			; <UNDEFINED> instruction: 0xf7fe4650
    9c90:	andcs	pc, r1, r7, lsl #26
    9c94:	strbmi	lr, [r0], -r7, lsl #14
    9c98:	stc2	7, cr15, [r2, #-1016]	; 0xfffffc08
    9c9c:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    9ca0:			; <UNDEFINED> instruction: 0xf7f7e784
    9ca4:	svclt	0x0000edb8
    9ca8:	andeq	r6, r1, lr, ror r3
    9cac:	andeq	r0, r0, r4, lsl r1
    9cb0:	ldrdeq	r0, [r0], -r8
    9cb4:	andeq	r0, r0, r0, lsl r1
    9cb8:	svcmi	0x00f0e92d
    9cbc:			; <UNDEFINED> instruction: 0xf8df4604
    9cc0:	ldrmi	r8, [r5], -ip, lsr #6
    9cc4:	addslt	r4, r1, sl, asr #17
    9cc8:			; <UNDEFINED> instruction: 0x469944f8
    9ccc:	strmi	r6, [pc], -r3, lsr #16
    9cd0:	andcs	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    9cd4:	andls	r2, r3, #1024	; 0x400
    9cd8:	andls	r6, pc, #1179648	; 0x120000
    9cdc:	eorcs	sp, sp, r1, lsl #2
    9ce0:	blmi	ff11bb88 <_zero_@@Base+0xff0fb8e4>
    9ce4:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9ce8:	addmi	r6, r4, #48, 16	; 0x300000
    9cec:	ldmib	r4, {r0, r1, r4, ip, lr, pc}^
    9cf0:			; <UNDEFINED> instruction: 0xf8d4be01
    9cf4:	bl	2f1d5c <_zero_@@Base+0x2d1ab8>
    9cf8:			; <UNDEFINED> instruction: 0xf1bc0c0e
    9cfc:	ldcle	15, cr0, [r5, #-0]
    9d00:			; <UNDEFINED> instruction: 0xf8124652
    9d04:	ldmiblt	r3, {r0, r8, r9, fp, ip, sp}
    9d08:	and	r4, r2, r3, ror #12
    9d0c:	blne	87d5c <_zero_@@Base+0x67ab8>
    9d10:	blcc	782bc <_zero_@@Base+0x58018>
    9d14:	ldrshtcs	sp, [r0], -sl
    9d18:	blls	dbbc0 <_zero_@@Base+0xbb91c>
    9d1c:	ldmdavs	fp, {r0, r1, r2, r3, r9, fp, ip, pc}
    9d20:			; <UNDEFINED> instruction: 0xf040429a
    9d24:	andslt	r8, r1, r0, ror #2
    9d28:	svchi	0x00f0e8bd
    9d2c:	svccs	0x000ad0f3
    9d30:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    9d34:	svceq	0x0000f1b9
    9d38:	rschi	pc, ip, r0, asr #32
    9d3c:	adcs	pc, r8, #14614528	; 0xdf0000
    9d40:	bleq	94617c <_zero_@@Base+0x925ed8>
    9d44:	movwcs	r6, #2241	; 0x8c1
    9d48:	ldrbmi	r9, [sl], -r9
    9d4c:	stfeqd	f7, [r1], {1}
    9d50:	andgt	pc, ip, r0, asr #17
    9d54:	andne	pc, lr, r8, asr r8	; <UNPREDICTABLE>
    9d58:	ldrmi	r4, [r9], r0, lsr #12
    9d5c:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    9d60:	stmdbge	fp, {r2, r8, ip, pc}
    9d64:	stmdbls	r4, {r0, r2, r8, ip, pc}
    9d68:			; <UNDEFINED> instruction: 0xf7ff6809
    9d6c:			; <UNDEFINED> instruction: 0xf8d6f94d
    9d70:	strbmi	ip, [r2], -r0
    9d74:	strtmi	r4, [r0], -fp, asr #12
    9d78:	ldrdne	pc, [ip], -ip
    9d7c:	eorgt	pc, r8, sp, asr #17
    9d80:			; <UNDEFINED> instruction: 0xf8cc3103
    9d84:	stmdbls	r9, {r2, r3, ip}
    9d88:			; <UNDEFINED> instruction: 0xcc0be9cd
    9d8c:	ldc2	7, cr15, [lr, #-1016]!	; 0xfffffc08
    9d90:	movwcs	lr, #39389	; 0x99dd
    9d94:	stmdals	r5, {r0, r3, r4, r5, r9, sl, lr}
    9d98:	andls	pc, r0, r2, asr #17
    9d9c:			; <UNDEFINED> instruction: 0xf8c3aa0e
    9da0:	andls	r9, r6, #0
    9da4:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    9da8:	mrcne	8, 3, r6, cr9, cr3, {1}
    9dac:	ldmvs	sl, {r1, r2, fp, ip, pc}^
    9db0:	andcc	r9, r1, #939524096	; 0x38000000
    9db4:			; <UNDEFINED> instruction: 0xf7ff60da
    9db8:	ldmdavs	r3!, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    9dbc:	addmi	r9, r3, #589824	; 0x90000
    9dc0:	movwls	sl, #31500	; 0x7b0c
    9dc4:	ldmib	r0, {r2, r3, r6, ip, lr, pc}^
    9dc8:	stmibvs	r2, {r0, r8, ip, sp}
    9dcc:	blcs	1ae00 <_IO_stdin_used@@Base+0x1069c>
    9dd0:	adc	sp, fp, r3, lsl #24
    9dd4:			; <UNDEFINED> instruction: 0xf0003b01
    9dd8:			; <UNDEFINED> instruction: 0xf81280ab
    9ddc:	stmdbcs	r0, {r0, r8, r9, fp, ip}
    9de0:	movwcs	sp, #248	; 0xf8
    9de4:	movwls	r2, #512	; 0x200
    9de8:	blls	1f021c <_zero_@@Base+0x1cff78>
    9dec:	blx	d47df2 <_zero_@@Base+0xd27b4e>
    9df0:			; <UNDEFINED> instruction: 0xf7f72008
    9df4:	strmi	lr, [r2], r6, asr #26
    9df8:			; <UNDEFINED> instruction: 0xf0002800
    9dfc:	stmdals	ip, {r0, r1, r2, r3, r5, r6, r7, pc}
    9e00:	ldc2l	7, cr15, [r4], {255}	; 0xff
    9e04:	andls	pc, r4, sl, asr #17
    9e08:	ldrbmi	r2, [sl], -r0, lsl #6
    9e0c:	ldrbmi	r9, [r1], fp, lsl #18
    9e10:	andeq	pc, r0, sl, asr #17
    9e14:			; <UNDEFINED> instruction: 0xf7ff9809
    9e18:	stmdals	r9, {r0, r1, r2, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    9e1c:	addsmi	r6, r8, #3342336	; 0x330000
    9e20:			; <UNDEFINED> instruction: 0xf8dfd1d1
    9e24:			; <UNDEFINED> instruction: 0x464ea1d8
    9e28:	ldrbtmi	r4, [sl], #1697	; 0x6a1
    9e2c:	ldrbmi	lr, [r0], #-7
    9e30:	strmi	r7, [r8, r0, lsl #26]!
    9e34:			; <UNDEFINED> instruction: 0x46264630
    9e38:	stcl	7, cr15, [r6], {247}	; 0xf7
    9e3c:	svccs	0x0010b17c
    9e40:	streq	lr, [r0], #-2518	; 0xfffff62a
    9e44:	stmdbls	lr, {r0, r1, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    9e48:	andcs	r4, r1, #45088768	; 0x2b00000
    9e4c:			; <UNDEFINED> instruction: 0xf7ff6849
    9e50:	ldrtmi	pc, [r0], -sp, ror #24	; <UNPREDICTABLE>
    9e54:			; <UNDEFINED> instruction: 0xf7f74626
    9e58:	stccs	12, cr14, [r0], {184}	; 0xb8
    9e5c:	strbmi	sp, [ip], -pc, ror #3
    9e60:	blcs	240f4 <_zero_@@Base+0x3e50>
    9e64:	eorcs	sp, lr, r6, asr #26
    9e68:	blls	11bd10 <_zero_@@Base+0xfba6c>
    9e6c:	stmiavs	r3!, {r1, r3, r4, fp, sp, lr}
    9e70:	ldmvs	r1, {r4, r6, fp, sp, lr}^
    9e74:	andls	r4, sp, #152, 4	; 0x80000009
    9e78:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    9e7c:	ldcle	0, cr6, [r4], #-836	; 0xfffffcbc
    9e80:	ldrsbge	pc, [ip, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    9e84:			; <UNDEFINED> instruction: 0xf10d2200
    9e88:	andls	r0, r4, #52, 18	; 0xd0000
    9e8c:	strd	r4, [sp], -sl
    9e90:	cfldrsvc	mvf4, [r0, #-344]!	; 0xfffffea8
    9e94:	movwcs	r4, #1960	; 0x7a8
    9e98:	stmdbls	fp, {r1, r3, r6, r9, sl, lr}
    9e9c:			; <UNDEFINED> instruction: 0xf7ff980d
    9ea0:	bls	387f8c <_zero_@@Base+0x367ce8>
    9ea4:	ldmdavs	r2, {r0, r1, r5, r7, fp, sp, lr}^
    9ea8:	sfmle	f4, 4, [r0], #-616	; 0xfffffd98
    9eac:	ldmib	sp, {r1, r6, r9, sl, lr}^
    9eb0:			; <UNDEFINED> instruction: 0xf7ff010a
    9eb4:	stmdals	sl, {r0, r1, r2, r3, r5, fp, ip, sp, lr, pc}
    9eb8:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    9ebc:	strmi	r4, [r6], -r1, lsl #12
    9ec0:			; <UNDEFINED> instruction: 0xf7ff4658
    9ec4:	movwcs	pc, #3403	; 0xd4b	; <UNPREDICTABLE>
    9ec8:	ldmib	sp, {r1, r6, r9, sl, lr}^
    9ecc:			; <UNDEFINED> instruction: 0xf7fe1009
    9ed0:	svccs	0x0010fc9d
    9ed4:	stmdbls	lr, {r2, r3, r4, r6, r7, r8, sl, fp, ip, lr, pc}
    9ed8:	bls	11b7a0 <_zero_@@Base+0xfb4fc>
    9edc:	strcs	r4, [r1], -fp, lsr #12
    9ee0:	stmdavs	r9, {r2, r9, sl, ip, pc}^
    9ee4:	stc2	7, cr15, [r2], #-1020	; 0xfffffc04
    9ee8:			; <UNDEFINED> instruction: 0xf10de7d5
    9eec:			; <UNDEFINED> instruction: 0x46480934
    9ef0:	blx	ff5c7ef2 <_zero_@@Base+0xff5a7c4e>
    9ef4:			; <UNDEFINED> instruction: 0xf7fe4658
    9ef8:			; <UNDEFINED> instruction: 0x4640fbd3
    9efc:	blx	ff447efe <_zero_@@Base+0xff427c5a>
    9f00:			; <UNDEFINED> instruction: 0xf7fe9805
    9f04:	stmdals	r7, {r0, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    9f08:	blx	ff2c7f0a <_zero_@@Base+0xff2a7c66>
    9f0c:			; <UNDEFINED> instruction: 0xf7fe9806
    9f10:	str	pc, [r2, -r7, asr #23]
    9f14:	svceq	0x0000f1bc
    9f18:	eors	sp, sp, r3, lsl #24
    9f1c:	stfeqd	f7, [r1], {188}	; 0xbc
    9f20:			; <UNDEFINED> instruction: 0xf81ad03c
    9f24:	blcs	18b30 <_IO_stdin_used@@Base+0xe3cc>
    9f28:			; <UNDEFINED> instruction: 0xe707d0f8
    9f2c:	svcge	0x0059f47f
    9f30:	svceq	0x0000f1b9
    9f34:	svcge	0x0075f47f
    9f38:			; <UNDEFINED> instruction: 0xf1bbe792
    9f3c:	ldcle	15, cr0, [pc, #-4]	; 9f40 <__assert_fail@plt+0x8574>
    9f40:			; <UNDEFINED> instruction: 0xf81a44d3
    9f44:	eorscc	r0, r0, r1, lsl #22
    9f48:	ldrbmi	r4, [sl, #1960]	; 0x7a8
    9f4c:			; <UNDEFINED> instruction: 0xf1b9d1f9
    9f50:			; <UNDEFINED> instruction: 0xd1270f00
    9f54:	ldrd	pc, [r8], -r4
    9f58:	svceq	0x0000f1be
    9f5c:	mrcge	7, 6, APSR_nzcv, cr13, cr15, {3}
    9f60:	strmi	r2, [r8, lr, lsr #32]!
    9f64:	blcs	241f8 <_zero_@@Base+0x3f54>
    9f68:	mrcge	7, 6, APSR_nzcv, cr7, cr15, {3}
    9f6c:			; <UNDEFINED> instruction: 0xf81b2600
    9f70:	strcc	r0, [r1], -r1, lsl #22
    9f74:			; <UNDEFINED> instruction: 0x47a83030
    9f78:	adcsmi	r6, r3, #10682368	; 0xa30000
    9f7c:			; <UNDEFINED> instruction: 0xe6ccdcf7
    9f80:	mulcc	r0, sl, r8
    9f84:			; <UNDEFINED> instruction: 0xf1bbb323
    9f88:	svclt	0x00d80f00
    9f8c:	ldclle	6, cr4, [r7], {211}	; 0xd3
    9f90:	svceq	0x0000f1b9
    9f94:	ldrb	sp, [pc, pc, lsl #2]
    9f98:	mrcge	4, 6, APSR_nzcv, cr0, cr15, {3}
    9f9c:			; <UNDEFINED> instruction: 0x47a82030
    9fa0:			; <UNDEFINED> instruction: 0xe6cb6830
    9fa4:	addsmi	r6, ip, #3342336	; 0x330000
    9fa8:	ldmib	r4, {r0, r1, r2, r3, ip, lr, pc}^
    9fac:			; <UNDEFINED> instruction: 0xf8d43e01
    9fb0:	bl	3b2018 <_zero_@@Base+0x391d74>
    9fb4:			; <UNDEFINED> instruction: 0xf1bc0c03
    9fb8:	ldcle	15, cr0, [r2, #-0]
    9fbc:	blcc	8802c <_zero_@@Base+0x67d88>
    9fc0:	bicle	r2, r9, r0, lsl #22
    9fc4:	stfeqd	f7, [r1], {188}	; 0xbc
    9fc8:	ldrshtcs	sp, [r0], -r8
    9fcc:	strb	r4, [r1, r8, lsr #15]
    9fd0:	bleq	86400 <_zero_@@Base+0x6615c>
    9fd4:	svceq	0x0000f1b9
    9fd8:	ldr	sp, [sp, sp, ror #3]!
    9fdc:	blx	fed47fda <_zero_@@Base+0xfed27d36>
    9fe0:	rscsle	lr, r2, sp, lsl #14
    9fe4:			; <UNDEFINED> instruction: 0xf7f7e7b8
    9fe8:	svclt	0x0000ec16
    9fec:	andeq	r6, r1, r8, lsr r1
    9ff0:	andeq	r0, r0, r4, lsl r1
    9ff4:	ldrdeq	r0, [r0], -r8
    9ff8:	andeq	r0, r0, r0, lsl r1
    9ffc:	andeq	r4, r0, r6, lsr #31
    a000:	andeq	r4, r0, r4, asr #30
    a004:			; <UNDEFINED> instruction: 0x4604b5f0
    a008:	addlt	r6, r3, r5, lsl #16
    a00c:	stcne	8, cr6, [r8], #-536	; 0xfffffde8
    a010:	svclt	0x00186867
    a014:	cdpcs	0, 0, cr2, cr0, cr1, {0}
    a018:	ldmibne	r3!, {r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    a01c:	movwcc	r1, #11387	; 0x2c7b
    a020:			; <UNDEFINED> instruction: 0xf7f74418
    a024:			; <UNDEFINED> instruction: 0xb328ec2e
    a028:	tstlt	r5, r2, lsl #12
    a02c:			; <UNDEFINED> instruction: 0xf802232d
    a030:	svccs	0x00003b01
    a034:			; <UNDEFINED> instruction: 0xdd2469a5
    a038:			; <UNDEFINED> instruction: 0x462919d4
    a03c:	blcc	88088 <_zero_@@Base+0x67de4>
    a040:			; <UNDEFINED> instruction: 0xf8023330
    a044:	adcmi	r3, r2, #1024	; 0x400
    a048:	ldrtmi	sp, [sp], #-504	; 0xfffffe08
    a04c:	stcle	14, cr2, [sp, #-0]
    a050:			; <UNDEFINED> instruction: 0x232e1c71
    a054:			; <UNDEFINED> instruction: 0xf8044421
    a058:	strtmi	r3, [r2], -r1, lsl #22
    a05c:	blcc	880b8 <_zero_@@Base+0x67e14>
    a060:			; <UNDEFINED> instruction: 0xf8023330
    a064:	addsmi	r3, r1, #1024	; 0x400
    a068:	ldrtmi	sp, [r4], #-504	; 0xfffffe08
    a06c:	eorvc	r2, r3, r0, lsl #6
    a070:	ldcllt	0, cr11, [r0, #12]!
    a074:			; <UNDEFINED> instruction: 0xf7fd9001
    a078:	ldmib	r4, {r0, r1, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
    a07c:	stmdals	r1, {r0, r9, sl, ip, sp, lr}
    a080:			; <UNDEFINED> instruction: 0x4614e7d2
    a084:	svclt	0x0000e7e2
    a088:	ldrbmi	lr, [r0, sp, lsr #18]!
    a08c:	ldrmi	r4, [r1], lr, lsl #12
    a090:			; <UNDEFINED> instruction: 0xf7fe4680
    a094:	ldmdavc	r4!, {r0, r2, r8, r9, fp, ip, sp, lr, pc}
    a098:	ldrdge	pc, [r0, -pc]
    a09c:	msreq	CPSR_fxc, #164, 2	; 0x29
    a0a0:	svceq	0x00fdf013
    a0a4:	svclt	0x000644fa
    a0a8:	ldmdavc	r4!, {r0, r2, r4, r5, r6, sl, fp, ip}^
    a0ac:	and	r4, r1, r5, lsr r6
    a0b0:	svcmi	0x0001f815
    a0b4:	rscsle	r2, fp, r0, lsr ip
    a0b8:	stc	7, cr15, [r0], {247}	; 0xf7
    a0bc:	stmdavs	r2, {r8, r9, sl, sp}
    a0c0:			; <UNDEFINED> instruction: 0xf815e002
    a0c4:	strcc	r4, [r1, -r1, lsl #30]
    a0c8:	andscc	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    a0cc:	ldrbtle	r0, [r8], #1305	; 0x519
    a0d0:	andle	r2, sp, lr, lsr #24
    a0d4:	svccs	0x0000b90c
    a0d8:	blmi	c7e654 <_zero_@@Base+0xc5e3b0>
    a0dc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    a0e0:	ldmvs	sl, {r0, r1, r3, r4, fp, sp, lr}^
    a0e4:	sbcsvs	r3, sl, r1, lsl #4
    a0e8:	andcc	pc, r0, r8, asr #17
    a0ec:			; <UNDEFINED> instruction: 0x87f0e8bd
    a0f0:			; <UNDEFINED> instruction: 0xf832786c
    a0f4:	ldreq	r3, [fp, #-20]	; 0xffffffec
    a0f8:	cfstr32ne	mvfx13, [fp], #944	; 0x3b0
    a0fc:	stmiane	r9!, {r0, r2, r3, r5, r6, r7, r8, r9, lr}^
    a100:	blmi	88154 <_zero_@@Base+0x67eb0>
    a104:	andseq	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    a108:	ldrbtle	r0, [r8], #1280	; 0x500
    a10c:	mvnle	r2, r0, lsl #24
    a110:	svclt	0x00a84589
    a114:	stmdblt	pc, {r0, r3, r7, r9, sl, lr}	; <UNPREDICTABLE>
    a118:	ldrtmi	r2, [ip], -r1, lsl #14
    a11c:	ldrtmi	r4, [r8], -r9, asr #12
    a120:			; <UNDEFINED> instruction: 0xf90ef7fe
    a124:	andeq	pc, r0, r8, asr #17
    a128:	blcs	b681fc <_zero_@@Base+0xb47f58>
    a12c:	movwcs	sp, #46	; 0x2e
    a130:	ldmdavc	r3!, {r0, r1, sp, lr}
    a134:	svclt	0x00042b2b
    a138:			; <UNDEFINED> instruction: 0x36017873
    a13c:			; <UNDEFINED> instruction: 0xf816e001
    a140:	blcs	c19d4c <_zero_@@Base+0xbf9aa8>
    a144:	stmibvs	r1, {r0, r1, r3, r4, r5, r6, r7, ip, lr, pc}
    a148:	strmi	fp, [pc], -r4, lsr #3
    a14c:			; <UNDEFINED> instruction: 0xf8072300
    a150:			; <UNDEFINED> instruction: 0xf1b93b01
    a154:	stclle	15, cr0, [r9]
    a158:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    a15c:	strbmi	r1, [lr], #-3186	; 0xfffff38e
    a160:	blcc	881b0 <_zero_@@Base+0x67f0c>
    a164:			; <UNDEFINED> instruction: 0xf1a342b2
    a168:			; <UNDEFINED> instruction: 0xf8070330
    a16c:	mvnsle	r3, r1, lsl #22
    a170:			; <UNDEFINED> instruction: 0x87f0e8bd
    a174:			; <UNDEFINED> instruction: 0x460a19f0
    a178:	blcc	881d8 <_zero_@@Base+0x67f34>
    a17c:			; <UNDEFINED> instruction: 0xf1a34286
    a180:			; <UNDEFINED> instruction: 0xf8020330
    a184:	mvnsle	r3, r1, lsl #22
    a188:	strb	r4, [r2, pc, lsl #8]!
    a18c:	strcc	r2, [r1], -r1, lsl #6
    a190:	ldmdavc	r3!, {r0, r1, sp, lr}
    a194:	b	2840f0 <_zero_@@Base+0x263e4c>
    a198:	ldr	r7, [pc, r9, ror #19]!
    a19c:	andeq	r5, r1, ip, asr sp
    a1a0:	ldrdeq	r0, [r0], -r8
    a1a4:			; <UNDEFINED> instruction: 0xf7f7b508
    a1a8:	stmdblt	r0, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
    a1ac:	stmdami	r3, {r3, r8, sl, fp, ip, sp, pc}
    a1b0:			; <UNDEFINED> instruction: 0xf7f74478
    a1b4:	andcs	lr, r1, lr, lsr fp
    a1b8:	bl	fe1c819c <_zero_@@Base+0xfe1a7ef8>
    a1bc:	strdeq	r4, [r0], -r0
    a1c0:			; <UNDEFINED> instruction: 0xf7f7b508
    a1c4:	stmdblt	r0, {r1, r2, r3, r8, r9, fp, sp, lr, pc}
    a1c8:	stmdami	r3, {r3, r8, sl, fp, ip, sp, pc}
    a1cc:			; <UNDEFINED> instruction: 0xf7f74478
    a1d0:	andcs	lr, r1, r0, lsr fp
    a1d4:	bl	1e481b8 <_zero_@@Base+0x1e27f14>
    a1d8:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    a1dc:	andeq	r0, r0, r0
    a1e0:	svclt	0x00081e4a
    a1e4:			; <UNDEFINED> instruction: 0xf0c04770
    a1e8:	addmi	r8, r8, #36, 2
    a1ec:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    a1f0:			; <UNDEFINED> instruction: 0xf0004211
    a1f4:	blx	fec2a658 <_zero_@@Base+0xfec0a3b4>
    a1f8:	blx	fec87000 <_zero_@@Base+0xfec66d5c>
    a1fc:	bl	fe8c6c08 <_zero_@@Base+0xfe8a6964>
    a200:			; <UNDEFINED> instruction: 0xf1c30303
    a204:	andge	r0, r4, #2080374784	; 0x7c000000
    a208:	movwne	lr, #15106	; 0x3b02
    a20c:	andeq	pc, r0, #79	; 0x4f
    a210:	svclt	0x0000469f
    a214:	andhi	pc, r0, pc, lsr #7
    a218:	svcvc	0x00c1ebb0
    a21c:	bl	10b9e24 <_zero_@@Base+0x1099b80>
    a220:	svclt	0x00280202
    a224:	sbcvc	lr, r1, r0, lsr #23
    a228:	svcvc	0x0081ebb0
    a22c:	bl	10b9e34 <_zero_@@Base+0x1099b90>
    a230:	svclt	0x00280202
    a234:	addvc	lr, r1, r0, lsr #23
    a238:	svcvc	0x0041ebb0
    a23c:	bl	10b9e44 <_zero_@@Base+0x1099ba0>
    a240:	svclt	0x00280202
    a244:	subvc	lr, r1, r0, lsr #23
    a248:	svcvc	0x0001ebb0
    a24c:	bl	10b9e54 <_zero_@@Base+0x1099bb0>
    a250:	svclt	0x00280202
    a254:	andvc	lr, r1, r0, lsr #23
    a258:	svcvs	0x00c1ebb0
    a25c:	bl	10b9e64 <_zero_@@Base+0x1099bc0>
    a260:	svclt	0x00280202
    a264:	sbcvs	lr, r1, r0, lsr #23
    a268:	svcvs	0x0081ebb0
    a26c:	bl	10b9e74 <_zero_@@Base+0x1099bd0>
    a270:	svclt	0x00280202
    a274:	addvs	lr, r1, r0, lsr #23
    a278:	svcvs	0x0041ebb0
    a27c:	bl	10b9e84 <_zero_@@Base+0x1099be0>
    a280:	svclt	0x00280202
    a284:	subvs	lr, r1, r0, lsr #23
    a288:	svcvs	0x0001ebb0
    a28c:	bl	10b9e94 <_zero_@@Base+0x1099bf0>
    a290:	svclt	0x00280202
    a294:	andvs	lr, r1, r0, lsr #23
    a298:	svcpl	0x00c1ebb0
    a29c:	bl	10b9ea4 <_zero_@@Base+0x1099c00>
    a2a0:	svclt	0x00280202
    a2a4:	sbcpl	lr, r1, r0, lsr #23
    a2a8:	svcpl	0x0081ebb0
    a2ac:	bl	10b9eb4 <_zero_@@Base+0x1099c10>
    a2b0:	svclt	0x00280202
    a2b4:	addpl	lr, r1, r0, lsr #23
    a2b8:	svcpl	0x0041ebb0
    a2bc:	bl	10b9ec4 <_zero_@@Base+0x1099c20>
    a2c0:	svclt	0x00280202
    a2c4:	subpl	lr, r1, r0, lsr #23
    a2c8:	svcpl	0x0001ebb0
    a2cc:	bl	10b9ed4 <_zero_@@Base+0x1099c30>
    a2d0:	svclt	0x00280202
    a2d4:	andpl	lr, r1, r0, lsr #23
    a2d8:	svcmi	0x00c1ebb0
    a2dc:	bl	10b9ee4 <_zero_@@Base+0x1099c40>
    a2e0:	svclt	0x00280202
    a2e4:	sbcmi	lr, r1, r0, lsr #23
    a2e8:	svcmi	0x0081ebb0
    a2ec:	bl	10b9ef4 <_zero_@@Base+0x1099c50>
    a2f0:	svclt	0x00280202
    a2f4:	addmi	lr, r1, r0, lsr #23
    a2f8:	svcmi	0x0041ebb0
    a2fc:	bl	10b9f04 <_zero_@@Base+0x1099c60>
    a300:	svclt	0x00280202
    a304:	submi	lr, r1, r0, lsr #23
    a308:	svcmi	0x0001ebb0
    a30c:	bl	10b9f14 <_zero_@@Base+0x1099c70>
    a310:	svclt	0x00280202
    a314:	andmi	lr, r1, r0, lsr #23
    a318:	svccc	0x00c1ebb0
    a31c:	bl	10b9f24 <_zero_@@Base+0x1099c80>
    a320:	svclt	0x00280202
    a324:	sbccc	lr, r1, r0, lsr #23
    a328:	svccc	0x0081ebb0
    a32c:	bl	10b9f34 <_zero_@@Base+0x1099c90>
    a330:	svclt	0x00280202
    a334:	addcc	lr, r1, r0, lsr #23
    a338:	svccc	0x0041ebb0
    a33c:	bl	10b9f44 <_zero_@@Base+0x1099ca0>
    a340:	svclt	0x00280202
    a344:	subcc	lr, r1, r0, lsr #23
    a348:	svccc	0x0001ebb0
    a34c:	bl	10b9f54 <_zero_@@Base+0x1099cb0>
    a350:	svclt	0x00280202
    a354:	andcc	lr, r1, r0, lsr #23
    a358:	svccs	0x00c1ebb0
    a35c:	bl	10b9f64 <_zero_@@Base+0x1099cc0>
    a360:	svclt	0x00280202
    a364:	sbccs	lr, r1, r0, lsr #23
    a368:	svccs	0x0081ebb0
    a36c:	bl	10b9f74 <_zero_@@Base+0x1099cd0>
    a370:	svclt	0x00280202
    a374:	addcs	lr, r1, r0, lsr #23
    a378:	svccs	0x0041ebb0
    a37c:	bl	10b9f84 <_zero_@@Base+0x1099ce0>
    a380:	svclt	0x00280202
    a384:	subcs	lr, r1, r0, lsr #23
    a388:	svccs	0x0001ebb0
    a38c:	bl	10b9f94 <_zero_@@Base+0x1099cf0>
    a390:	svclt	0x00280202
    a394:	andcs	lr, r1, r0, lsr #23
    a398:	svcne	0x00c1ebb0
    a39c:	bl	10b9fa4 <_zero_@@Base+0x1099d00>
    a3a0:	svclt	0x00280202
    a3a4:	sbcne	lr, r1, r0, lsr #23
    a3a8:	svcne	0x0081ebb0
    a3ac:	bl	10b9fb4 <_zero_@@Base+0x1099d10>
    a3b0:	svclt	0x00280202
    a3b4:	addne	lr, r1, r0, lsr #23
    a3b8:	svcne	0x0041ebb0
    a3bc:	bl	10b9fc4 <_zero_@@Base+0x1099d20>
    a3c0:	svclt	0x00280202
    a3c4:	subne	lr, r1, r0, lsr #23
    a3c8:	svcne	0x0001ebb0
    a3cc:	bl	10b9fd4 <_zero_@@Base+0x1099d30>
    a3d0:	svclt	0x00280202
    a3d4:	andne	lr, r1, r0, lsr #23
    a3d8:	svceq	0x00c1ebb0
    a3dc:	bl	10b9fe4 <_zero_@@Base+0x1099d40>
    a3e0:	svclt	0x00280202
    a3e4:	sbceq	lr, r1, r0, lsr #23
    a3e8:	svceq	0x0081ebb0
    a3ec:	bl	10b9ff4 <_zero_@@Base+0x1099d50>
    a3f0:	svclt	0x00280202
    a3f4:	addeq	lr, r1, r0, lsr #23
    a3f8:	svceq	0x0041ebb0
    a3fc:	bl	10ba004 <_zero_@@Base+0x1099d60>
    a400:	svclt	0x00280202
    a404:	subeq	lr, r1, r0, lsr #23
    a408:	svceq	0x0001ebb0
    a40c:	bl	10ba014 <_zero_@@Base+0x1099d70>
    a410:	svclt	0x00280202
    a414:	andeq	lr, r1, r0, lsr #23
    a418:			; <UNDEFINED> instruction: 0x47704610
    a41c:	andcs	fp, r1, ip, lsl #30
    a420:	ldrbmi	r2, [r0, -r0]!
    a424:			; <UNDEFINED> instruction: 0xf281fab1
    a428:	andseq	pc, pc, #-2147483600	; 0x80000030
    a42c:			; <UNDEFINED> instruction: 0xf002fa20
    a430:	tstlt	r8, r0, ror r7
    a434:	rscscc	pc, pc, pc, asr #32
    a438:	stmdblt	r6!, {ip, sp, lr, pc}^
    a43c:	rscsle	r2, r8, r0, lsl #18
    a440:	andmi	lr, r3, sp, lsr #18
    a444:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    a448:			; <UNDEFINED> instruction: 0x4006e8bd
    a44c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    a450:	smlatbeq	r3, r1, fp, lr
    a454:	svclt	0x00004770
    a458:			; <UNDEFINED> instruction: 0xf0002900
    a45c:	b	fe02a95c <_zero_@@Base+0xfe00a6b8>
    a460:	svclt	0x00480c01
    a464:	cdpne	2, 4, cr4, cr10, cr9, {2}
    a468:	tsthi	pc, r0	; <UNPREDICTABLE>
    a46c:	svclt	0x00480003
    a470:	addmi	r4, fp, #805306372	; 0x30000004
    a474:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    a478:			; <UNDEFINED> instruction: 0xf0004211
    a47c:	blx	fecea910 <_zero_@@Base+0xfecca66c>
    a480:	blx	fec86e94 <_zero_@@Base+0xfec66bf0>
    a484:	bl	fe846690 <_zero_@@Base+0xfe8263ec>
    a488:			; <UNDEFINED> instruction: 0xf1c20202
    a48c:	andge	r0, r4, pc, lsl r2
    a490:	andne	lr, r2, #0, 22
    a494:	andeq	pc, r0, pc, asr #32
    a498:	svclt	0x00004697
    a49c:	andhi	pc, r0, pc, lsr #7
    a4a0:	svcvc	0x00c1ebb3
    a4a4:	bl	103a0ac <_zero_@@Base+0x1019e08>
    a4a8:	svclt	0x00280000
    a4ac:	bicvc	lr, r1, #166912	; 0x28c00
    a4b0:	svcvc	0x0081ebb3
    a4b4:	bl	103a0bc <_zero_@@Base+0x1019e18>
    a4b8:	svclt	0x00280000
    a4bc:	orrvc	lr, r1, #166912	; 0x28c00
    a4c0:	svcvc	0x0041ebb3
    a4c4:	bl	103a0cc <_zero_@@Base+0x1019e28>
    a4c8:	svclt	0x00280000
    a4cc:	movtvc	lr, #7075	; 0x1ba3
    a4d0:	svcvc	0x0001ebb3
    a4d4:	bl	103a0dc <_zero_@@Base+0x1019e38>
    a4d8:	svclt	0x00280000
    a4dc:	movwvc	lr, #7075	; 0x1ba3
    a4e0:	svcvs	0x00c1ebb3
    a4e4:	bl	103a0ec <_zero_@@Base+0x1019e48>
    a4e8:	svclt	0x00280000
    a4ec:	bicvs	lr, r1, #166912	; 0x28c00
    a4f0:	svcvs	0x0081ebb3
    a4f4:	bl	103a0fc <_zero_@@Base+0x1019e58>
    a4f8:	svclt	0x00280000
    a4fc:	orrvs	lr, r1, #166912	; 0x28c00
    a500:	svcvs	0x0041ebb3
    a504:	bl	103a10c <_zero_@@Base+0x1019e68>
    a508:	svclt	0x00280000
    a50c:	movtvs	lr, #7075	; 0x1ba3
    a510:	svcvs	0x0001ebb3
    a514:	bl	103a11c <_zero_@@Base+0x1019e78>
    a518:	svclt	0x00280000
    a51c:	movwvs	lr, #7075	; 0x1ba3
    a520:	svcpl	0x00c1ebb3
    a524:	bl	103a12c <_zero_@@Base+0x1019e88>
    a528:	svclt	0x00280000
    a52c:	bicpl	lr, r1, #166912	; 0x28c00
    a530:	svcpl	0x0081ebb3
    a534:	bl	103a13c <_zero_@@Base+0x1019e98>
    a538:	svclt	0x00280000
    a53c:	orrpl	lr, r1, #166912	; 0x28c00
    a540:	svcpl	0x0041ebb3
    a544:	bl	103a14c <_zero_@@Base+0x1019ea8>
    a548:	svclt	0x00280000
    a54c:	movtpl	lr, #7075	; 0x1ba3
    a550:	svcpl	0x0001ebb3
    a554:	bl	103a15c <_zero_@@Base+0x1019eb8>
    a558:	svclt	0x00280000
    a55c:	movwpl	lr, #7075	; 0x1ba3
    a560:	svcmi	0x00c1ebb3
    a564:	bl	103a16c <_zero_@@Base+0x1019ec8>
    a568:	svclt	0x00280000
    a56c:	bicmi	lr, r1, #166912	; 0x28c00
    a570:	svcmi	0x0081ebb3
    a574:	bl	103a17c <_zero_@@Base+0x1019ed8>
    a578:	svclt	0x00280000
    a57c:	orrmi	lr, r1, #166912	; 0x28c00
    a580:	svcmi	0x0041ebb3
    a584:	bl	103a18c <_zero_@@Base+0x1019ee8>
    a588:	svclt	0x00280000
    a58c:	movtmi	lr, #7075	; 0x1ba3
    a590:	svcmi	0x0001ebb3
    a594:	bl	103a19c <_zero_@@Base+0x1019ef8>
    a598:	svclt	0x00280000
    a59c:	movwmi	lr, #7075	; 0x1ba3
    a5a0:	svccc	0x00c1ebb3
    a5a4:	bl	103a1ac <_zero_@@Base+0x1019f08>
    a5a8:	svclt	0x00280000
    a5ac:	biccc	lr, r1, #166912	; 0x28c00
    a5b0:	svccc	0x0081ebb3
    a5b4:	bl	103a1bc <_zero_@@Base+0x1019f18>
    a5b8:	svclt	0x00280000
    a5bc:	orrcc	lr, r1, #166912	; 0x28c00
    a5c0:	svccc	0x0041ebb3
    a5c4:	bl	103a1cc <_zero_@@Base+0x1019f28>
    a5c8:	svclt	0x00280000
    a5cc:	movtcc	lr, #7075	; 0x1ba3
    a5d0:	svccc	0x0001ebb3
    a5d4:	bl	103a1dc <_zero_@@Base+0x1019f38>
    a5d8:	svclt	0x00280000
    a5dc:	movwcc	lr, #7075	; 0x1ba3
    a5e0:	svccs	0x00c1ebb3
    a5e4:	bl	103a1ec <_zero_@@Base+0x1019f48>
    a5e8:	svclt	0x00280000
    a5ec:	biccs	lr, r1, #166912	; 0x28c00
    a5f0:	svccs	0x0081ebb3
    a5f4:	bl	103a1fc <_zero_@@Base+0x1019f58>
    a5f8:	svclt	0x00280000
    a5fc:	orrcs	lr, r1, #166912	; 0x28c00
    a600:	svccs	0x0041ebb3
    a604:	bl	103a20c <_zero_@@Base+0x1019f68>
    a608:	svclt	0x00280000
    a60c:	movtcs	lr, #7075	; 0x1ba3
    a610:	svccs	0x0001ebb3
    a614:	bl	103a21c <_zero_@@Base+0x1019f78>
    a618:	svclt	0x00280000
    a61c:	movwcs	lr, #7075	; 0x1ba3
    a620:	svcne	0x00c1ebb3
    a624:	bl	103a22c <_zero_@@Base+0x1019f88>
    a628:	svclt	0x00280000
    a62c:	bicne	lr, r1, #166912	; 0x28c00
    a630:	svcne	0x0081ebb3
    a634:	bl	103a23c <_zero_@@Base+0x1019f98>
    a638:	svclt	0x00280000
    a63c:	orrne	lr, r1, #166912	; 0x28c00
    a640:	svcne	0x0041ebb3
    a644:	bl	103a24c <_zero_@@Base+0x1019fa8>
    a648:	svclt	0x00280000
    a64c:	movtne	lr, #7075	; 0x1ba3
    a650:	svcne	0x0001ebb3
    a654:	bl	103a25c <_zero_@@Base+0x1019fb8>
    a658:	svclt	0x00280000
    a65c:	movwne	lr, #7075	; 0x1ba3
    a660:	svceq	0x00c1ebb3
    a664:	bl	103a26c <_zero_@@Base+0x1019fc8>
    a668:	svclt	0x00280000
    a66c:	biceq	lr, r1, #166912	; 0x28c00
    a670:	svceq	0x0081ebb3
    a674:	bl	103a27c <_zero_@@Base+0x1019fd8>
    a678:	svclt	0x00280000
    a67c:	orreq	lr, r1, #166912	; 0x28c00
    a680:	svceq	0x0041ebb3
    a684:	bl	103a28c <_zero_@@Base+0x1019fe8>
    a688:	svclt	0x00280000
    a68c:	movteq	lr, #7075	; 0x1ba3
    a690:	svceq	0x0001ebb3
    a694:	bl	103a29c <_zero_@@Base+0x1019ff8>
    a698:	svclt	0x00280000
    a69c:	movweq	lr, #7075	; 0x1ba3
    a6a0:	svceq	0x0000f1bc
    a6a4:	submi	fp, r0, #72, 30	; 0x120
    a6a8:	b	fe71c470 <_zero_@@Base+0xfe6fc1cc>
    a6ac:	svclt	0x00480f00
    a6b0:	ldrbmi	r4, [r0, -r0, asr #4]!
    a6b4:	andcs	fp, r0, r8, lsr pc
    a6b8:	b	13fa2d0 <_zero_@@Base+0x13da02c>
    a6bc:			; <UNDEFINED> instruction: 0xf04070ec
    a6c0:	ldrbmi	r0, [r0, -r1]!
    a6c4:			; <UNDEFINED> instruction: 0xf281fab1
    a6c8:	andseq	pc, pc, #-2147483600	; 0x80000030
    a6cc:	svceq	0x0000f1bc
    a6d0:			; <UNDEFINED> instruction: 0xf002fa23
    a6d4:	submi	fp, r0, #72, 30	; 0x120
    a6d8:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    a6dc:			; <UNDEFINED> instruction: 0xf06fbfc8
    a6e0:	svclt	0x00b84000
    a6e4:	andmi	pc, r0, pc, asr #32
    a6e8:	stmdalt	lr, {ip, sp, lr, pc}
    a6ec:	rscsle	r2, r4, r0, lsl #18
    a6f0:	andmi	lr, r3, sp, lsr #18
    a6f4:	mrc2	7, 5, pc, cr3, cr15, {7}
    a6f8:			; <UNDEFINED> instruction: 0x4006e8bd
    a6fc:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    a700:	smlatbeq	r3, r1, fp, lr
    a704:	svclt	0x00004770
    a708:			; <UNDEFINED> instruction: 0xf04fb502
    a70c:			; <UNDEFINED> instruction: 0xf7f70008
    a710:	stclt	8, cr14, [r2, #-160]	; 0xffffff60
    a714:	mvnsmi	lr, #737280	; 0xb4000
    a718:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    a71c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    a720:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    a724:	stmda	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a728:	blne	1d9b924 <_zero_@@Base+0x1d7b680>
    a72c:	strhle	r1, [sl], -r6
    a730:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    a734:			; <UNDEFINED> instruction: 0xf8553401
    a738:	strbmi	r3, [sl], -r4, lsl #30
    a73c:	ldrtmi	r4, [r8], -r1, asr #12
    a740:	adcmi	r4, r6, #152, 14	; 0x2600000
    a744:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    a748:	svclt	0x000083f8
    a74c:	ldrdeq	r5, [r1], -r2
    a750:	andeq	r5, r1, r8, asr #11
    a754:	svclt	0x00004770
    a758:	blt	fe548744 <_zero_@@Base+0xfe5284a0>

Disassembly of section .fini:

0000a75c <.fini>:
    a75c:	push	{r3, lr}
    a760:	pop	{r3, pc}
