-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity op_mem_write_impl_Lo_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    write_mem_config_offset_load_cast21_loc_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    write_mem_config_offset_load_cast21_loc_empty_n : IN STD_LOGIC;
    write_mem_config_offset_load_cast21_loc_read : OUT STD_LOGIC;
    padded_word_stream_V_data_V_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    padded_word_stream_V_data_V_full_n : IN STD_LOGIC;
    padded_word_stream_V_data_V_write : OUT STD_LOGIC;
    padded_word_stream_V_strb_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    padded_word_stream_V_strb_V_full_n : IN STD_LOGIC;
    padded_word_stream_V_strb_V_write : OUT STD_LOGIC;
    padded_word_stream_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    padded_word_stream_V_last_V_full_n : IN STD_LOGIC;
    padded_word_stream_V_last_V_write : OUT STD_LOGIC;
    word_stream_V_data_V_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    word_stream_V_data_V_empty_n : IN STD_LOGIC;
    word_stream_V_data_V_read : OUT STD_LOGIC;
    word_stream_V_strb_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    word_stream_V_strb_V_empty_n : IN STD_LOGIC;
    word_stream_V_strb_V_read : OUT STD_LOGIC;
    word_stream_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    word_stream_V_last_V_empty_n : IN STD_LOGIC;
    word_stream_V_last_V_read : OUT STD_LOGIC );
end;


architecture behav of op_mem_write_impl_Lo_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal write_mem_config_offset_load_cast21_loc_blk_n : STD_LOGIC;
    signal padded_word_stream_V_data_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal p_0156_1_i_i_reg_507 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_fu_439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal padded_word_stream_V_strb_V_blk_n : STD_LOGIC;
    signal padded_word_stream_V_last_V_blk_n : STD_LOGIC;
    signal word_stream_V_data_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_12_i_i_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal word_stream_V_strb_V_blk_n : STD_LOGIC;
    signal word_stream_V_last_V_blk_n : STD_LOGIC;
    signal word_stream_V_data_V0_status : STD_LOGIC;
    signal ap_block_state2 : BOOLEAN;
    signal element_counter_fu_377_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal padded_word_stream_V_data_V1_status : STD_LOGIC;
    signal tmp_last_V_fu_395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0156_1_i_i_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal element_counter_1_fu_429_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal element_counter_1_reg_512 : STD_LOGIC_VECTOR (63 downto 0);
    signal element_counter_4_i_s_fu_445_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_op61_write_state4 : BOOLEAN;
    signal ap_block_state4 : BOOLEAN;
    signal tmp_last_V_1_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal element_1_2_i_i_reg_175 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal element_1_1_i_i_reg_187 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_element_1_1_2_i_i_phi_fu_291_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal element_11_i_i_reg_199 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_phi_mux_element_1_0_2_i_i_phi_fu_304_p4 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_1_i_i_reg_211 : STD_LOGIC_VECTOR (0 downto 0);
    signal element_1_2_1_i_i_reg_223 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_strb_V_reg_233 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_reg_245 : STD_LOGIC_VECTOR (511 downto 0);
    signal element_1_2_3_i_i_reg_257 : STD_LOGIC_VECTOR (0 downto 0);
    signal element_counter_1_i_s_reg_266 : STD_LOGIC_VECTOR (63 downto 0);
    signal element_1_2_4_i_i_reg_275 : STD_LOGIC_VECTOR (0 downto 0);
    signal element_1_1_2_i_i_reg_287 : STD_LOGIC_VECTOR (63 downto 0);
    signal element_1_0_2_i_i_reg_300 : STD_LOGIC_VECTOR (511 downto 0);
    signal word_stream_V_data_V0_update : STD_LOGIC;
    signal padded_word_stream_V_data_V1_update : STD_LOGIC;
    signal element_counter_2_fu_136 : STD_LOGIC_VECTOR (63 downto 0);
    signal insert_padding_eleme_fu_140 : STD_LOGIC_VECTOR (5 downto 0);
    signal insert_padding_eleme_3_fu_342_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_373_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_i_i_fu_383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_i_i_fu_389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_i_i_37_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_419_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_fu_425_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_149_fu_435_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_condition_99 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (((exitcond_fu_439_p2 = ap_const_lv1_1) and (ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 = ap_const_lv1_1)) or ((ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 = ap_const_lv1_1) and (p_0156_1_i_i_reg_507 = ap_const_lv1_0))))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    element_11_i_i_reg_199_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (((ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 = ap_const_lv1_0) and (exitcond_fu_439_p2 = ap_const_lv1_1)) or ((ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 = ap_const_lv1_0) and (p_0156_1_i_i_reg_507 = ap_const_lv1_0))))) then 
                element_11_i_i_reg_199 <= ap_phi_mux_element_1_0_2_i_i_phi_fu_304_p4;
            elsif ((not(((ap_start = ap_const_logic_0) or (write_mem_config_offset_load_cast21_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                element_11_i_i_reg_199 <= ap_const_lv512_lc_1;
            end if; 
        end if;
    end process;

    element_1_0_2_i_i_reg_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (exitcond_fu_439_p2 = ap_const_lv1_1) and (p_0156_1_i_i_reg_507 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                element_1_0_2_i_i_reg_300 <= ap_const_lv512_lc_1;
            elsif (((p_0156_1_i_i_fu_408_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (padded_word_stream_V_data_V1_status = ap_const_logic_1))) then 
                element_1_0_2_i_i_reg_300 <= tmp_data_V_reg_245;
            end if; 
        end if;
    end process;

    element_1_1_2_i_i_reg_287_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (exitcond_fu_439_p2 = ap_const_lv1_1) and (p_0156_1_i_i_reg_507 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                element_1_1_2_i_i_reg_287 <= ap_const_lv64_0;
            elsif (((p_0156_1_i_i_fu_408_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (padded_word_stream_V_data_V1_status = ap_const_logic_1))) then 
                element_1_1_2_i_i_reg_287 <= tmp_strb_V_reg_233;
            end if; 
        end if;
    end process;

    element_1_1_i_i_reg_187_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (((ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 = ap_const_lv1_0) and (exitcond_fu_439_p2 = ap_const_lv1_1)) or ((ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 = ap_const_lv1_0) and (p_0156_1_i_i_reg_507 = ap_const_lv1_0))))) then 
                element_1_1_i_i_reg_187 <= ap_phi_mux_element_1_1_2_i_i_phi_fu_291_p4;
            elsif ((not(((ap_start = ap_const_logic_0) or (write_mem_config_offset_load_cast21_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                element_1_1_i_i_reg_187 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    element_1_2_1_i_i_reg_223_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_99)) then
                if ((tmp_12_i_i_fu_336_p2 = ap_const_lv1_0)) then 
                    element_1_2_1_i_i_reg_223 <= element_1_2_i_i_reg_175;
                elsif ((tmp_12_i_i_fu_336_p2 = ap_const_lv1_1)) then 
                    element_1_2_1_i_i_reg_223 <= word_stream_V_last_V_dout;
                end if;
            end if; 
        end if;
    end process;

    element_1_2_3_i_i_reg_257_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_0156_1_i_i_fu_408_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (padded_word_stream_V_data_V1_status = ap_const_logic_1))) then 
                element_1_2_3_i_i_reg_257 <= tmp_last_V_fu_395_p2;
            elsif ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (exitcond_fu_439_p2 = ap_const_lv1_0) and (p_0156_1_i_i_reg_507 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                element_1_2_3_i_i_reg_257 <= tmp_last_V_1_fu_451_p2;
            end if; 
        end if;
    end process;

    element_1_2_4_i_i_reg_275_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (exitcond_fu_439_p2 = ap_const_lv1_1) and (p_0156_1_i_i_reg_507 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                element_1_2_4_i_i_reg_275 <= element_1_2_3_i_i_reg_257;
            elsif (((p_0156_1_i_i_fu_408_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (padded_word_stream_V_data_V1_status = ap_const_logic_1))) then 
                element_1_2_4_i_i_reg_275 <= tmp_last_V_fu_395_p2;
            end if; 
        end if;
    end process;

    element_1_2_i_i_reg_175_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (((ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 = ap_const_lv1_0) and (exitcond_fu_439_p2 = ap_const_lv1_1)) or ((ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 = ap_const_lv1_0) and (p_0156_1_i_i_reg_507 = ap_const_lv1_0))))) then 
                element_1_2_i_i_reg_175 <= ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4;
            elsif ((not(((ap_start = ap_const_logic_0) or (write_mem_config_offset_load_cast21_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                element_1_2_i_i_reg_175 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    element_counter_1_i_s_reg_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_0156_1_i_i_fu_408_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (padded_word_stream_V_data_V1_status = ap_const_logic_1))) then 
                element_counter_1_i_s_reg_266 <= element_counter_fu_377_p2;
            elsif ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (exitcond_fu_439_p2 = ap_const_lv1_0) and (p_0156_1_i_i_reg_507 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                element_counter_1_i_s_reg_266 <= element_counter_4_i_s_fu_445_p2;
            end if; 
        end if;
    end process;

    element_counter_2_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (exitcond_fu_439_p2 = ap_const_lv1_1) and (p_0156_1_i_i_reg_507 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                element_counter_2_fu_136 <= element_counter_1_reg_512;
            elsif (((p_0156_1_i_i_fu_408_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (padded_word_stream_V_data_V1_status = ap_const_logic_1))) then 
                element_counter_2_fu_136 <= element_counter_fu_377_p2;
            elsif ((not(((ap_start = ap_const_logic_0) or (write_mem_config_offset_load_cast21_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                element_counter_2_fu_136 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    insert_padding_eleme_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((tmp_12_i_i_fu_336_p2 = ap_const_lv1_1) and (word_stream_V_data_V0_status = ap_const_logic_0))) and (tmp_12_i_i_fu_336_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                insert_padding_eleme_fu_140 <= ap_const_lv6_0;
            elsif ((not(((tmp_12_i_i_fu_336_p2 = ap_const_lv1_1) and (word_stream_V_data_V0_status = ap_const_logic_0))) and (tmp_12_i_i_fu_336_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                insert_padding_eleme_fu_140 <= insert_padding_eleme_3_fu_342_p2;
            elsif ((not(((ap_start = ap_const_logic_0) or (write_mem_config_offset_load_cast21_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                insert_padding_eleme_fu_140 <= write_mem_config_offset_load_cast21_loc_dout(11 downto 6);
            end if; 
        end if;
    end process;

    p_1_i_i_reg_211_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (((ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 = ap_const_lv1_0) and (exitcond_fu_439_p2 = ap_const_lv1_1)) or ((ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 = ap_const_lv1_0) and (p_0156_1_i_i_reg_507 = ap_const_lv1_0))))) then 
                p_1_i_i_reg_211 <= p_0156_1_i_i_reg_507;
            elsif ((not(((ap_start = ap_const_logic_0) or (write_mem_config_offset_load_cast21_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_1_i_i_reg_211 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    tmp_data_V_reg_245_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_99)) then
                if ((tmp_12_i_i_fu_336_p2 = ap_const_lv1_0)) then 
                    tmp_data_V_reg_245 <= element_11_i_i_reg_199;
                elsif ((tmp_12_i_i_fu_336_p2 = ap_const_lv1_1)) then 
                    tmp_data_V_reg_245 <= word_stream_V_data_V_dout;
                end if;
            end if; 
        end if;
    end process;

    tmp_strb_V_reg_233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_99)) then
                if ((tmp_12_i_i_fu_336_p2 = ap_const_lv1_0)) then 
                    tmp_strb_V_reg_233 <= element_1_1_i_i_reg_187;
                elsif ((tmp_12_i_i_fu_336_p2 = ap_const_lv1_1)) then 
                    tmp_strb_V_reg_233 <= word_stream_V_strb_V_dout;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_0156_1_i_i_fu_408_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (padded_word_stream_V_data_V1_status = ap_const_logic_1))) then
                element_counter_1_reg_512 <= element_counter_1_fu_429_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (padded_word_stream_V_data_V1_status = ap_const_logic_1))) then
                p_0156_1_i_i_reg_507 <= p_0156_1_i_i_fu_408_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, write_mem_config_offset_load_cast21_loc_empty_n, ap_CS_fsm_state3, ap_CS_fsm_state4, p_0156_1_i_i_reg_507, exitcond_fu_439_p2, ap_CS_fsm_state2, tmp_12_i_i_fu_336_p2, word_stream_V_data_V0_status, padded_word_stream_V_data_V1_status, ap_predicate_op61_write_state4, ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (write_mem_config_offset_load_cast21_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((tmp_12_i_i_fu_336_p2 = ap_const_lv1_1) and (word_stream_V_data_V0_status = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (padded_word_stream_V_data_V1_status = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (((exitcond_fu_439_p2 = ap_const_lv1_1) and (ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 = ap_const_lv1_1)) or ((ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 = ap_const_lv1_1) and (p_0156_1_i_i_reg_507 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (((ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 = ap_const_lv1_0) and (exitcond_fu_439_p2 = ap_const_lv1_1)) or ((ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 = ap_const_lv1_0) and (p_0156_1_i_i_reg_507 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (exitcond_fu_439_p2 = ap_const_lv1_0) and (p_0156_1_i_i_reg_507 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, write_mem_config_offset_load_cast21_loc_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (write_mem_config_offset_load_cast21_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_assign_proc : process(tmp_12_i_i_fu_336_p2, word_stream_V_data_V0_status)
    begin
                ap_block_state2 <= ((tmp_12_i_i_fu_336_p2 = ap_const_lv1_1) and (word_stream_V_data_V0_status = ap_const_logic_0));
    end process;


    ap_block_state4_assign_proc : process(padded_word_stream_V_data_V1_status, ap_predicate_op61_write_state4)
    begin
                ap_block_state4 <= ((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1));
    end process;


    ap_condition_99_assign_proc : process(ap_CS_fsm_state2, tmp_12_i_i_fu_336_p2, word_stream_V_data_V0_status)
    begin
                ap_condition_99 <= (not(((tmp_12_i_i_fu_336_p2 = ap_const_lv1_1) and (word_stream_V_data_V0_status = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state4, p_0156_1_i_i_reg_507, exitcond_fu_439_p2, padded_word_stream_V_data_V1_status, ap_predicate_op61_write_state4, ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4)
    begin
        if ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (((exitcond_fu_439_p2 = ap_const_lv1_1) and (ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 = ap_const_lv1_1)) or ((ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 = ap_const_lv1_1) and (p_0156_1_i_i_reg_507 = ap_const_lv1_0))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_element_1_0_2_i_i_phi_fu_304_p4_assign_proc : process(ap_CS_fsm_state4, p_0156_1_i_i_reg_507, exitcond_fu_439_p2, element_1_0_2_i_i_reg_300)
    begin
        if (((exitcond_fu_439_p2 = ap_const_lv1_1) and (p_0156_1_i_i_reg_507 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_phi_mux_element_1_0_2_i_i_phi_fu_304_p4 <= ap_const_lv512_lc_1;
        else 
            ap_phi_mux_element_1_0_2_i_i_phi_fu_304_p4 <= element_1_0_2_i_i_reg_300;
        end if; 
    end process;


    ap_phi_mux_element_1_1_2_i_i_phi_fu_291_p4_assign_proc : process(ap_CS_fsm_state4, p_0156_1_i_i_reg_507, exitcond_fu_439_p2, element_1_1_2_i_i_reg_287)
    begin
        if (((exitcond_fu_439_p2 = ap_const_lv1_1) and (p_0156_1_i_i_reg_507 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_phi_mux_element_1_1_2_i_i_phi_fu_291_p4 <= ap_const_lv64_0;
        else 
            ap_phi_mux_element_1_1_2_i_i_phi_fu_291_p4 <= element_1_1_2_i_i_reg_287;
        end if; 
    end process;


    ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4_assign_proc : process(ap_CS_fsm_state4, p_0156_1_i_i_reg_507, exitcond_fu_439_p2, element_1_2_3_i_i_reg_257, element_1_2_4_i_i_reg_275)
    begin
        if (((exitcond_fu_439_p2 = ap_const_lv1_1) and (p_0156_1_i_i_reg_507 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 <= element_1_2_3_i_i_reg_257;
        else 
            ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 <= element_1_2_4_i_i_reg_275;
        end if; 
    end process;


    ap_predicate_op61_write_state4_assign_proc : process(p_0156_1_i_i_reg_507, exitcond_fu_439_p2)
    begin
                ap_predicate_op61_write_state4 <= ((exitcond_fu_439_p2 = ap_const_lv1_0) and (p_0156_1_i_i_reg_507 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4, p_0156_1_i_i_reg_507, exitcond_fu_439_p2, padded_word_stream_V_data_V1_status, ap_predicate_op61_write_state4, ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4)
    begin
        if ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (((exitcond_fu_439_p2 = ap_const_lv1_1) and (ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 = ap_const_lv1_1)) or ((ap_phi_mux_element_1_2_4_i_i_phi_fu_279_p4 = ap_const_lv1_1) and (p_0156_1_i_i_reg_507 = ap_const_lv1_0))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    element_counter_1_fu_429_p2 <= std_logic_vector(unsigned(element_counter_fu_377_p2) + unsigned(tmp_3_fu_425_p1));
    element_counter_4_i_s_fu_445_p2 <= std_logic_vector(unsigned(element_counter_1_i_s_reg_266) + unsigned(ap_const_lv64_1));
    element_counter_fu_377_p2 <= std_logic_vector(unsigned(ap_const_lv64_1) + unsigned(element_counter_2_fu_136));
    exitcond_fu_439_p2 <= "1" when (tmp_149_fu_435_p1 = ap_const_lv6_0) else "0";
    insert_padding_eleme_3_fu_342_p2 <= std_logic_vector(unsigned(insert_padding_eleme_fu_140) + unsigned(ap_const_lv6_3F));
    not_tmp_i_i_fu_389_p2 <= (tmp_14_i_i_fu_383_p2 xor ap_const_lv1_1);
    p_0156_1_i_i_fu_408_p2 <= (p_1_i_i_reg_211 or p_1_i_i_37_fu_402_p2);
    p_1_i_i_37_fu_402_p2 <= (not_tmp_i_i_fu_389_p2 and element_1_2_1_i_i_reg_223);
    padded_word_stream_V_data_V1_status <= (padded_word_stream_V_strb_V_full_n and padded_word_stream_V_last_V_full_n and padded_word_stream_V_data_V_full_n);

    padded_word_stream_V_data_V1_update_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, padded_word_stream_V_data_V1_status, ap_predicate_op61_write_state4)
    begin
        if (((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (ap_predicate_op61_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (padded_word_stream_V_data_V1_status = ap_const_logic_1)))) then 
            padded_word_stream_V_data_V1_update <= ap_const_logic_1;
        else 
            padded_word_stream_V_data_V1_update <= ap_const_logic_0;
        end if; 
    end process;


    padded_word_stream_V_data_V_blk_n_assign_proc : process(padded_word_stream_V_data_V_full_n, ap_CS_fsm_state3, ap_CS_fsm_state4, p_0156_1_i_i_reg_507, exitcond_fu_439_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((exitcond_fu_439_p2 = ap_const_lv1_0) and (p_0156_1_i_i_reg_507 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            padded_word_stream_V_data_V_blk_n <= padded_word_stream_V_data_V_full_n;
        else 
            padded_word_stream_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    padded_word_stream_V_data_V_din_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, padded_word_stream_V_data_V1_status, ap_predicate_op61_write_state4, tmp_data_V_reg_245)
    begin
        if ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (ap_predicate_op61_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            padded_word_stream_V_data_V_din <= ap_const_lv512_lc_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (padded_word_stream_V_data_V1_status = ap_const_logic_1))) then 
            padded_word_stream_V_data_V_din <= tmp_data_V_reg_245;
        else 
            padded_word_stream_V_data_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    padded_word_stream_V_data_V_write <= padded_word_stream_V_data_V1_update;

    padded_word_stream_V_last_V_blk_n_assign_proc : process(padded_word_stream_V_last_V_full_n, ap_CS_fsm_state3, ap_CS_fsm_state4, p_0156_1_i_i_reg_507, exitcond_fu_439_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((exitcond_fu_439_p2 = ap_const_lv1_0) and (p_0156_1_i_i_reg_507 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            padded_word_stream_V_last_V_blk_n <= padded_word_stream_V_last_V_full_n;
        else 
            padded_word_stream_V_last_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    padded_word_stream_V_last_V_din_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, padded_word_stream_V_data_V1_status, tmp_last_V_fu_395_p2, ap_predicate_op61_write_state4, tmp_last_V_1_fu_451_p2)
    begin
        if ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (ap_predicate_op61_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            padded_word_stream_V_last_V_din <= tmp_last_V_1_fu_451_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (padded_word_stream_V_data_V1_status = ap_const_logic_1))) then 
            padded_word_stream_V_last_V_din <= tmp_last_V_fu_395_p2;
        else 
            padded_word_stream_V_last_V_din <= "X";
        end if; 
    end process;

    padded_word_stream_V_last_V_write <= padded_word_stream_V_data_V1_update;

    padded_word_stream_V_strb_V_blk_n_assign_proc : process(padded_word_stream_V_strb_V_full_n, ap_CS_fsm_state3, ap_CS_fsm_state4, p_0156_1_i_i_reg_507, exitcond_fu_439_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((exitcond_fu_439_p2 = ap_const_lv1_0) and (p_0156_1_i_i_reg_507 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            padded_word_stream_V_strb_V_blk_n <= padded_word_stream_V_strb_V_full_n;
        else 
            padded_word_stream_V_strb_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    padded_word_stream_V_strb_V_din_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, padded_word_stream_V_data_V1_status, ap_predicate_op61_write_state4, tmp_strb_V_reg_233)
    begin
        if ((not(((padded_word_stream_V_data_V1_status = ap_const_logic_0) and (ap_predicate_op61_write_state4 = ap_const_boolean_1))) and (ap_predicate_op61_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            padded_word_stream_V_strb_V_din <= ap_const_lv64_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (padded_word_stream_V_data_V1_status = ap_const_logic_1))) then 
            padded_word_stream_V_strb_V_din <= tmp_strb_V_reg_233;
        else 
            padded_word_stream_V_strb_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    padded_word_stream_V_strb_V_write <= padded_word_stream_V_data_V1_update;
    tmp_12_i_i_fu_336_p2 <= "1" when (insert_padding_eleme_fu_140 = ap_const_lv6_0) else "0";
    tmp_149_fu_435_p1 <= element_counter_1_i_s_reg_266(6 - 1 downto 0);
    tmp_14_i_i_fu_383_p2 <= "1" when (tmp_fu_373_p1 = ap_const_lv6_3F) else "0";
    tmp_2_fu_419_p2 <= (tmp_fu_373_p1 xor ap_const_lv6_3F);
    tmp_3_fu_425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_419_p2),64));
    tmp_fu_373_p1 <= element_counter_2_fu_136(6 - 1 downto 0);
    tmp_last_V_1_fu_451_p2 <= "1" when (tmp_149_fu_435_p1 = ap_const_lv6_3F) else "0";
    tmp_last_V_fu_395_p2 <= (tmp_14_i_i_fu_383_p2 and element_1_2_1_i_i_reg_223);
    word_stream_V_data_V0_status <= (word_stream_V_strb_V_empty_n and word_stream_V_last_V_empty_n and word_stream_V_data_V_empty_n);

    word_stream_V_data_V0_update_assign_proc : process(ap_CS_fsm_state2, tmp_12_i_i_fu_336_p2, word_stream_V_data_V0_status)
    begin
        if ((not(((tmp_12_i_i_fu_336_p2 = ap_const_lv1_1) and (word_stream_V_data_V0_status = ap_const_logic_0))) and (tmp_12_i_i_fu_336_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            word_stream_V_data_V0_update <= ap_const_logic_1;
        else 
            word_stream_V_data_V0_update <= ap_const_logic_0;
        end if; 
    end process;


    word_stream_V_data_V_blk_n_assign_proc : process(word_stream_V_data_V_empty_n, ap_CS_fsm_state2, tmp_12_i_i_fu_336_p2)
    begin
        if (((tmp_12_i_i_fu_336_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            word_stream_V_data_V_blk_n <= word_stream_V_data_V_empty_n;
        else 
            word_stream_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    word_stream_V_data_V_read <= word_stream_V_data_V0_update;

    word_stream_V_last_V_blk_n_assign_proc : process(word_stream_V_last_V_empty_n, ap_CS_fsm_state2, tmp_12_i_i_fu_336_p2)
    begin
        if (((tmp_12_i_i_fu_336_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            word_stream_V_last_V_blk_n <= word_stream_V_last_V_empty_n;
        else 
            word_stream_V_last_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    word_stream_V_last_V_read <= word_stream_V_data_V0_update;

    word_stream_V_strb_V_blk_n_assign_proc : process(word_stream_V_strb_V_empty_n, ap_CS_fsm_state2, tmp_12_i_i_fu_336_p2)
    begin
        if (((tmp_12_i_i_fu_336_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            word_stream_V_strb_V_blk_n <= word_stream_V_strb_V_empty_n;
        else 
            word_stream_V_strb_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    word_stream_V_strb_V_read <= word_stream_V_data_V0_update;

    write_mem_config_offset_load_cast21_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, write_mem_config_offset_load_cast21_loc_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            write_mem_config_offset_load_cast21_loc_blk_n <= write_mem_config_offset_load_cast21_loc_empty_n;
        else 
            write_mem_config_offset_load_cast21_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    write_mem_config_offset_load_cast21_loc_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, write_mem_config_offset_load_cast21_loc_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (write_mem_config_offset_load_cast21_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            write_mem_config_offset_load_cast21_loc_read <= ap_const_logic_1;
        else 
            write_mem_config_offset_load_cast21_loc_read <= ap_const_logic_0;
        end if; 
    end process;

end behav;
