-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.


-- Generated by Quartus Prime Version 18.1 (Build Build 646 04/11/2019)
-- Created on Tue Jan 26 07:29:37 2021

FUNCTION ADCReadbackTopLevel (ADC_Busy_n, ADC_CLK_Readback, ADC_Data, SysCLK, ADC_Trigger)
	RETURNS (ADC_Convert, ADC_CLK, ADC_NewDataFlag, ADC_ReadbackData[19..0], ADC_TimebaseCount[31..0], clk_80M, clk_320M, clk_240M, clk_160M, clk_en_p, ADC_Data_in);
