[{"commit":{"message":"Use vsetivli when num_elements is less than or equal to 31"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"743f6c187d7da3307f1f6bdeb39bbdb0046c3fb1"},{"commit":{"message":"Fix the use of inaccurate types"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"9e3156733f9840c958f2f77af1248201aefb3671"},{"commit":{"message":"Replace vsetvli with a new function rvv_vsetvli that can be passed in the actual vector length"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"69f82f54e5a46da67f8e8511d43f91947bd31dd4"},{"commit":{"message":"introduce another parameter to receive a temporary register"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"}],"sha":"865126a1c7ef9d17c4384e7c38792a59f0ea5946"},{"commit":{"message":"Add function rvv_vsetvli to simplify the code"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"7803bb742f1d934d40528730a4b740f5476f63d8"},{"commit":{"message":"Fix vreduce for small width vector operations (#7)\n"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"f4b834aabc7cb588c6dfce49afb84285410071c7"},{"commit":{"message":"RISCV: Add support for small width vector operations"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"170a5b69c9e7075ac60b8fd87bf61faed8750801"}]