Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Oct 18 12:29:57 2021
| Host         : JL69XDHR2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zxnexys_zxclock_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of zxnexys_zxclock_0_2 (specnext.com:specnext:zxclock:1.0) from (Rev. 42) to (Rev. 43)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'zxnexys_zxclock_0_2'.


-Upgrade has removed interface 'sys_reset_n'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'zxnexys_zxclock_0_2'. These changes may impact your design.


-Upgrade has removed port 'an'

-Upgrade has removed port 'ca'

-Upgrade has removed port 'sys_reset_n'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Oct 18 11:40:47 2021
| Host         : JL69XDHR2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zxnexys_zxclock_0_2'

1. Summary
----------

SUCCESS in the upgrade of zxnexys_zxclock_0_2 (specnext.com:specnext:zxclock:1.0) from (Rev. 41) to (Rev. 42)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Oct 18 10:05:11 2021
| Host         : JL69XDHR2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zxnexys_zxclock_0_2'

1. Summary
----------

SUCCESS in the upgrade of zxnexys_zxclock_0_2 (specnext.com:specnext:zxclock:1.0) from (Rev. 40) to (Rev. 41)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Oct 18 09:47:03 2021
| Host         : JL69XDHR2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zxnexys_zxreset_0_4'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of zxnexys_zxreset_0_4 (specnext.com:specnext:zxreset:1.0) from (Rev. 48) to (Rev. 51)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'zxnexys_zxreset_0_4'.


-Upgrade has added interface 'sys_reset_n' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'zxnexys_zxreset_0_4'. These changes may impact your design.


-Upgrade has added port 'sys_reset_n'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Oct 18 09:47:03 2021
| Host         : JL69XDHR2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zxnexys_zxclock_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of zxnexys_zxclock_0_2 (specnext.com:specnext:zxclock:1.0) from (Rev. 38) to (Rev. 40)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'zxnexys_zxclock_0_2'.


-Upgrade has removed interface 'sys_reset'

-Upgrade has added interface 'sys_reset_n' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'zxnexys_zxclock_0_2'. These changes may impact your design.


-Upgrade has removed port 'sys_reset'

-Upgrade has added port 'sys_reset_n'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Oct 18 09:10:39 2021
| Host         : JL69XDHR2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zxnexys_zxclock_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of zxnexys_zxclock_0_2 (specnext.com:specnext:zxclock:1.0) from (Rev. 27) to (Rev. 38)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'zxnexys_zxclock_0_2'.


-Upgrade has added interface 'sys_reset' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'zxnexys_zxclock_0_2'. These changes may impact your design.


-Upgrade has removed port 'locked_0'

-Upgrade has removed port 'locked_1'

-Upgrade has removed port 'locked_2'

-Upgrade has added port 'sys_reset'


4. Customization warnings
-------------------------

Parameter 'Locks' is no longer present on the upgraded IP 'zxnexys_zxclock_0_2', and cannot be set to '3'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv specnext.com:specnext:zxclock:1.0 -user_name zxnexys_zxclock_0_2
set_property -dict "\
  CONFIG.Component_Name {zxnexys_zxclock_0_2} \
  CONFIG.PIPELINE_STAGES {1} \
  CONFIG.SYNC_STAGES {3} \
  CONFIG.clk_14.ASSOCIATED_BUSIF {} \
  CONFIG.clk_14.ASSOCIATED_RESET {} \
  CONFIG.clk_14.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.clk_14.FREQ_HZ {14000000} \
  CONFIG.clk_14.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk_14.INSERT_VIP {0} \
  CONFIG.clk_14.PHASE {0.0} \
  CONFIG.clk_140.ASSOCIATED_BUSIF {} \
  CONFIG.clk_140.ASSOCIATED_RESET {} \
  CONFIG.clk_140.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.clk_140.FREQ_HZ {140000000} \
  CONFIG.clk_140.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk_140.INSERT_VIP {0} \
  CONFIG.clk_140.PHASE {0.0} \
  CONFIG.clk_28.ASSOCIATED_BUSIF {} \
  CONFIG.clk_28.ASSOCIATED_RESET {} \
  CONFIG.clk_28.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.clk_28.FREQ_HZ {28000000} \
  CONFIG.clk_28.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk_28.INSERT_VIP {0} \
  CONFIG.clk_28.PHASE {0.0} \
  CONFIG.clk_28_n.ASSOCIATED_BUSIF {} \
  CONFIG.clk_28_n.ASSOCIATED_RESET {} \
  CONFIG.clk_28_n.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.clk_28_n.FREQ_HZ {28000000} \
  CONFIG.clk_28_n.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk_28_n.INSERT_VIP {0} \
  CONFIG.clk_28_n.PHASE {180} \
  CONFIG.clk_7.ASSOCIATED_BUSIF {} \
  CONFIG.clk_7.ASSOCIATED_RESET {} \
  CONFIG.clk_7.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.clk_7.FREQ_HZ {7000000} \
  CONFIG.clk_7.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk_7.INSERT_VIP {0} \
  CONFIG.clk_7.PHASE {0.0} \
  CONFIG.clk_memory.ASSOCIATED_BUSIF {} \
  CONFIG.clk_memory.ASSOCIATED_RESET {} \
  CONFIG.clk_memory.CLK_DOMAIN {zxnexys_zxclock_0_2_clk_memory} \
  CONFIG.clk_memory.FREQ_HZ {100000000} \
  CONFIG.clk_memory.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk_memory.INSERT_VIP {0} \
  CONFIG.clk_memory.PHASE {0.0} \
  CONFIG.clk_peripheral.ASSOCIATED_BUSIF {} \
  CONFIG.clk_peripheral.ASSOCIATED_RESET {} \
  CONFIG.clk_peripheral.CLK_DOMAIN {zxnexys_zxclock_0_2_clk_peripheral} \
  CONFIG.clk_peripheral.FREQ_HZ {100000000} \
  CONFIG.clk_peripheral.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk_peripheral.INSERT_VIP {0} \
  CONFIG.clk_peripheral.PHASE {0.0} \
  CONFIG.clk_peripheral_n.ASSOCIATED_BUSIF {} \
  CONFIG.clk_peripheral_n.ASSOCIATED_RESET {} \
  CONFIG.clk_peripheral_n.CLK_DOMAIN {zxnexys_zxclock_0_2_clk_peripheral_n} \
  CONFIG.clk_peripheral_n.FREQ_HZ {100000000} \
  CONFIG.clk_peripheral_n.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk_peripheral_n.INSERT_VIP {0} \
  CONFIG.clk_peripheral_n.PHASE {0.0} \
  CONFIG.clk_video.ASSOCIATED_BUSIF {} \
  CONFIG.clk_video.ASSOCIATED_RESET {} \
  CONFIG.clk_video.CLK_DOMAIN {zxnexys_zxclock_0_2_clk_video} \
  CONFIG.clk_video.FREQ_HZ {100000000} \
  CONFIG.clk_video.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk_video.INSERT_VIP {0} \
  CONFIG.clk_video.PHASE {0.0} " [get_ips zxnexys_zxclock_0_2]


