- inputs:
    area: 0.08950487053786514
    cells: 0.00429
    ios: 0.01048
    levels: 0.08203125
    nets: 0.005536
    dffs: 0.1407925407925408
    nots: 0.023776223776223775
    ands: 0.28438228438228436
    nands: 0.05128205128205128
    ors: 0.35058275058275057
    nors: 0.04149184149184149
    xors: 0.06060606060606061
    xnors: 0.019114219114219115
    muxes: 0.027972027972027972
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.1
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
- inputs:
    area: 0.10250228515745392
    cells: 0.006398
    ios: 0.0155
    levels: 0.1171875
    nets: 0.02369
    dffs: 0.12066270709596749
    nots: 0.02782119412316349
    ands: 0.2210065645514223
    nands: 0.03219756173804314
    ors: 0.1400437636761488
    nors: 0.053141606752110035
    xors: 0.07846201938105658
    xnors: 0.01625507971241013
    muxes: 0.310409502969678
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.1
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
- inputs:
    area: 0.07723742837834517
    cells: 0.004904
    ios: 0.01083
    levels: 0.109375
    nets: 0.005372
    dffs: 0.07300163132137032
    nots: 0.07422512234910278
    ands: 0.23531810766721045
    nands: 0.02202283849918434
    ors: 0.21084828711256118
    nors: 0.09216965742251224
    xors: 0.17781402936378465
    xnors: 0.04934747145187602
    muxes: 0.06525285481239804
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.1
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
- inputs:
    area: 0.030836254636385396
    cells: 0.0013
    ios: 0.0011
    levels: 0.0859375
    nets: 0.001624
    dffs: 0.19230769230769232
    nots: 0.010769230769230769
    ands: 0.14615384615384616
    nands: 0.024615384615384615
    ors: 0.5138461538461538
    nors: 0.016923076923076923
    xors: 0.02923076923076923
    xnors: 0.018461538461538463
    muxes: 0.047692307692307694
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.1
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
- inputs:
    area: 0.3271822488193698
    cells: 0.034728
    ios: 0.09746
    levels: 0.2421875
    nets: 0.042018
    dffs: 0.21175996314213316
    nots: 0.04445980188896568
    ands: 0.30494125777470626
    nands: 0.035302925593181295
    ors: 0.11155263764109652
    nors: 0.04313522229900944
    xors: 0.13073024648698456
    xnors: 0.04417184980419258
    muxes: 0.07394609536973047
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.15
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
- inputs:
    area: 0.10036270562315466
    cells: 4.0e-06
    ios: -2.0e-05
    levels: -0.00390625
    nets: 0.000144
    dffs: 1.0
    nots: 0.0
    ands: 0.0
    nands: 0.0
    ors: 0.0
    nors: 0.0
    xors: 0.0
    xnors: 0.0
    muxes: 0.0
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.1
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
- inputs:
    area: 0.20488012068036274
    cells: 0.054228
    ios: 0.07562
    levels: 0.0078125
    nets: 0.093792
    dffs: 0.13941137419783137
    nots: 0.12532271151434682
    ands: 0.2131740060485358
    nands: 0.07379951316662979
    ors: 0.18495979936564136
    nors: 0.125027660986944
    xors: 0.11064394777605666
    xnors: 0.027660986944014164
    muxes: 0.0
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.16
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
- inputs:
    area: 0.01369359713515773
    cells: 2.0e-06
    ios: 2.0e-05
    levels: 0.00390625
    nets: 4.0e-06
    dffs: 0.0
    nots: 1.0
    ands: 0.0
    nands: 0.0
    ors: 0.0
    nors: 0.0
    xors: 0.0
    xnors: 0.0
    muxes: 0.0
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.1
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
- inputs:
    area: 0.03295480678140899
    cells: 0.000506
    ios: 0.00225
    levels: 0.01953125
    nets: 0.00083
    dffs: 0.25296442687747034
    nots: 0.0
    ands: 0.12648221343873517
    nands: 0.1225296442687747
    ors: 0.003952569169960474
    nors: 0.1225296442687747
    xors: 0.2490118577075099
    xnors: 0.1225296442687747
    muxes: 0.0
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.1
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
- inputs:
    area: 0.2618089676271613
    cells: 0.029926
    ios: 0.06708
    levels: 0.2265625
    nets: 0.041772
    dffs: 0.12965314442290984
    nots: 0.060215197487134935
    ands: 0.27086814141549154
    nands: 0.040700394305954686
    ors: 0.10298736884314642
    nors: 0.05540332820958364
    xors: 0.1362026331617991
    xnors: 0.06308895275011696
    muxes: 0.14088083940386287
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.1
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
- inputs:
    area: 0.05951681411584462
    cells: 0.001936
    ios: 0.00491
    levels: 0.0390625
    nets: 0.002236
    dffs: 0.20041322314049587
    nots: 0.04442148760330578
    ands: 0.2634297520661157
    nands: 0.04442148760330578
    ors: 0.27582644628099173
    nors: 0.040289256198347105
    xors: 0.0506198347107438
    xnors: 0.006198347107438017
    muxes: 0.0743801652892562
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.1
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
- inputs:
    area: 0.20959523439238786
    cells: 0.033682
    ios: 0.05027
    levels: 0.28515625
    nets: 0.036188
    dffs: 0.09577816044177899
    nots: 0.0581913188052966
    ands: 0.3071076539397898
    nands: 0.05350038596282881
    ors: 0.1571759396710409
    nors: 0.03366783445163589
    xors: 0.14619084377412267
    xnors: 0.03651802149516062
    muxes: 0.1118698414583457
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.1
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
- inputs:
    area: 0.062492084698784055
    cells: 0.002118
    ios: 0.00546
    levels: 0.0625
    nets: 0.002274
    dffs: 0.13408876298394712
    nots: 0.004721435316336166
    ands: 0.31067044381491976
    nands: 0.0028328611898017
    ors: 0.20679886685552407
    nors: 0.04060434372049103
    xors: 0.13786591123701605
    xnors: 0.013220018885741265
    muxes: 0.14919735599622286
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.1
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
- inputs:
    area: 0.259582677099224
    cells: 0.01534
    ios: 0.06503
    levels: 0.06640625
    nets: 0.017836
    dffs: 0.3774445893089961
    nots: 0.03246414602346806
    ands: 0.0924380704041721
    nands: 0.006779661016949152
    ors: 0.07027379400260757
    nors: 0.009908735332464147
    xors: 0.014732724902216427
    xnors: 0.0027379400260756194
    muxes: 0.39322033898305087
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.1
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
- inputs:
    area: 0.09473141961619704
    cells: 0.00621
    ios: 0.01541
    levels: 0.07421875
    nets: 0.006604
    dffs: 0.09017713365539452
    nots: 0.04219001610305958
    ands: 0.20161030595813204
    nands: 0.04734299516908213
    ors: 0.30209339774557165
    nors: 0.0499194847020934
    xors: 0.025442834138486314
    xnors: 0.001932367149758454
    muxes: 0.2392914653784219
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.1
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
- inputs:
    area: 0.2904771372457736
    cells: 0.04695
    ios: 0.07406
    levels: 0.08203125
    nets: 0.077158
    dffs: 0.10547390841320554
    nots: 0.021128860489882856
    ands: 0.2809797657082002
    nands: 0.007454739084132056
    ors: 0.39710330138445155
    nors: 0.014568690095846645
    xors: 0.08673056443024495
    xnors: 0.035527156549520766
    muxes: 0.05103301384451544
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.15
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
- inputs:
    area: 0.05680875462901823
    cells: 0.000124
    ios: 0.00073
    levels: 0.015625
    nets: 0.00028
    dffs: 0.5161290322580645
    nots: 0.0
    ands: 0.0
    nands: 0.0
    ors: 0.0
    nors: 0.0
    xors: 0.0
    xnors: 0.0
    muxes: 0.4838709677419355
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.1
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
- inputs:
    area: 0.3381048976907906
    cells: 0.04826
    ios: 0.08257
    levels: 0.0859375
    nets: 0.079528
    dffs: 0.12407791131371737
    nots: 0.01533360961458765
    ands: 0.27165354330708663
    nands: 0.0036469125569830087
    ors: 0.39341069208454205
    nors: 0.014338997099046829
    xors: 0.090302527973477
    xnors: 0.028636552009946126
    muxes: 0.05859925404061334
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.15
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
- inputs:
    area: 0.3366043780018317
    cells: 0.04859
    ios: 0.13661
    levels: 0.171875
    nets: 0.060658
    dffs: 0.15122453179666598
    nots: 0.034492693969952665
    ands: 0.26396377855525827
    nands: 0.017657954311586746
    ors: 0.2005762502572546
    nors: 0.07627083762090965
    xors: 0.06923235233587158
    xnors: 0.05355011319201482
    muxes: 0.1330314879604857
  outputs:
    PL_RESIZER_SETUP_SLACK_MARGIN: 0.05
    GLB_RESIZER_SETUP_SLACK_MARGIN: 0.05
    PL_RESIZER_HOLD_SLACK_MARGIN: 0.1
    GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1
    PL_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT: 0.5
    PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
    GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 0.5
