

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Wed Mar  8 19:15:03 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        UDP_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.150 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_15_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%SocketTable_valid_15_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %SocketTable_valid_15"   --->   Operation 3 'read' 'SocketTable_valid_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %SocketTable_valid_15_c, i1 %SocketTable_valid_15_read"   --->   Operation 4 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_14_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%SocketTable_valid_14_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %SocketTable_valid_14"   --->   Operation 6 'read' 'SocketTable_valid_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %SocketTable_valid_14_c, i1 %SocketTable_valid_14_read"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_13_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%SocketTable_valid_13_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %SocketTable_valid_13"   --->   Operation 9 'read' 'SocketTable_valid_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %SocketTable_valid_13_c, i1 %SocketTable_valid_13_read"   --->   Operation 10 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_12_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%SocketTable_valid_12_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %SocketTable_valid_12"   --->   Operation 12 'read' 'SocketTable_valid_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %SocketTable_valid_12_c, i1 %SocketTable_valid_12_read"   --->   Operation 13 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_11_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%SocketTable_valid_11_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %SocketTable_valid_11"   --->   Operation 15 'read' 'SocketTable_valid_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %SocketTable_valid_11_c, i1 %SocketTable_valid_11_read"   --->   Operation 16 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_10_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%SocketTable_valid_10_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %SocketTable_valid_10"   --->   Operation 18 'read' 'SocketTable_valid_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %SocketTable_valid_10_c, i1 %SocketTable_valid_10_read"   --->   Operation 19 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_9_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%SocketTable_valid_9_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %SocketTable_valid_9"   --->   Operation 21 'read' 'SocketTable_valid_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %SocketTable_valid_9_c, i1 %SocketTable_valid_9_read"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_8_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%SocketTable_valid_8_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %SocketTable_valid_8"   --->   Operation 24 'read' 'SocketTable_valid_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %SocketTable_valid_8_c, i1 %SocketTable_valid_8_read"   --->   Operation 25 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%SocketTable_valid_7_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %SocketTable_valid_7"   --->   Operation 27 'read' 'SocketTable_valid_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %SocketTable_valid_7_c, i1 %SocketTable_valid_7_read"   --->   Operation 28 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_6_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%SocketTable_valid_6_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %SocketTable_valid_6"   --->   Operation 30 'read' 'SocketTable_valid_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %SocketTable_valid_6_c, i1 %SocketTable_valid_6_read"   --->   Operation 31 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_5_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%SocketTable_valid_5_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %SocketTable_valid_5"   --->   Operation 33 'read' 'SocketTable_valid_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %SocketTable_valid_5_c, i1 %SocketTable_valid_5_read"   --->   Operation 34 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%SocketTable_valid_4_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %SocketTable_valid_4"   --->   Operation 36 'read' 'SocketTable_valid_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %SocketTable_valid_4_c, i1 %SocketTable_valid_4_read"   --->   Operation 37 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%SocketTable_valid_3_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %SocketTable_valid_3"   --->   Operation 39 'read' 'SocketTable_valid_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %SocketTable_valid_3_c, i1 %SocketTable_valid_3_read"   --->   Operation 40 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%SocketTable_valid_2_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %SocketTable_valid_2"   --->   Operation 42 'read' 'SocketTable_valid_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %SocketTable_valid_2_c, i1 %SocketTable_valid_2_read"   --->   Operation 43 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%SocketTable_valid_1_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %SocketTable_valid_1"   --->   Operation 45 'read' 'SocketTable_valid_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %SocketTable_valid_1_c, i1 %SocketTable_valid_1_read"   --->   Operation 46 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_0_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%SocketTable_valid_0_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %SocketTable_valid_0"   --->   Operation 48 'read' 'SocketTable_valid_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %SocketTable_valid_0_c, i1 %SocketTable_valid_0_read"   --->   Operation 49 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_15_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%SocketTable_myPort_15_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_myPort_15"   --->   Operation 51 'read' 'SocketTable_myPort_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_myPort_15_c, i16 %SocketTable_myPort_15_read"   --->   Operation 52 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_14_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%SocketTable_myPort_14_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_myPort_14"   --->   Operation 54 'read' 'SocketTable_myPort_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_myPort_14_c, i16 %SocketTable_myPort_14_read"   --->   Operation 55 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_13_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%SocketTable_myPort_13_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_myPort_13"   --->   Operation 57 'read' 'SocketTable_myPort_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_myPort_13_c, i16 %SocketTable_myPort_13_read"   --->   Operation 58 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_12_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%SocketTable_myPort_12_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_myPort_12"   --->   Operation 60 'read' 'SocketTable_myPort_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_myPort_12_c, i16 %SocketTable_myPort_12_read"   --->   Operation 61 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_11_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%SocketTable_myPort_11_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_myPort_11"   --->   Operation 63 'read' 'SocketTable_myPort_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_myPort_11_c, i16 %SocketTable_myPort_11_read"   --->   Operation 64 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_10_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%SocketTable_myPort_10_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_myPort_10"   --->   Operation 66 'read' 'SocketTable_myPort_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_myPort_10_c, i16 %SocketTable_myPort_10_read"   --->   Operation 67 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_9_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%SocketTable_myPort_9_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_myPort_9"   --->   Operation 69 'read' 'SocketTable_myPort_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_myPort_9_c, i16 %SocketTable_myPort_9_read"   --->   Operation 70 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_8_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%SocketTable_myPort_8_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_myPort_8"   --->   Operation 72 'read' 'SocketTable_myPort_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_myPort_8_c, i16 %SocketTable_myPort_8_read"   --->   Operation 73 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%SocketTable_myPort_7_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_myPort_7"   --->   Operation 75 'read' 'SocketTable_myPort_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_myPort_7_c, i16 %SocketTable_myPort_7_read"   --->   Operation 76 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_6_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%SocketTable_myPort_6_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_myPort_6"   --->   Operation 78 'read' 'SocketTable_myPort_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_myPort_6_c, i16 %SocketTable_myPort_6_read"   --->   Operation 79 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_5_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%SocketTable_myPort_5_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_myPort_5"   --->   Operation 81 'read' 'SocketTable_myPort_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_myPort_5_c, i16 %SocketTable_myPort_5_read"   --->   Operation 82 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%SocketTable_myPort_4_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_myPort_4"   --->   Operation 84 'read' 'SocketTable_myPort_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_myPort_4_c, i16 %SocketTable_myPort_4_read"   --->   Operation 85 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%SocketTable_myPort_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_myPort_3"   --->   Operation 87 'read' 'SocketTable_myPort_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_myPort_3_c, i16 %SocketTable_myPort_3_read"   --->   Operation 88 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%SocketTable_myPort_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_myPort_2"   --->   Operation 90 'read' 'SocketTable_myPort_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_myPort_2_c, i16 %SocketTable_myPort_2_read"   --->   Operation 91 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%SocketTable_myPort_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_myPort_1"   --->   Operation 93 'read' 'SocketTable_myPort_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_myPort_1_c, i16 %SocketTable_myPort_1_read"   --->   Operation 94 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_0_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%SocketTable_myPort_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_myPort_0"   --->   Operation 96 'read' 'SocketTable_myPort_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_myPort_0_c, i16 %SocketTable_myPort_0_read"   --->   Operation 97 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_15_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%SocketTable_theirPort_15_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_theirPort_15"   --->   Operation 99 'read' 'SocketTable_theirPort_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_theirPort_15_c, i16 %SocketTable_theirPort_15_read"   --->   Operation 100 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_14_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%SocketTable_theirPort_14_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_theirPort_14"   --->   Operation 102 'read' 'SocketTable_theirPort_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_theirPort_14_c, i16 %SocketTable_theirPort_14_read"   --->   Operation 103 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_13_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%SocketTable_theirPort_13_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_theirPort_13"   --->   Operation 105 'read' 'SocketTable_theirPort_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_theirPort_13_c, i16 %SocketTable_theirPort_13_read"   --->   Operation 106 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_12_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%SocketTable_theirPort_12_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_theirPort_12"   --->   Operation 108 'read' 'SocketTable_theirPort_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_theirPort_12_c, i16 %SocketTable_theirPort_12_read"   --->   Operation 109 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_11_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%SocketTable_theirPort_11_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_theirPort_11"   --->   Operation 111 'read' 'SocketTable_theirPort_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_theirPort_11_c, i16 %SocketTable_theirPort_11_read"   --->   Operation 112 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_10_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%SocketTable_theirPort_10_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_theirPort_10"   --->   Operation 114 'read' 'SocketTable_theirPort_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_theirPort_10_c, i16 %SocketTable_theirPort_10_read"   --->   Operation 115 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_9_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%SocketTable_theirPort_9_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_theirPort_9"   --->   Operation 117 'read' 'SocketTable_theirPort_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_theirPort_9_c, i16 %SocketTable_theirPort_9_read"   --->   Operation 118 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_8_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%SocketTable_theirPort_8_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_theirPort_8"   --->   Operation 120 'read' 'SocketTable_theirPort_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_theirPort_8_c, i16 %SocketTable_theirPort_8_read"   --->   Operation 121 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%SocketTable_theirPort_7_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_theirPort_7"   --->   Operation 123 'read' 'SocketTable_theirPort_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_theirPort_7_c, i16 %SocketTable_theirPort_7_read"   --->   Operation 124 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_6_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%SocketTable_theirPort_6_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_theirPort_6"   --->   Operation 126 'read' 'SocketTable_theirPort_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_theirPort_6_c, i16 %SocketTable_theirPort_6_read"   --->   Operation 127 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_5_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%SocketTable_theirPort_5_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_theirPort_5"   --->   Operation 129 'read' 'SocketTable_theirPort_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_theirPort_5_c, i16 %SocketTable_theirPort_5_read"   --->   Operation 130 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%SocketTable_theirPort_4_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_theirPort_4"   --->   Operation 132 'read' 'SocketTable_theirPort_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_theirPort_4_c, i16 %SocketTable_theirPort_4_read"   --->   Operation 133 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%SocketTable_theirPort_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_theirPort_3"   --->   Operation 135 'read' 'SocketTable_theirPort_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_theirPort_3_c, i16 %SocketTable_theirPort_3_read"   --->   Operation 136 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%SocketTable_theirPort_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_theirPort_2"   --->   Operation 138 'read' 'SocketTable_theirPort_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_theirPort_2_c, i16 %SocketTable_theirPort_2_read"   --->   Operation 139 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%SocketTable_theirPort_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_theirPort_1"   --->   Operation 141 'read' 'SocketTable_theirPort_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_theirPort_1_c, i16 %SocketTable_theirPort_1_read"   --->   Operation 142 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_0_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%SocketTable_theirPort_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %SocketTable_theirPort_0"   --->   Operation 144 'read' 'SocketTable_theirPort_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %SocketTable_theirPort_0_c, i16 %SocketTable_theirPort_0_read"   --->   Operation 145 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_15_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%SocketTable_theirIP_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %SocketTable_theirIP_15"   --->   Operation 147 'read' 'SocketTable_theirIP_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %SocketTable_theirIP_15_c, i32 %SocketTable_theirIP_15_read"   --->   Operation 148 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_14_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%SocketTable_theirIP_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %SocketTable_theirIP_14"   --->   Operation 150 'read' 'SocketTable_theirIP_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %SocketTable_theirIP_14_c, i32 %SocketTable_theirIP_14_read"   --->   Operation 151 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_13_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%SocketTable_theirIP_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %SocketTable_theirIP_13"   --->   Operation 153 'read' 'SocketTable_theirIP_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %SocketTable_theirIP_13_c, i32 %SocketTable_theirIP_13_read"   --->   Operation 154 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_12_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%SocketTable_theirIP_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %SocketTable_theirIP_12"   --->   Operation 156 'read' 'SocketTable_theirIP_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %SocketTable_theirIP_12_c, i32 %SocketTable_theirIP_12_read"   --->   Operation 157 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_11_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%SocketTable_theirIP_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %SocketTable_theirIP_11"   --->   Operation 159 'read' 'SocketTable_theirIP_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %SocketTable_theirIP_11_c, i32 %SocketTable_theirIP_11_read"   --->   Operation 160 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_10_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%SocketTable_theirIP_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %SocketTable_theirIP_10"   --->   Operation 162 'read' 'SocketTable_theirIP_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %SocketTable_theirIP_10_c, i32 %SocketTable_theirIP_10_read"   --->   Operation 163 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_9_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%SocketTable_theirIP_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %SocketTable_theirIP_9"   --->   Operation 165 'read' 'SocketTable_theirIP_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %SocketTable_theirIP_9_c, i32 %SocketTable_theirIP_9_read"   --->   Operation 166 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_8_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%SocketTable_theirIP_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %SocketTable_theirIP_8"   --->   Operation 168 'read' 'SocketTable_theirIP_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %SocketTable_theirIP_8_c, i32 %SocketTable_theirIP_8_read"   --->   Operation 169 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%SocketTable_theirIP_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %SocketTable_theirIP_7"   --->   Operation 171 'read' 'SocketTable_theirIP_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %SocketTable_theirIP_7_c, i32 %SocketTable_theirIP_7_read"   --->   Operation 172 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_6_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%SocketTable_theirIP_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %SocketTable_theirIP_6"   --->   Operation 174 'read' 'SocketTable_theirIP_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %SocketTable_theirIP_6_c, i32 %SocketTable_theirIP_6_read"   --->   Operation 175 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_5_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%SocketTable_theirIP_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %SocketTable_theirIP_5"   --->   Operation 177 'read' 'SocketTable_theirIP_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %SocketTable_theirIP_5_c, i32 %SocketTable_theirIP_5_read"   --->   Operation 178 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%SocketTable_theirIP_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %SocketTable_theirIP_4"   --->   Operation 180 'read' 'SocketTable_theirIP_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %SocketTable_theirIP_4_c, i32 %SocketTable_theirIP_4_read"   --->   Operation 181 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%SocketTable_theirIP_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %SocketTable_theirIP_3"   --->   Operation 183 'read' 'SocketTable_theirIP_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %SocketTable_theirIP_3_c, i32 %SocketTable_theirIP_3_read"   --->   Operation 184 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%SocketTable_theirIP_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %SocketTable_theirIP_2"   --->   Operation 186 'read' 'SocketTable_theirIP_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %SocketTable_theirIP_2_c, i32 %SocketTable_theirIP_2_read"   --->   Operation 187 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%SocketTable_theirIP_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %SocketTable_theirIP_1"   --->   Operation 189 'read' 'SocketTable_theirIP_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %SocketTable_theirIP_1_c, i32 %SocketTable_theirIP_1_read"   --->   Operation 190 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_0_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%SocketTable_theirIP_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %SocketTable_theirIP_0"   --->   Operation 192 'read' 'SocketTable_theirIP_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %SocketTable_theirIP_0_c, i32 %SocketTable_theirIP_0_read"   --->   Operation 193 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%myIpAddress_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %myIpAddress"   --->   Operation 195 'read' 'myIpAddress_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (1.15ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %myIpAddress_c, i32 %myIpAddress_read"   --->   Operation 196 'write' 'write_ln0' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 197 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.2ns.

 <State 1>: 1.15ns
The critical path consists of the following:
	wire read operation ('SocketTable_valid_15_read') on port 'SocketTable_valid_15' [132]  (0 ns)
	fifo write operation ('write_ln0') on port 'SocketTable_valid_15_c' [133]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
