<stg><name>loadDDR_data_special_Pipeline_loadDDR_data</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="58">
<![CDATA[
newFuncRoot:1 %muxLogicCE_to_sext_ln73_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_sext_ln73_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="58" op_0_bw="58" op_1_bw="58" op_2_bw="1">
<![CDATA[
newFuncRoot:2 %sext_ln73_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln73

]]></Node>
<StgValue><ssdm name="sext_ln73_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32">
<![CDATA[
newFuncRoot:3 %muxLogicCE_to_n_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_n_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
newFuncRoot:4 %n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:5 %sext_ln73_cast = sext i58 %sext_ln73_read

]]></Node>
<StgValue><ssdm name="sext_ln73_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem7, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_30, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %colScale_fifo_lb, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %colScale_fifo_ub, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:9 %muxLogicData_to_store_ln0 = muxlogic i31 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:10 %muxLogicAddr_to_store_ln0 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="31">
<![CDATA[
for.inc:0 %MuxLogicAddr_to_i_load = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_i_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc:1 %i_load = load i31 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc:2 %add_ln73 = add i31 %i_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="31">
<![CDATA[
for.inc:3 %zext_ln73 = zext i31 %i_load

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:4 %icmp_ln73 = icmp_slt  i32 %zext_ln73, i32 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln73 = br i1 %icmp_ln73, void %for.end.loopexit.exitStub, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="31">
<![CDATA[
for.inc.split:9 %muxLogicData_to_store_ln73 = muxlogic i31 %add_ln73

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln73"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="31">
<![CDATA[
for.inc.split:10 %muxLogicAddr_to_store_ln73 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln73"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:11 %store_ln73 = store i31 %add_ln73, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0">
<![CDATA[
for.end.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
for.inc.split:0 %gmem7_addr = getelementptr i512 %gmem7, i64 %sext_ln73_cast

]]></Node>
<StgValue><ssdm name="gmem7_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln74"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln73"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="512">
<![CDATA[
for.inc.split:3 %muxLogicCE_to_gmem7_addr_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_gmem7_addr_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
for.inc.split:4 %gmem7_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem7_addr

]]></Node>
<StgValue><ssdm name="gmem7_addr_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="512">
<![CDATA[
for.inc.split:5 %muxLogicData_to_write_ln76 = muxlogic i512 %gmem7_addr_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln76"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
for.inc.split:6 %write_ln76 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %colScale_fifo_lb, i512 %gmem7_addr_read

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="512">
<![CDATA[
for.inc.split:7 %muxLogicData_to_write_ln77 = muxlogic i512 %gmem7_addr_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln77"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
for.inc.split:8 %write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %colScale_fifo_ub, i512 %gmem7_addr_read

]]></Node>
<StgValue><ssdm name="write_ln77"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:12 %br_ln73 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="47" name="n" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n"/></StgValue>
</port>
<port id="48" name="gmem7" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem7"/></StgValue>
</port>
<port id="49" name="sext_ln73" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln73"/></StgValue>
</port>
<port id="50" name="colScale_fifo_lb" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="colScale_fifo_lb"/></StgValue>
</port>
<port id="51" name="colScale_fifo_ub" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="colScale_fifo_ub"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="53" from="StgValue_52" to="i" fromId="52" toId="5">
</dataflow>
<dataflow id="55" from="_ssdm_op_Read.ap_auto.i58" to="sext_ln73_read" fromId="54" toId="7">
</dataflow>
<dataflow id="56" from="sext_ln73" to="sext_ln73_read" fromId="49" toId="7">
</dataflow>
<dataflow id="58" from="_ssdm_op_Read.ap_auto.i32" to="n_read" fromId="57" toId="9">
</dataflow>
<dataflow id="59" from="n" to="n_read" fromId="47" toId="9">
</dataflow>
<dataflow id="60" from="sext_ln73_read" to="sext_ln73_cast" fromId="7" toId="10">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="61" toId="11">
</dataflow>
<dataflow id="63" from="gmem7" to="specinterface_ln0" fromId="48" toId="11">
</dataflow>
<dataflow id="65" from="empty_28" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="68" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="70" from="empty_3" to="specinterface_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="71" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="72" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="74" from="empty_30" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="76" from="empty_48" to="specinterface_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="77" from="empty_3" to="specinterface_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="79" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="83" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="84" from="empty_3" to="specinterface_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="85" from="empty_3" to="specinterface_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="61" toId="12">
</dataflow>
<dataflow id="91" from="colScale_fifo_lb" to="specinterface_ln0" fromId="50" toId="12">
</dataflow>
<dataflow id="93" from="empty_14" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="94" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="96" from="empty_3" to="specinterface_ln0" fromId="69" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="99" from="empty_3" to="specinterface_ln0" fromId="69" toId="12">
</dataflow>
<dataflow id="100" from="empty_3" to="specinterface_ln0" fromId="69" toId="12">
</dataflow>
<dataflow id="101" from="empty_3" to="specinterface_ln0" fromId="69" toId="12">
</dataflow>
<dataflow id="102" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="104" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="106" from="empty_3" to="specinterface_ln0" fromId="69" toId="12">
</dataflow>
<dataflow id="107" from="empty_3" to="specinterface_ln0" fromId="69" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="109" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="110" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="61" toId="13">
</dataflow>
<dataflow id="112" from="colScale_fifo_ub" to="specinterface_ln0" fromId="51" toId="13">
</dataflow>
<dataflow id="113" from="empty_14" to="specinterface_ln0" fromId="92" toId="13">
</dataflow>
<dataflow id="114" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="13">
</dataflow>
<dataflow id="115" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="13">
</dataflow>
<dataflow id="116" from="empty_3" to="specinterface_ln0" fromId="69" toId="13">
</dataflow>
<dataflow id="117" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="13">
</dataflow>
<dataflow id="118" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="13">
</dataflow>
<dataflow id="119" from="empty_3" to="specinterface_ln0" fromId="69" toId="13">
</dataflow>
<dataflow id="120" from="empty_3" to="specinterface_ln0" fromId="69" toId="13">
</dataflow>
<dataflow id="121" from="empty_3" to="specinterface_ln0" fromId="69" toId="13">
</dataflow>
<dataflow id="122" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="13">
</dataflow>
<dataflow id="123" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="13">
</dataflow>
<dataflow id="124" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="13">
</dataflow>
<dataflow id="125" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="13">
</dataflow>
<dataflow id="126" from="empty_3" to="specinterface_ln0" fromId="69" toId="13">
</dataflow>
<dataflow id="127" from="empty_3" to="specinterface_ln0" fromId="69" toId="13">
</dataflow>
<dataflow id="128" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="13">
</dataflow>
<dataflow id="129" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="13">
</dataflow>
<dataflow id="130" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="13">
</dataflow>
<dataflow id="132" from="StgValue_131" to="muxLogicData_to_store_ln0" fromId="131" toId="14">
</dataflow>
<dataflow id="133" from="i" to="muxLogicAddr_to_store_ln0" fromId="5" toId="15">
</dataflow>
<dataflow id="134" from="StgValue_131" to="store_ln0" fromId="131" toId="16">
</dataflow>
<dataflow id="135" from="i" to="store_ln0" fromId="5" toId="16">
</dataflow>
<dataflow id="136" from="i" to="MuxLogicAddr_to_i_load" fromId="5" toId="18">
</dataflow>
<dataflow id="137" from="i" to="i_load" fromId="5" toId="19">
</dataflow>
<dataflow id="138" from="i_load" to="add_ln73" fromId="19" toId="20">
</dataflow>
<dataflow id="140" from="StgValue_139" to="add_ln73" fromId="139" toId="20">
</dataflow>
<dataflow id="141" from="i_load" to="zext_ln73" fromId="19" toId="21">
</dataflow>
<dataflow id="142" from="zext_ln73" to="icmp_ln73" fromId="21" toId="22">
</dataflow>
<dataflow id="143" from="n_read" to="icmp_ln73" fromId="9" toId="22">
</dataflow>
<dataflow id="144" from="icmp_ln73" to="br_ln73" fromId="22" toId="23">
</dataflow>
<dataflow id="145" from="add_ln73" to="muxLogicData_to_store_ln73" fromId="20" toId="24">
</dataflow>
<dataflow id="146" from="i" to="muxLogicAddr_to_store_ln73" fromId="5" toId="25">
</dataflow>
<dataflow id="147" from="add_ln73" to="store_ln73" fromId="20" toId="26">
</dataflow>
<dataflow id="148" from="i" to="store_ln73" fromId="5" toId="26">
</dataflow>
<dataflow id="149" from="gmem7" to="gmem7_addr" fromId="48" toId="27">
</dataflow>
<dataflow id="150" from="sext_ln73_cast" to="gmem7_addr" fromId="10" toId="27">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecPipeline" to="specpipeline_ln74" fromId="151" toId="28">
</dataflow>
<dataflow id="153" from="StgValue_52" to="specpipeline_ln74" fromId="52" toId="28">
</dataflow>
<dataflow id="154" from="StgValue_66" to="specpipeline_ln74" fromId="66" toId="28">
</dataflow>
<dataflow id="155" from="StgValue_66" to="specpipeline_ln74" fromId="66" toId="28">
</dataflow>
<dataflow id="156" from="StgValue_66" to="specpipeline_ln74" fromId="66" toId="28">
</dataflow>
<dataflow id="157" from="empty_3" to="specpipeline_ln74" fromId="69" toId="28">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecLoopName" to="specloopname_ln73" fromId="158" toId="29">
</dataflow>
<dataflow id="161" from="empty_13" to="specloopname_ln73" fromId="160" toId="29">
</dataflow>
<dataflow id="163" from="_ssdm_op_Read.m_axi.p1i512" to="gmem7_addr_read" fromId="162" toId="31">
</dataflow>
<dataflow id="164" from="gmem7_addr" to="gmem7_addr_read" fromId="27" toId="31">
</dataflow>
<dataflow id="165" from="gmem7_addr_read" to="muxLogicData_to_write_ln76" fromId="31" toId="32">
</dataflow>
<dataflow id="167" from="_ssdm_op_Write.ap_fifo.volatile.i512P0A" to="write_ln76" fromId="166" toId="33">
</dataflow>
<dataflow id="168" from="colScale_fifo_lb" to="write_ln76" fromId="50" toId="33">
</dataflow>
<dataflow id="169" from="gmem7_addr_read" to="write_ln76" fromId="31" toId="33">
</dataflow>
<dataflow id="170" from="gmem7_addr_read" to="muxLogicData_to_write_ln77" fromId="31" toId="34">
</dataflow>
<dataflow id="171" from="_ssdm_op_Write.ap_fifo.volatile.i512P0A" to="write_ln77" fromId="166" toId="35">
</dataflow>
<dataflow id="172" from="colScale_fifo_ub" to="write_ln77" fromId="51" toId="35">
</dataflow>
<dataflow id="173" from="gmem7_addr_read" to="write_ln77" fromId="31" toId="35">
</dataflow>
<dataflow id="174" from="icmp_ln73" to="StgValue_2" fromId="22" toId="2">
</dataflow>
</dataflows>


</stg>
