//! **************************************************************************
// Written by: Map P.20131013 on Thu Sep 06 11:19:29 2018
//! **************************************************************************

SCHEMATIC START;
SYSTEM_JITTER = 1000 ps;
COMP "SHOUT<0>" LOCATE = SITE "F3" LEVEL 1;
COMP "SHOUT<1>" LOCATE = SITE "G3" LEVEL 1;
COMP "SHOUT<2>" LOCATE = SITE "H1" LEVEL 1;
COMP "SHOUT<3>" LOCATE = SITE "V7" LEVEL 1;
COMP "SHOUT<4>" LOCATE = SITE "R8" LEVEL 1;
COMP "SHOUT<5>" LOCATE = SITE "P21" LEVEL 1;
COMP "SHOUT<6>" LOCATE = SITE "V21" LEVEL 1;
COMP "SHOUT<7>" LOCATE = SITE "AA26" LEVEL 1;
COMP "SHOUT<8>" LOCATE = SITE "L25" LEVEL 1;
COMP "SHOUT<9>" LOCATE = SITE "Y24" LEVEL 1;
COMP "RJ45_ACK_N" LOCATE = SITE "AF14" LEVEL 1;
COMP "RJ45_ACK_P" LOCATE = SITE "AD14" LEVEL 1;
COMP "SDA_MON" LOCATE = SITE "A3" LEVEL 1;
COMP "WL_CLK_N<0>" LOCATE = SITE "AF5" LEVEL 1;
COMP "WL_CLK_N<1>" LOCATE = SITE "AD5" LEVEL 1;
COMP "WL_CLK_N<2>" LOCATE = SITE "Y13" LEVEL 1;
COMP "WL_CLK_N<3>" LOCATE = SITE "AA16" LEVEL 1;
COMP "WL_CLK_N<4>" LOCATE = SITE "AB9" LEVEL 1;
COMP "WL_CLK_N<5>" LOCATE = SITE "AC22" LEVEL 1;
COMP "WL_CLK_N<6>" LOCATE = SITE "Y20" LEVEL 1;
COMP "WL_CLK_N<7>" LOCATE = SITE "AB17" LEVEL 1;
COMP "WL_CLK_N<8>" LOCATE = SITE "AB15" LEVEL 1;
COMP "WL_CLK_P<0>" LOCATE = SITE "AE5" LEVEL 1;
COMP "WL_CLK_N<9>" LOCATE = SITE "V15" LEVEL 1;
COMP "WL_CLK_P<1>" LOCATE = SITE "AC5" LEVEL 1;
COMP "WL_CLK_P<2>" LOCATE = SITE "W14" LEVEL 1;
COMP "WL_CLK_P<3>" LOCATE = SITE "Y15" LEVEL 1;
COMP "WL_CLK_P<4>" LOCATE = SITE "AA9" LEVEL 1;
COMP "WL_CLK_P<5>" LOCATE = SITE "AB22" LEVEL 1;
COMP "WL_CLK_P<6>" LOCATE = SITE "W20" LEVEL 1;
COMP "WL_CLK_P<7>" LOCATE = SITE "AA18" LEVEL 1;
COMP "WL_CLK_P<8>" LOCATE = SITE "AA15" LEVEL 1;
COMP "WL_CLK_P<9>" LOCATE = SITE "V14" LEVEL 1;
COMP "BUSA_DO<10>" LOCATE = SITE "W7" LEVEL 1;
COMP "BUSA_DO<11>" LOCATE = SITE "AD3" LEVEL 1;
COMP "BUSA_DO<12>" LOCATE = SITE "AC4" LEVEL 1;
COMP "BUSA_DO<13>" LOCATE = SITE "AC3" LEVEL 1;
COMP "BUSA_DO<14>" LOCATE = SITE "AB5" LEVEL 1;
COMP "BUSA_DO<15>" LOCATE = SITE "AB4" LEVEL 1;
COMP "BUSB_DO<10>" LOCATE = SITE "J24" LEVEL 1;
COMP "BUSB_DO<11>" LOCATE = SITE "H20" LEVEL 1;
COMP "BUSB_DO<12>" LOCATE = SITE "J22" LEVEL 1;
COMP "BUSB_DO<13>" LOCATE = SITE "J23" LEVEL 1;
COMP "BUSB_DO<14>" LOCATE = SITE "J20" LEVEL 1;
COMP "BUSB_DO<15>" LOCATE = SITE "K24" LEVEL 1;
COMP "BUSA_RD_ENA" LOCATE = SITE "M10" LEVEL 1;
COMP "BUSB_RD_ENA" LOCATE = SITE "D24" LEVEL 1;
COMP "mgttxfault<1>" LOCATE = SITE "A5" LEVEL 1;
COMP "RJ45_TRG_N" LOCATE = SITE "AC14" LEVEL 1;
COMP "RJ45_TRG_P" LOCATE = SITE "AB14" LEVEL 1;
COMP "BUSA_SR_SEL" LOCATE = SITE "AB11" LEVEL 1;
COMP "BUSB_SR_SEL" LOCATE = SITE "G23" LEVEL 1;
COMP "EX_TRIGGER_MB" LOCATE = SITE "V10" LEVEL 1;
COMP "WR1_ENA<0>" LOCATE = SITE "K5" LEVEL 1;
COMP "WR1_ENA<1>" LOCATE = SITE "E4" LEVEL 1;
COMP "WR1_ENA<2>" LOCATE = SITE "L2" LEVEL 1;
COMP "WR1_ENA<3>" LOCATE = SITE "P1" LEVEL 1;
COMP "WR1_ENA<4>" LOCATE = SITE "V3" LEVEL 1;
COMP "WR1_ENA<5>" LOCATE = SITE "R23" LEVEL 1;
COMP "WR1_ENA<6>" LOCATE = SITE "T20" LEVEL 1;
COMP "WR1_ENA<7>" LOCATE = SITE "W25" LEVEL 1;
COMP "WR1_ENA<8>" LOCATE = SITE "H26" LEVEL 1;
COMP "WR1_ENA<9>" LOCATE = SITE "L19" LEVEL 1;
COMP "WR2_ENA<0>" LOCATE = SITE "H5" LEVEL 1;
COMP "WR2_ENA<1>" LOCATE = SITE "J5" LEVEL 1;
COMP "WR2_ENA<2>" LOCATE = SITE "L1" LEVEL 1;
COMP "WR2_ENA<3>" LOCATE = SITE "R1" LEVEL 1;
COMP "WR2_ENA<4>" LOCATE = SITE "Y3" LEVEL 1;
COMP "WR2_ENA<5>" LOCATE = SITE "P24" LEVEL 1;
COMP "WR2_ENA<6>" LOCATE = SITE "N19" LEVEL 1;
COMP "WR2_ENA<7>" LOCATE = SITE "V26" LEVEL 1;
COMP "WR2_ENA<8>" LOCATE = SITE "G26" LEVEL 1;
COMP "WR2_ENA<9>" LOCATE = SITE "L21" LEVEL 1;
COMP "BUSA_DIN_DAC" LOCATE = SITE "U13" LEVEL 1;
COMP "BUSA_WR_ADDRCLR" LOCATE = SITE "U3" LEVEL 1;
COMP "mgttxdis<1>" LOCATE = SITE "E8" LEVEL 1;
COMP "BUSB_DIN_DAC" LOCATE = SITE "AC1" LEVEL 1;
COMP "BUSA_RD_ROWSEL_S<0>" LOCATE = SITE "AD1" LEVEL 1;
COMP "BUSA_RD_ROWSEL_S<1>" LOCATE = SITE "AE1" LEVEL 1;
COMP "BUSA_RD_ROWSEL_S<2>" LOCATE = SITE "AE2" LEVEL 1;
COMP "BUSA_SCK_DAC" LOCATE = SITE "U15" LEVEL 1;
COMP "TOP_AMUX_S<0>" LOCATE = SITE "N18" LEVEL 1;
COMP "TOP_AMUX_S<1>" LOCATE = SITE "T19" LEVEL 1;
COMP "TOP_AMUX_S<2>" LOCATE = SITE "V12" LEVEL 1;
COMP "TOP_AMUX_S<3>" LOCATE = SITE "W12" LEVEL 1;
COMP "BUSB_SCK_DAC" LOCATE = SITE "AB1" LEVEL 1;
COMP "BUSA_SAMPLESEL_S<0>" LOCATE = SITE "AA4" LEVEL 1;
COMP "BUSA_SAMPLESEL_S<1>" LOCATE = SITE "AA3" LEVEL 1;
COMP "BUSA_SAMPLESEL_S<2>" LOCATE = SITE "Y6" LEVEL 1;
COMP "BUSA_SAMPLESEL_S<3>" LOCATE = SITE "Y5" LEVEL 1;
COMP "BUSA_SAMPLESEL_S<4>" LOCATE = SITE "W3" LEVEL 1;
COMP "SSTIN_N<0>" LOCATE = SITE "AA12" LEVEL 1;
COMP "SSTIN_N<1>" LOCATE = SITE "AF4" LEVEL 1;
COMP "SSTIN_N<2>" LOCATE = SITE "AF6" LEVEL 1;
COMP "SSTIN_N<3>" LOCATE = SITE "AC6" LEVEL 1;
COMP "SSTIN_N<4>" LOCATE = SITE "W9" LEVEL 1;
COMP "SSTIN_N<5>" LOCATE = SITE "AB21" LEVEL 1;
COMP "SSTIN_N<6>" LOCATE = SITE "AB19" LEVEL 1;
COMP "SSTIN_N<7>" LOCATE = SITE "W18" LEVEL 1;
COMP "SSTIN_N<8>" LOCATE = SITE "Y16" LEVEL 1;
COMP "SSTIN_P<0>" LOCATE = SITE "Y12" LEVEL 1;
COMP "SSTIN_N<9>" LOCATE = SITE "AA13" LEVEL 1;
COMP "SSTIN_P<1>" LOCATE = SITE "AD4" LEVEL 1;
COMP "SSTIN_P<2>" LOCATE = SITE "AD6" LEVEL 1;
COMP "SSTIN_P<3>" LOCATE = SITE "AB7" LEVEL 1;
COMP "SSTIN_P<4>" LOCATE = SITE "W10" LEVEL 1;
COMP "SSTIN_P<5>" LOCATE = SITE "AA21" LEVEL 1;
COMP "SSTIN_P<6>" LOCATE = SITE "AA19" LEVEL 1;
COMP "SSTIN_P<7>" LOCATE = SITE "W17" LEVEL 1;
COMP "SSTIN_P<8>" LOCATE = SITE "W16" LEVEL 1;
COMP "SSTIN_P<9>" LOCATE = SITE "AB13" LEVEL 1;
COMP "BUSB_WR_ADDRCLR" LOCATE = SITE "M23" LEVEL 1;
COMP "BUSA_RD_COLSEL_S<0>" LOCATE = SITE "T6" LEVEL 1;
COMP "BUSA_RD_COLSEL_S<1>" LOCATE = SITE "R3" LEVEL 1;
COMP "BUSA_RD_COLSEL_S<2>" LOCATE = SITE "U7" LEVEL 1;
COMP "BUSA_RD_COLSEL_S<3>" LOCATE = SITE "T4" LEVEL 1;
COMP "BUSA_RD_COLSEL_S<4>" LOCATE = SITE "U4" LEVEL 1;
COMP "BUSA_RD_COLSEL_S<5>" LOCATE = SITE "V5" LEVEL 1;
COMP "SIN<0>" LOCATE = SITE "M3" LEVEL 1;
COMP "SIN<1>" LOCATE = SITE "N3" LEVEL 1;
COMP "SIN<2>" LOCATE = SITE "F1" LEVEL 1;
COMP "SIN<3>" LOCATE = SITE "U9" LEVEL 1;
COMP "SIN<4>" LOCATE = SITE "P3" LEVEL 1;
COMP "SIN<5>" LOCATE = SITE "E1" LEVEL 1;
COMP "SIN<6>" LOCATE = SITE "V23" LEVEL 1;
COMP "SIN<7>" LOCATE = SITE "AC25" LEVEL 1;
COMP "SIN<8>" LOCATE = SITE "N25" LEVEL 1;
COMP "SIN<9>" LOCATE = SITE "AC24" LEVEL 1;
COMP "mgtlos<1>" LOCATE = SITE "B5" LEVEL 1;
COMP "mgtclk1n" LOCATE = SITE "C11" LEVEL 1;
COMP "mgtclk1p" LOCATE = SITE "D11" LEVEL 1;
COMP "TDC1_TRG<0>" LOCATE = SITE "L9" LEVEL 1;
COMP "TDC1_TRG<1>" LOCATE = SITE "K8" LEVEL 1;
COMP "TDC1_TRG<2>" LOCATE = SITE "D3" LEVEL 1;
COMP "TDC1_TRG<3>" LOCATE = SITE "L4" LEVEL 1;
COMP "TDC1_TRG<4>" LOCATE = SITE "G4" LEVEL 1;
COMP "TDC2_TRG<0>" LOCATE = SITE "B2" LEVEL 1;
COMP "TDC2_TRG<1>" LOCATE = SITE "L8" LEVEL 1;
COMP "TDC2_TRG<2>" LOCATE = SITE "E3" LEVEL 1;
COMP "TDC2_TRG<3>" LOCATE = SITE "M4" LEVEL 1;
COMP "TDC2_TRG<4>" LOCATE = SITE "J4" LEVEL 1;
COMP "BUSA_DO<0>" LOCATE = SITE "N7" LEVEL 1;
COMP "BUSA_DO<1>" LOCATE = SITE "N6" LEVEL 1;
COMP "BUSA_DO<2>" LOCATE = SITE "N5" LEVEL 1;
COMP "BUSA_DO<3>" LOCATE = SITE "N4" LEVEL 1;
COMP "BUSA_DO<4>" LOCATE = SITE "P10" LEVEL 1;
COMP "TDC3_TRG<0>" LOCATE = SITE "T8" LEVEL 1;
COMP "BUSA_DO<5>" LOCATE = SITE "P8" LEVEL 1;
COMP "TDC3_TRG<1>" LOCATE = SITE "T9" LEVEL 1;
COMP "BUSA_DO<6>" LOCATE = SITE "P6" LEVEL 1;
COMP "TDC3_TRG<2>" LOCATE = SITE "J2" LEVEL 1;
COMP "BUSA_DO<7>" LOCATE = SITE "P5" LEVEL 1;
COMP "TDC3_TRG<3>" LOCATE = SITE "J1" LEVEL 1;
COMP "BUSA_DO<8>" LOCATE = SITE "AA6" LEVEL 1;
COMP "TDC3_TRG<4>" LOCATE = SITE "K1" LEVEL 1;
COMP "BUSA_DO<9>" LOCATE = SITE "W8" LEVEL 1;
COMP "TDC10_TRG<0>" LOCATE = SITE "G24" LEVEL 1;
COMP "TDC10_TRG<1>" LOCATE = SITE "F22" LEVEL 1;
COMP "TDC10_TRG<2>" LOCATE = SITE "V24" LEVEL 1;
COMP "TDC10_TRG<3>" LOCATE = SITE "N24" LEVEL 1;
COMP "TDC10_TRG<4>" LOCATE = SITE "T24" LEVEL 1;
COMP "BUSB_DO<0>" LOCATE = SITE "A25" LEVEL 1;
COMP "BUSB_DO<1>" LOCATE = SITE "B25" LEVEL 1;
COMP "BUSB_DO<2>" LOCATE = SITE "B26" LEVEL 1;
COMP "BUSB_DO<3>" LOCATE = SITE "C25" LEVEL 1;
COMP "BUSB_DO<4>" LOCATE = SITE "C26" LEVEL 1;
COMP "BUSB_DO<5>" LOCATE = SITE "D26" LEVEL 1;
COMP "BUSB_DO<6>" LOCATE = SITE "E25" LEVEL 1;
COMP "BUSB_DO<7>" LOCATE = SITE "E26" LEVEL 1;
COMP "BUSB_DO<8>" LOCATE = SITE "H21" LEVEL 1;
COMP "BUSB_DO<9>" LOCATE = SITE "H22" LEVEL 1;
COMP "TDC4_TRG<0>" LOCATE = SITE "W2" LEVEL 1;
COMP "TDC4_TRG<1>" LOCATE = SITE "W1" LEVEL 1;
COMP "TDC4_TRG<2>" LOCATE = SITE "V6" LEVEL 1;
COMP "TDC4_TRG<3>" LOCATE = SITE "V4" LEVEL 1;
COMP "TDC4_TRG<4>" LOCATE = SITE "W5" LEVEL 1;
COMP "BUSB_RD_ROWSEL_S<0>" LOCATE = SITE "E23" LEVEL 1;
COMP "BUSB_RD_ROWSEL_S<1>" LOCATE = SITE "E24" LEVEL 1;
COMP "BUSB_RD_ROWSEL_S<2>" LOCATE = SITE "D23" LEVEL 1;
COMP "TDC5_TRG<0>" LOCATE = SITE "Y1" LEVEL 1;
COMP "TDC5_TRG<1>" LOCATE = SITE "AA1" LEVEL 1;
COMP "TDC5_TRG<2>" LOCATE = SITE "R7" LEVEL 1;
COMP "TDC5_TRG<3>" LOCATE = SITE "R6" LEVEL 1;
COMP "TDC5_TRG<4>" LOCATE = SITE "R4" LEVEL 1;
COMP "TDC6_TRG<0>" LOCATE = SITE "E2" LEVEL 1;
COMP "TDC6_TRG<1>" LOCATE = SITE "D1" LEVEL 1;
COMP "TDC6_TRG<2>" LOCATE = SITE "U22" LEVEL 1;
COMP "TDC6_TRG<3>" LOCATE = SITE "P22" LEVEL 1;
COMP "TDC6_TRG<4>" LOCATE = SITE "N23" LEVEL 1;
COMP "TDC7_TRG<0>" LOCATE = SITE "R21" LEVEL 1;
COMP "TDC7_TRG<1>" LOCATE = SITE "N21" LEVEL 1;
COMP "TDC7_TRG<2>" LOCATE = SITE "R20" LEVEL 1;
COMP "TDC7_TRG<3>" LOCATE = SITE "AF22" LEVEL 1;
COMP "TDC7_TRG<4>" LOCATE = SITE "U20" LEVEL 1;
COMP "RJ45_CLK_N" LOCATE = SITE "AF13" LEVEL 1;
COMP "RJ45_CLK_P" LOCATE = SITE "AE13" LEVEL 1;
COMP "TDC8_TRG<0>" LOCATE = SITE "AD26" LEVEL 1;
COMP "TDC8_TRG<1>" LOCATE = SITE "AE26" LEVEL 1;
COMP "TDC8_TRG<2>" LOCATE = SITE "AA25" LEVEL 1;
COMP "TDC8_TRG<3>" LOCATE = SITE "Y26" LEVEL 1;
COMP "TDC8_TRG<4>" LOCATE = SITE "W26" LEVEL 1;
COMP "TDC9_TRG<0>" LOCATE = SITE "N26" LEVEL 1;
COMP "TDC9_TRG<1>" LOCATE = SITE "P26" LEVEL 1;
COMP "TDC9_TRG<2>" LOCATE = SITE "K26" LEVEL 1;
COMP "TDC9_TRG<3>" LOCATE = SITE "J26" LEVEL 1;
COMP "TDC9_TRG<4>" LOCATE = SITE "J25" LEVEL 1;
COMP "SAMPLESEL_ANY<0>" LOCATE = SITE "L6" LEVEL 1;
COMP "SAMPLESEL_ANY<1>" LOCATE = SITE "M6" LEVEL 1;
COMP "SAMPLESEL_ANY<2>" LOCATE = SITE "M1" LEVEL 1;
COMP "SAMPLESEL_ANY<3>" LOCATE = SITE "R2" LEVEL 1;
COMP "SAMPLESEL_ANY<4>" LOCATE = SITE "AB3" LEVEL 1;
COMP "SAMPLESEL_ANY<5>" LOCATE = SITE "AA23" LEVEL 1;
COMP "SAMPLESEL_ANY<6>" LOCATE = SITE "R19" LEVEL 1;
COMP "SAMPLESEL_ANY<7>" LOCATE = SITE "U26" LEVEL 1;
COMP "SAMPLESEL_ANY<8>" LOCATE = SITE "G25" LEVEL 1;
COMP "SAMPLESEL_ANY<9>" LOCATE = SITE "K22" LEVEL 1;
COMP "BUSB_SAMPLESEL_S<0>" LOCATE = SITE "K20" LEVEL 1;
COMP "BUSB_SAMPLESEL_S<1>" LOCATE = SITE "K21" LEVEL 1;
COMP "BUSB_SAMPLESEL_S<2>" LOCATE = SITE "K19" LEVEL 1;
COMP "BUSB_SAMPLESEL_S<3>" LOCATE = SITE "K18" LEVEL 1;
COMP "BUSB_SAMPLESEL_S<4>" LOCATE = SITE "L20" LEVEL 1;
COMP "RJ45_RSV_N" LOCATE = SITE "AF15" LEVEL 1;
COMP "RJ45_RSV_P" LOCATE = SITE "AE15" LEVEL 1;
COMP "mgtrxn" LOCATE = SITE "C7" LEVEL 1;
COMP "mgtrxp" LOCATE = SITE "D7" LEVEL 1;
COMP "mgttxn" LOCATE = SITE "A6" LEVEL 1;
COMP "mgttxp" LOCATE = SITE "B6" LEVEL 1;
COMP "BUS_REGCLR" LOCATE = SITE "M9" LEVEL 1;
COMP "TDC_AMUX_S<0>" LOCATE = SITE "Y17" LEVEL 1;
COMP "TDC_AMUX_S<1>" LOCATE = SITE "AA17" LEVEL 1;
COMP "TDC_AMUX_S<2>" LOCATE = SITE "AA8" LEVEL 1;
COMP "TDC_AMUX_S<3>" LOCATE = SITE "Y9" LEVEL 1;
COMP "BUSB_RD_COLSEL_S<0>" LOCATE = SITE "L23" LEVEL 1;
COMP "BUSB_RD_COLSEL_S<1>" LOCATE = SITE "L24" LEVEL 1;
COMP "BUSB_RD_COLSEL_S<2>" LOCATE = SITE "M19" LEVEL 1;
COMP "BUSB_RD_COLSEL_S<3>" LOCATE = SITE "M18" LEVEL 1;
COMP "BUSB_RD_COLSEL_S<4>" LOCATE = SITE "M21" LEVEL 1;
COMP "BUSB_RD_COLSEL_S<5>" LOCATE = SITE "M24" LEVEL 1;
COMP "BUSA_SR_CLEAR" LOCATE = SITE "AA7" LEVEL 1;
COMP "BUSA_RAMP" LOCATE = SITE "AC2" LEVEL 1;
COMP "BUSB_RAMP" LOCATE = SITE "F24" LEVEL 1;
COMP "TDC_MON_TIMING<0>" LOCATE = SITE "M8" LEVEL 1;
COMP "TDC_MON_TIMING<1>" LOCATE = SITE "J7" LEVEL 1;
COMP "TDC_MON_TIMING<2>" LOCATE = SITE "R5" LEVEL 1;
COMP "TDC_MON_TIMING<3>" LOCATE = SITE "V1" LEVEL 1;
COMP "TDC_MON_TIMING<4>" LOCATE = SITE "AA2" LEVEL 1;
COMP "TDC_MON_TIMING<5>" LOCATE = SITE "V20" LEVEL 1;
COMP "TDC_MON_TIMING<6>" LOCATE = SITE "T22" LEVEL 1;
COMP "TDC_MON_TIMING<7>" LOCATE = SITE "AE25" LEVEL 1;
COMP "TDC_MON_TIMING<8>" LOCATE = SITE "R24" LEVEL 1;
COMP "TDC_MON_TIMING<9>" LOCATE = SITE "F23" LEVEL 1;
COMP "TDC_CS_DAC<0>" LOCATE = SITE "V11" LEVEL 1;
COMP "TDC_CS_DAC<1>" LOCATE = SITE "V13" LEVEL 1;
COMP "TDC_CS_DAC<2>" LOCATE = SITE "V16" LEVEL 1;
COMP "TDC_CS_DAC<3>" LOCATE = SITE "Y21" LEVEL 1;
COMP "TDC_CS_DAC<4>" LOCATE = SITE "AA22" LEVEL 1;
COMP "TDC_CS_DAC<5>" LOCATE = SITE "N17" LEVEL 1;
COMP "TDC_CS_DAC<6>" LOCATE = SITE "P17" LEVEL 1;
COMP "TDC_CS_DAC<7>" LOCATE = SITE "R18" LEVEL 1;
COMP "TDC_CS_DAC<8>" LOCATE = SITE "Y11" LEVEL 1;
COMP "TDC_CS_DAC<9>" LOCATE = SITE "AA11" LEVEL 1;
COMP "BUSB_SR_CLEAR" LOCATE = SITE "G20" LEVEL 1;
COMP "EX_TRIGGER_SCROD" LOCATE = SITE "D22" LEVEL 1;
COMP "LEDS<10>" LOCATE = SITE "F5" LEVEL 1;
COMP "LEDS<11>" LOCATE = SITE "A4" LEVEL 1;
COMP "LEDS<12>" LOCATE = SITE "D5" LEVEL 1;
COMP "BUSA_CLR" LOCATE = SITE "N9" LEVEL 1;
COMP "BUSB_CLR" LOCATE = SITE "B24" LEVEL 1;
COMP "TDC_DONE<0>" LOCATE = SITE "K7" LEVEL 1;
COMP "TDC_DONE<1>" LOCATE = SITE "L7" LEVEL 1;
COMP "TDC_DONE<2>" LOCATE = SITE "N1" LEVEL 1;
COMP "TDC_DONE<3>" LOCATE = SITE "U2" LEVEL 1;
COMP "TDC_DONE<4>" LOCATE = SITE "N8" LEVEL 1;
COMP "TDC_DONE<5>" LOCATE = SITE "P19" LEVEL 1;
COMP "TDC_DONE<6>" LOCATE = SITE "N22" LEVEL 1;
COMP "TDC_DONE<7>" LOCATE = SITE "AD24" LEVEL 1;
COMP "TDC_DONE<8>" LOCATE = SITE "T26" LEVEL 1;
COMP "RAM_A<10>" LOCATE = SITE "J17" LEVEL 1;
COMP "TDC_DONE<9>" LOCATE = SITE "C24" LEVEL 1;
COMP "RAM_A<11>" LOCATE = SITE "H17" LEVEL 1;
COMP "RAM_A<12>" LOCATE = SITE "G17" LEVEL 1;
COMP "RAM_A<20>" LOCATE = SITE "F19" LEVEL 1;
COMP "RAM_A<13>" LOCATE = SITE "F17" LEVEL 1;
COMP "RAM_A<21>" LOCATE = SITE "J13" LEVEL 1;
COMP "RAM_A<14>" LOCATE = SITE "J16" LEVEL 1;
COMP "RAM_A<15>" LOCATE = SITE "G16" LEVEL 1;
COMP "RAM_A<16>" LOCATE = SITE "H13" LEVEL 1;
COMP "RAM_A<17>" LOCATE = SITE "F20" LEVEL 1;
COMP "RAM_A<18>" LOCATE = SITE "E20" LEVEL 1;
COMP "RAM_A<19>" LOCATE = SITE "H18" LEVEL 1;
COMP "SR_CLOCK<0>" LOCATE = SITE "H6" LEVEL 1;
COMP "SR_CLOCK<1>" LOCATE = SITE "K6" LEVEL 1;
COMP "SR_CLOCK<2>" LOCATE = SITE "N2" LEVEL 1;
COMP "SR_CLOCK<3>" LOCATE = SITE "U1" LEVEL 1;
COMP "LEDS<3>" LOCATE = SITE "C1" LEVEL 1;
COMP "SR_CLOCK<4>" LOCATE = SITE "AA10" LEVEL 1;
COMP "LEDS<4>" LOCATE = SITE "C2" LEVEL 1;
COMP "SR_CLOCK<5>" LOCATE = SITE "T23" LEVEL 1;
COMP "LEDS<5>" LOCATE = SITE "B1" LEVEL 1;
COMP "SR_CLOCK<6>" LOCATE = SITE "U19" LEVEL 1;
COMP "LEDS<6>" LOCATE = SITE "K10" LEVEL 1;
COMP "SR_CLOCK<7>" LOCATE = SITE "U25" LEVEL 1;
COMP "LEDS<7>" LOCATE = SITE "J9" LEVEL 1;
COMP "SR_CLOCK<8>" LOCATE = SITE "F26" LEVEL 1;
COMP "LEDS<8>" LOCATE = SITE "L10" LEVEL 1;
COMP "SR_CLOCK<9>" LOCATE = SITE "H24" LEVEL 1;
COMP "LEDS<9>" LOCATE = SITE "K9" LEVEL 1;
COMP "RAM_IO<0>" LOCATE = SITE "G15" LEVEL 1;
COMP "RAM_IO<1>" LOCATE = SITE "F15" LEVEL 1;
COMP "RAM_IO<2>" LOCATE = SITE "K14" LEVEL 1;
COMP "RAM_IO<3>" LOCATE = SITE "H14" LEVEL 1;
COMP "RAM_IO<4>" LOCATE = SITE "F14" LEVEL 1;
COMP "RAM_IO<5>" LOCATE = SITE "E14" LEVEL 1;
COMP "RAM_IO<6>" LOCATE = SITE "B14" LEVEL 1;
COMP "RAM_IO<7>" LOCATE = SITE "A14" LEVEL 1;
COMP "PCLK<0>" LOCATE = SITE "H3" LEVEL 1;
COMP "PCLK<1>" LOCATE = SITE "J3" LEVEL 1;
COMP "PCLK<2>" LOCATE = SITE "G1" LEVEL 1;
COMP "PCLK<3>" LOCATE = SITE "U5" LEVEL 1;
COMP "PCLK<4>" LOCATE = SITE "R9" LEVEL 1;
COMP "PCLK<5>" LOCATE = SITE "U21" LEVEL 1;
COMP "PCLK<6>" LOCATE = SITE "AC23" LEVEL 1;
COMP "PCLK<7>" LOCATE = SITE "AB26" LEVEL 1;
COMP "PCLK<8>" LOCATE = SITE "L26" LEVEL 1;
COMP "PCLK<9>" LOCATE = SITE "AA24" LEVEL 1;
COMP "RAM_A<0>" LOCATE = SITE "F16" LEVEL 1;
COMP "RAM_A<1>" LOCATE = SITE "B23" LEVEL 1;
COMP "RAM_A<2>" LOCATE = SITE "A23" LEVEL 1;
COMP "RAM_A<3>" LOCATE = SITE "B22" LEVEL 1;
COMP "RAM_A<4>" LOCATE = SITE "A22" LEVEL 1;
COMP "RAM_A<5>" LOCATE = SITE "D21" LEVEL 1;
COMP "RAM_A<6>" LOCATE = SITE "C21" LEVEL 1;
COMP "RAM_A<7>" LOCATE = SITE "B21" LEVEL 1;
COMP "RAM_A<8>" LOCATE = SITE "F18" LEVEL 1;
COMP "RAM_A<9>" LOCATE = SITE "E18" LEVEL 1;
COMP "RAM_CE1n" LOCATE = SITE "J15" LEVEL 1;
COMP "SCLK<0>" LOCATE = SITE "K3" LEVEL 1;
COMP "SCLK<1>" LOCATE = SITE "L3" LEVEL 1;
COMP "SCLK<2>" LOCATE = SITE "G2" LEVEL 1;
COMP "SCLK<3>" LOCATE = SITE "U8" LEVEL 1;
COMP "SCLK<4>" LOCATE = SITE "R10" LEVEL 1;
COMP "SCLK<5>" LOCATE = SITE "N20" LEVEL 1;
COMP "SCLK<6>" LOCATE = SITE "W24" LEVEL 1;
COMP "SCLK<7>" LOCATE = SITE "AC26" LEVEL 1;
COMP "SCLK<8>" LOCATE = SITE "M26" LEVEL 1;
COMP "SCLK<9>" LOCATE = SITE "AB24" LEVEL 1;
COMP "RAM_CE2" LOCATE = SITE "H19" LEVEL 1;
COMP "mgtmod0<1>" LOCATE = SITE "C5" LEVEL 1;
COMP "mgtmod1<1>" LOCATE = SITE "B12" LEVEL 1;
COMP "mgtmod2<1>" LOCATE = SITE "A12" LEVEL 1;
COMP "RAM_OEn" LOCATE = SITE "H15" LEVEL 1;
COMP "RAM_WEn" LOCATE = SITE "G19" LEVEL 1;
COMP "SCL_MON" LOCATE = SITE "A2" LEVEL 1;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN u_COUNTER_auto_EXT_TRIG/st.DSP48E_3_pins<92> = BEL
        "u_COUNTER_auto_EXT_TRIG/st.DSP48E_3" PINNAME CLK;
PIN
        u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN gen_wl_clk_to_asic[0].ODDR2_inst_pins<1> = BEL
        "gen_wl_clk_to_asic[0].ODDR2_inst" PINNAME CK0;
PIN gen_wl_clk_to_asic[0].ODDR2_inst_pins<2> = BEL
        "gen_wl_clk_to_asic[0].ODDR2_inst" PINNAME CK1;
PIN gen_wl_clk_to_asic[1].ODDR2_inst_pins<1> = BEL
        "gen_wl_clk_to_asic[1].ODDR2_inst" PINNAME CK0;
PIN gen_wl_clk_to_asic[1].ODDR2_inst_pins<2> = BEL
        "gen_wl_clk_to_asic[1].ODDR2_inst" PINNAME CK1;
PIN gen_wl_clk_to_asic[2].ODDR2_inst_pins<1> = BEL
        "gen_wl_clk_to_asic[2].ODDR2_inst" PINNAME CK0;
PIN gen_wl_clk_to_asic[2].ODDR2_inst_pins<2> = BEL
        "gen_wl_clk_to_asic[2].ODDR2_inst" PINNAME CK1;
PIN gen_wl_clk_to_asic[3].ODDR2_inst_pins<1> = BEL
        "gen_wl_clk_to_asic[3].ODDR2_inst" PINNAME CK0;
PIN gen_wl_clk_to_asic[3].ODDR2_inst_pins<2> = BEL
        "gen_wl_clk_to_asic[3].ODDR2_inst" PINNAME CK1;
PIN gen_wl_clk_to_asic[4].ODDR2_inst_pins<1> = BEL
        "gen_wl_clk_to_asic[4].ODDR2_inst" PINNAME CK0;
PIN gen_wl_clk_to_asic[4].ODDR2_inst_pins<2> = BEL
        "gen_wl_clk_to_asic[4].ODDR2_inst" PINNAME CK1;
PIN gen_wl_clk_to_asic[5].ODDR2_inst_pins<1> = BEL
        "gen_wl_clk_to_asic[5].ODDR2_inst" PINNAME CK0;
PIN gen_wl_clk_to_asic[5].ODDR2_inst_pins<2> = BEL
        "gen_wl_clk_to_asic[5].ODDR2_inst" PINNAME CK1;
PIN gen_wl_clk_to_asic[6].ODDR2_inst_pins<1> = BEL
        "gen_wl_clk_to_asic[6].ODDR2_inst" PINNAME CK0;
PIN gen_wl_clk_to_asic[6].ODDR2_inst_pins<2> = BEL
        "gen_wl_clk_to_asic[6].ODDR2_inst" PINNAME CK1;
PIN gen_wl_clk_to_asic[7].ODDR2_inst_pins<1> = BEL
        "gen_wl_clk_to_asic[7].ODDR2_inst" PINNAME CK0;
PIN gen_wl_clk_to_asic[7].ODDR2_inst_pins<2> = BEL
        "gen_wl_clk_to_asic[7].ODDR2_inst" PINNAME CK1;
PIN gen_wl_clk_to_asic[8].ODDR2_inst_pins<1> = BEL
        "gen_wl_clk_to_asic[8].ODDR2_inst" PINNAME CK0;
PIN gen_wl_clk_to_asic[8].ODDR2_inst_pins<2> = BEL
        "gen_wl_clk_to_asic[8].ODDR2_inst" PINNAME CK1;
PIN gen_wl_clk_to_asic[9].ODDR2_inst_pins<1> = BEL
        "gen_wl_clk_to_asic[9].ODDR2_inst" PINNAME CK0;
PIN gen_wl_clk_to_asic[9].ODDR2_inst_pins<2> = BEL
        "gen_wl_clk_to_asic[9].ODDR2_inst" PINNAME CK1;
TIMEGRP FPGA_CLK = BEL "u_ethernet_readout_interface/internal_RR_175_0" BEL
        "u_ethernet_readout_interface/internal_RR_175_1" BEL
        "u_ethernet_readout_interface/internal_RR_175_2" BEL
        "u_ethernet_readout_interface/internal_RR_175_3" BEL
        "u_ethernet_readout_interface/internal_RR_175_4" BEL
        "u_ethernet_readout_interface/internal_RR_175_5" BEL
        "u_ethernet_readout_interface/internal_RR_175_6" BEL
        "u_ethernet_readout_interface/internal_RR_175_7" BEL
        "u_ethernet_readout_interface/internal_RR_175_8" BEL
        "u_ethernet_readout_interface/internal_RR_175_9" BEL
        "u_ethernet_readout_interface/internal_RR_175_10" BEL
        "u_ethernet_readout_interface/internal_RR_175_11" BEL
        "u_ethernet_readout_interface/internal_RR_175_12" BEL
        "u_ethernet_readout_interface/internal_RR_175_13" BEL
        "u_ethernet_readout_interface/internal_RR_175_14" BEL
        "u_ethernet_readout_interface/internal_RR_175_15" BEL
        "u_ethernet_readout_interface/internal_RR_177_0" BEL
        "u_ethernet_readout_interface/internal_RR_177_1" BEL
        "u_ethernet_readout_interface/internal_RR_177_2" BEL
        "u_ethernet_readout_interface/internal_RR_177_3" BEL
        "u_ethernet_readout_interface/internal_RR_177_4" BEL
        "u_ethernet_readout_interface/internal_RR_177_5" BEL
        "u_ethernet_readout_interface/internal_RR_177_6" BEL
        "u_ethernet_readout_interface/internal_RR_177_7" BEL
        "u_ethernet_readout_interface/internal_RR_177_8" BEL
        "u_ethernet_readout_interface/internal_RR_177_9" BEL
        "u_ethernet_readout_interface/internal_RR_177_10" BEL
        "u_ethernet_readout_interface/internal_RR_177_11" BEL
        "u_ethernet_readout_interface/internal_RR_177_12" BEL
        "u_ethernet_readout_interface/internal_RR_177_13" BEL
        "u_ethernet_readout_interface/internal_RR_177_14" BEL
        "u_ethernet_readout_interface/internal_RR_177_15" BEL
        "u_ethernet_readout_interface/internal_RR_176_0" BEL
        "u_ethernet_readout_interface/internal_RR_176_1" BEL
        "u_ethernet_readout_interface/internal_RR_176_2" BEL
        "u_ethernet_readout_interface/internal_RR_176_3" BEL
        "u_ethernet_readout_interface/internal_RR_176_4" BEL
        "u_ethernet_readout_interface/internal_RR_176_5" BEL
        "u_ethernet_readout_interface/internal_RR_176_6" BEL
        "u_ethernet_readout_interface/internal_RR_176_7" BEL
        "u_ethernet_readout_interface/internal_RR_176_8" BEL
        "u_ethernet_readout_interface/internal_RR_176_9" BEL
        "u_ethernet_readout_interface/internal_RR_176_10" BEL
        "u_ethernet_readout_interface/internal_RR_176_11" BEL
        "u_ethernet_readout_interface/internal_RR_176_12" BEL
        "u_ethernet_readout_interface/internal_RR_176_13" BEL
        "u_ethernet_readout_interface/internal_RR_176_14" BEL
        "u_ethernet_readout_interface/internal_RR_176_15" BEL
        "u_ethernet_readout_interface/internal_RR_174_0" BEL
        "u_ethernet_readout_interface/internal_RR_174_1" BEL
        "u_ethernet_readout_interface/internal_RR_174_2" BEL
        "u_ethernet_readout_interface/internal_RR_174_3" BEL
        "u_ethernet_readout_interface/internal_RR_174_4" BEL
        "u_ethernet_readout_interface/internal_RR_174_5" BEL
        "u_ethernet_readout_interface/internal_RR_174_6" BEL
        "u_ethernet_readout_interface/internal_RR_174_7" BEL
        "u_ethernet_readout_interface/internal_RR_174_8" BEL
        "u_ethernet_readout_interface/internal_RR_174_9" BEL
        "u_ethernet_readout_interface/internal_RR_174_10" BEL
        "u_ethernet_readout_interface/internal_RR_174_11" BEL
        "u_ethernet_readout_interface/internal_RR_174_12" BEL
        "u_ethernet_readout_interface/internal_RR_174_13" BEL
        "u_ethernet_readout_interface/internal_RR_174_14" BEL
        "u_ethernet_readout_interface/internal_RR_174_15" BEL
        "u_ethernet_readout_interface/internal_RR_173_0" BEL
        "u_ethernet_readout_interface/internal_RR_173_1" BEL
        "u_ethernet_readout_interface/internal_RR_173_2" BEL
        "u_ethernet_readout_interface/internal_RR_173_3" BEL
        "u_ethernet_readout_interface/internal_RR_173_4" BEL
        "u_ethernet_readout_interface/internal_RR_173_5" BEL
        "u_ethernet_readout_interface/internal_RR_173_6" BEL
        "u_ethernet_readout_interface/internal_RR_173_7" BEL
        "u_ethernet_readout_interface/internal_RR_173_8" BEL
        "u_ethernet_readout_interface/internal_RR_173_9" BEL
        "u_ethernet_readout_interface/internal_RR_173_10" BEL
        "u_ethernet_readout_interface/internal_RR_173_11" BEL
        "u_ethernet_readout_interface/internal_RR_173_12" BEL
        "u_ethernet_readout_interface/internal_RR_173_13" BEL
        "u_ethernet_readout_interface/internal_RR_173_14" BEL
        "u_ethernet_readout_interface/internal_RR_173_15" BEL
        "u_ethernet_readout_interface/internal_RR_172_0" BEL
        "u_ethernet_readout_interface/internal_RR_172_1" BEL
        "u_ethernet_readout_interface/internal_RR_172_2" BEL
        "u_ethernet_readout_interface/internal_RR_172_3" BEL
        "u_ethernet_readout_interface/internal_RR_172_4" BEL
        "u_ethernet_readout_interface/internal_RR_172_5" BEL
        "u_ethernet_readout_interface/internal_RR_172_6" BEL
        "u_ethernet_readout_interface/internal_RR_172_7" BEL
        "u_ethernet_readout_interface/internal_RR_172_8" BEL
        "u_ethernet_readout_interface/internal_RR_172_9" BEL
        "u_ethernet_readout_interface/internal_RR_172_10" BEL
        "u_ethernet_readout_interface/internal_RR_172_11" BEL
        "u_ethernet_readout_interface/internal_RR_172_12" BEL
        "u_ethernet_readout_interface/internal_RR_172_13" BEL
        "u_ethernet_readout_interface/internal_RR_172_14" BEL
        "u_ethernet_readout_interface/internal_RR_172_15" BEL
        "u_ethernet_readout_interface/internal_RR_171_0" BEL
        "u_ethernet_readout_interface/internal_RR_171_1" BEL
        "u_ethernet_readout_interface/internal_RR_171_2" BEL
        "u_ethernet_readout_interface/internal_RR_171_3" BEL
        "u_ethernet_readout_interface/internal_RR_171_4" BEL
        "u_ethernet_readout_interface/internal_RR_171_5" BEL
        "u_ethernet_readout_interface/internal_RR_171_6" BEL
        "u_ethernet_readout_interface/internal_RR_171_7" BEL
        "u_ethernet_readout_interface/internal_RR_171_8" BEL
        "u_ethernet_readout_interface/internal_RR_171_9" BEL
        "u_ethernet_readout_interface/internal_RR_171_10" BEL
        "u_ethernet_readout_interface/internal_RR_171_11" BEL
        "u_ethernet_readout_interface/internal_RR_171_12" BEL
        "u_ethernet_readout_interface/internal_RR_171_13" BEL
        "u_ethernet_readout_interface/internal_RR_171_14" BEL
        "u_ethernet_readout_interface/internal_RR_171_15" BEL
        "u_ethernet_readout_interface/internal_RR_170_0" BEL
        "u_ethernet_readout_interface/internal_RR_170_1" BEL
        "u_ethernet_readout_interface/internal_RR_170_2" BEL
        "u_ethernet_readout_interface/internal_RR_170_3" BEL
        "u_ethernet_readout_interface/internal_RR_170_4" BEL
        "u_ethernet_readout_interface/internal_RR_170_5" BEL
        "u_ethernet_readout_interface/internal_RR_170_6" BEL
        "u_ethernet_readout_interface/internal_RR_170_7" BEL
        "u_ethernet_readout_interface/internal_RR_170_8" BEL
        "u_ethernet_readout_interface/internal_RR_170_9" BEL
        "u_ethernet_readout_interface/internal_RR_170_10" BEL
        "u_ethernet_readout_interface/internal_RR_170_11" BEL
        "u_ethernet_readout_interface/internal_RR_170_12" BEL
        "u_ethernet_readout_interface/internal_RR_170_13" BEL
        "u_ethernet_readout_interface/internal_RR_170_14" BEL
        "u_ethernet_readout_interface/internal_RR_170_15" BEL
        "u_ethernet_readout_interface/internal_RR_169_0" BEL
        "u_ethernet_readout_interface/internal_RR_169_1" BEL
        "u_ethernet_readout_interface/internal_RR_169_2" BEL
        "u_ethernet_readout_interface/internal_RR_169_3" BEL
        "u_ethernet_readout_interface/internal_RR_169_4" BEL
        "u_ethernet_readout_interface/internal_RR_169_5" BEL
        "u_ethernet_readout_interface/internal_RR_169_6" BEL
        "u_ethernet_readout_interface/internal_RR_169_7" BEL
        "u_ethernet_readout_interface/internal_RR_169_8" BEL
        "u_ethernet_readout_interface/internal_RR_169_9" BEL
        "u_ethernet_readout_interface/internal_RR_169_10" BEL
        "u_ethernet_readout_interface/internal_RR_169_11" BEL
        "u_ethernet_readout_interface/internal_RR_169_12" BEL
        "u_ethernet_readout_interface/internal_RR_169_13" BEL
        "u_ethernet_readout_interface/internal_RR_169_14" BEL
        "u_ethernet_readout_interface/internal_RR_169_15" BEL
        "u_ethernet_readout_interface/internal_RR_168_0" BEL
        "u_ethernet_readout_interface/internal_RR_168_1" BEL
        "u_ethernet_readout_interface/internal_RR_168_2" BEL
        "u_ethernet_readout_interface/internal_RR_168_3" BEL
        "u_ethernet_readout_interface/internal_RR_168_4" BEL
        "u_ethernet_readout_interface/internal_RR_168_5" BEL
        "u_ethernet_readout_interface/internal_RR_168_6" BEL
        "u_ethernet_readout_interface/internal_RR_168_7" BEL
        "u_ethernet_readout_interface/internal_RR_168_8" BEL
        "u_ethernet_readout_interface/internal_RR_168_9" BEL
        "u_ethernet_readout_interface/internal_RR_168_10" BEL
        "u_ethernet_readout_interface/internal_RR_168_11" BEL
        "u_ethernet_readout_interface/internal_RR_168_12" BEL
        "u_ethernet_readout_interface/internal_RR_168_13" BEL
        "u_ethernet_readout_interface/internal_RR_168_14" BEL
        "u_ethernet_readout_interface/internal_RR_168_15" BEL
        "u_ethernet_readout_interface/internal_RR_151_0" BEL
        "u_ethernet_readout_interface/internal_RR_151_1" BEL
        "u_ethernet_readout_interface/internal_RR_151_2" BEL
        "u_ethernet_readout_interface/internal_RR_151_3" BEL
        "u_ethernet_readout_interface/internal_RR_151_4" BEL
        "u_ethernet_readout_interface/internal_RR_151_5" BEL
        "u_ethernet_readout_interface/internal_RR_151_6" BEL
        "u_ethernet_readout_interface/internal_RR_151_7" BEL
        "u_ethernet_readout_interface/internal_RR_151_8" BEL
        "u_ethernet_readout_interface/internal_RR_149_0" BEL
        "u_ethernet_readout_interface/internal_RR_149_1" BEL
        "u_ethernet_readout_interface/internal_RR_149_2" BEL
        "u_ethernet_readout_interface/internal_RR_149_3" BEL
        "u_ethernet_readout_interface/internal_RR_149_4" BEL
        "u_ethernet_readout_interface/internal_RR_149_5" BEL
        "u_ethernet_readout_interface/internal_RR_149_6" BEL
        "u_ethernet_readout_interface/internal_RR_149_7" BEL
        "u_ethernet_readout_interface/internal_RR_149_8" BEL
        "u_ethernet_readout_interface/internal_RR_149_9" BEL
        "u_ethernet_readout_interface/internal_RR_149_10" BEL
        "u_ethernet_readout_interface/internal_RR_149_11" BEL
        "u_ethernet_readout_interface/internal_RR_147_0" BEL
        "u_ethernet_readout_interface/internal_RR_147_1" BEL
        "u_ethernet_readout_interface/internal_RR_147_2" BEL
        "u_ethernet_readout_interface/internal_RR_147_3" BEL
        "u_ethernet_readout_interface/internal_RR_147_4" BEL
        "u_ethernet_readout_interface/internal_RR_147_5" BEL
        "u_ethernet_readout_interface/internal_RR_147_6" BEL
        "u_ethernet_readout_interface/internal_RR_147_7" BEL
        "u_ethernet_readout_interface/internal_RR_147_8" BEL
        "u_ethernet_readout_interface/internal_RR_147_9" BEL
        "u_ethernet_readout_interface/internal_RR_147_10" BEL
        "u_ethernet_readout_interface/internal_RR_147_11" BEL
        "u_ethernet_readout_interface/internal_RR_147_12" BEL
        "u_ethernet_readout_interface/internal_RR_147_13" BEL
        "u_ethernet_readout_interface/internal_RR_147_14" BEL
        "u_ethernet_readout_interface/internal_RR_147_15" BEL
        "u_ethernet_readout_interface/internal_RR_146_0" BEL
        "u_ethernet_readout_interface/internal_RR_146_1" BEL
        "u_ethernet_readout_interface/internal_RR_146_2" BEL
        "u_ethernet_readout_interface/internal_RR_146_3" BEL
        "u_ethernet_readout_interface/internal_RR_146_4" BEL
        "u_ethernet_readout_interface/internal_RR_146_5" BEL
        "u_ethernet_readout_interface/internal_RR_146_6" BEL
        "u_ethernet_readout_interface/internal_RR_146_7" BEL
        "u_ethernet_readout_interface/internal_RR_146_8" BEL
        "u_ethernet_readout_interface/internal_RR_146_9" BEL
        "u_ethernet_readout_interface/internal_RR_146_10" BEL
        "u_ethernet_readout_interface/internal_RR_146_11" BEL
        "u_ethernet_readout_interface/internal_RR_146_12" BEL
        "u_ethernet_readout_interface/internal_RR_146_13" BEL
        "u_ethernet_readout_interface/internal_RR_146_14" BEL
        "u_ethernet_readout_interface/internal_RR_146_15" BEL
        "u_ethernet_readout_interface/internal_RR_145_0" BEL
        "u_ethernet_readout_interface/internal_RR_145_1" BEL
        "u_ethernet_readout_interface/internal_RR_145_2" BEL
        "u_ethernet_readout_interface/internal_RR_145_3" BEL
        "u_ethernet_readout_interface/internal_RR_145_4" BEL
        "u_ethernet_readout_interface/internal_RR_145_5" BEL
        "u_ethernet_readout_interface/internal_RR_145_6" BEL
        "u_ethernet_readout_interface/internal_RR_145_7" BEL
        "u_ethernet_readout_interface/internal_RR_145_8" BEL
        "u_ethernet_readout_interface/internal_RR_145_9" BEL
        "u_ethernet_readout_interface/internal_RR_145_10" BEL
        "u_ethernet_readout_interface/internal_RR_145_11" BEL
        "u_ethernet_readout_interface/internal_RR_145_12" BEL
        "u_ethernet_readout_interface/internal_RR_145_13" BEL
        "u_ethernet_readout_interface/internal_RR_145_14" BEL
        "u_ethernet_readout_interface/internal_RR_145_15" BEL
        "u_ethernet_readout_interface/internal_RR_144_0" BEL
        "u_ethernet_readout_interface/internal_RR_144_1" BEL
        "u_ethernet_readout_interface/internal_RR_144_2" BEL
        "u_ethernet_readout_interface/internal_RR_144_3" BEL
        "u_ethernet_readout_interface/internal_RR_144_4" BEL
        "u_ethernet_readout_interface/internal_RR_144_5" BEL
        "u_ethernet_readout_interface/internal_RR_144_6" BEL
        "u_ethernet_readout_interface/internal_RR_144_7" BEL
        "u_ethernet_readout_interface/internal_RR_144_8" BEL
        "u_ethernet_readout_interface/internal_RR_144_9" BEL
        "u_ethernet_readout_interface/internal_RR_144_10" BEL
        "u_ethernet_readout_interface/internal_RR_144_11" BEL
        "u_ethernet_readout_interface/internal_RR_144_12" BEL
        "u_ethernet_readout_interface/internal_RR_144_13" BEL
        "u_ethernet_readout_interface/internal_RR_144_14" BEL
        "u_ethernet_readout_interface/internal_RR_144_15" BEL
        "u_ethernet_readout_interface/internal_RR_143_0" BEL
        "u_ethernet_readout_interface/internal_RR_143_1" BEL
        "u_ethernet_readout_interface/internal_RR_143_2" BEL
        "u_ethernet_readout_interface/internal_RR_143_3" BEL
        "u_ethernet_readout_interface/internal_RR_143_4" BEL
        "u_ethernet_readout_interface/internal_RR_143_5" BEL
        "u_ethernet_readout_interface/internal_RR_143_6" BEL
        "u_ethernet_readout_interface/internal_RR_143_7" BEL
        "u_ethernet_readout_interface/internal_RR_143_8" BEL
        "u_ethernet_readout_interface/internal_RR_143_9" BEL
        "u_ethernet_readout_interface/internal_RR_143_10" BEL
        "u_ethernet_readout_interface/internal_RR_143_11" BEL
        "u_ethernet_readout_interface/internal_RR_143_12" BEL
        "u_ethernet_readout_interface/internal_RR_143_13" BEL
        "u_ethernet_readout_interface/internal_RR_143_14" BEL
        "u_ethernet_readout_interface/internal_RR_143_15" BEL
        "u_ethernet_readout_interface/internal_RR_142_0" BEL
        "u_ethernet_readout_interface/internal_RR_142_1" BEL
        "u_ethernet_readout_interface/internal_RR_142_2" BEL
        "u_ethernet_readout_interface/internal_RR_142_3" BEL
        "u_ethernet_readout_interface/internal_RR_142_4" BEL
        "u_ethernet_readout_interface/internal_RR_142_5" BEL
        "u_ethernet_readout_interface/internal_RR_142_6" BEL
        "u_ethernet_readout_interface/internal_RR_142_7" BEL
        "u_ethernet_readout_interface/internal_RR_142_8" BEL
        "u_ethernet_readout_interface/internal_RR_142_9" BEL
        "u_ethernet_readout_interface/internal_RR_142_10" BEL
        "u_ethernet_readout_interface/internal_RR_142_11" BEL
        "u_ethernet_readout_interface/internal_RR_142_12" BEL
        "u_ethernet_readout_interface/internal_RR_142_13" BEL
        "u_ethernet_readout_interface/internal_RR_142_14" BEL
        "u_ethernet_readout_interface/internal_RR_142_15" BEL
        "u_ethernet_readout_interface/internal_RR_141_0" BEL
        "u_ethernet_readout_interface/internal_RR_141_1" BEL
        "u_ethernet_readout_interface/internal_RR_141_2" BEL
        "u_ethernet_readout_interface/internal_RR_141_3" BEL
        "u_ethernet_readout_interface/internal_RR_141_4" BEL
        "u_ethernet_readout_interface/internal_RR_141_5" BEL
        "u_ethernet_readout_interface/internal_RR_141_6" BEL
        "u_ethernet_readout_interface/internal_RR_141_7" BEL
        "u_ethernet_readout_interface/internal_RR_141_8" BEL
        "u_ethernet_readout_interface/internal_RR_141_9" BEL
        "u_ethernet_readout_interface/internal_RR_141_10" BEL
        "u_ethernet_readout_interface/internal_RR_141_11" BEL
        "u_ethernet_readout_interface/internal_RR_141_12" BEL
        "u_ethernet_readout_interface/internal_RR_141_13" BEL
        "u_ethernet_readout_interface/internal_RR_141_14" BEL
        "u_ethernet_readout_interface/internal_RR_141_15" BEL
        "u_ethernet_readout_interface/internal_RR_140_0" BEL
        "u_ethernet_readout_interface/internal_RR_140_1" BEL
        "u_ethernet_readout_interface/internal_RR_140_2" BEL
        "u_ethernet_readout_interface/internal_RR_140_3" BEL
        "u_ethernet_readout_interface/internal_RR_140_4" BEL
        "u_ethernet_readout_interface/internal_RR_140_5" BEL
        "u_ethernet_readout_interface/internal_RR_140_6" BEL
        "u_ethernet_readout_interface/internal_RR_140_7" BEL
        "u_ethernet_readout_interface/internal_RR_140_8" BEL
        "u_ethernet_readout_interface/internal_RR_140_9" BEL
        "u_ethernet_readout_interface/internal_RR_140_10" BEL
        "u_ethernet_readout_interface/internal_RR_140_11" BEL
        "u_ethernet_readout_interface/internal_RR_140_12" BEL
        "u_ethernet_readout_interface/internal_RR_140_13" BEL
        "u_ethernet_readout_interface/internal_RR_140_14" BEL
        "u_ethernet_readout_interface/internal_RR_140_15" BEL
        "u_ethernet_readout_interface/internal_RR_139_0" BEL
        "u_ethernet_readout_interface/internal_RR_139_1" BEL
        "u_ethernet_readout_interface/internal_RR_139_2" BEL
        "u_ethernet_readout_interface/internal_RR_139_3" BEL
        "u_ethernet_readout_interface/internal_RR_139_4" BEL
        "u_ethernet_readout_interface/internal_RR_139_5" BEL
        "u_ethernet_readout_interface/internal_RR_139_6" BEL
        "u_ethernet_readout_interface/internal_RR_139_7" BEL
        "u_ethernet_readout_interface/internal_RR_139_8" BEL
        "u_ethernet_readout_interface/internal_RR_139_9" BEL
        "u_ethernet_readout_interface/internal_RR_139_10" BEL
        "u_ethernet_readout_interface/internal_RR_139_11" BEL
        "u_ethernet_readout_interface/internal_RR_139_12" BEL
        "u_ethernet_readout_interface/internal_RR_139_13" BEL
        "u_ethernet_readout_interface/internal_RR_139_14" BEL
        "u_ethernet_readout_interface/internal_RR_139_15" BEL
        "u_ethernet_readout_interface/internal_RR_138_0" BEL
        "u_ethernet_readout_interface/internal_RR_138_1" BEL
        "u_ethernet_readout_interface/internal_RR_138_2" BEL
        "u_ethernet_readout_interface/internal_RR_138_3" BEL
        "u_ethernet_readout_interface/internal_RR_138_4" BEL
        "u_ethernet_readout_interface/internal_RR_138_5" BEL
        "u_ethernet_readout_interface/internal_RR_138_6" BEL
        "u_ethernet_readout_interface/internal_RR_138_7" BEL
        "u_ethernet_readout_interface/internal_RR_138_8" BEL
        "u_ethernet_readout_interface/internal_RR_138_9" BEL
        "u_ethernet_readout_interface/internal_RR_138_10" BEL
        "u_ethernet_readout_interface/internal_RR_138_11" BEL
        "u_ethernet_readout_interface/internal_RR_138_12" BEL
        "u_ethernet_readout_interface/internal_RR_138_13" BEL
        "u_ethernet_readout_interface/internal_RR_138_14" BEL
        "u_ethernet_readout_interface/internal_RR_138_15" BEL
        "u_ethernet_readout_interface/internal_RR_135_0" BEL
        "u_ethernet_readout_interface/internal_RR_135_1" BEL
        "u_ethernet_readout_interface/internal_RR_135_2" BEL
        "u_ethernet_readout_interface/internal_RR_135_3" BEL
        "u_ethernet_readout_interface/internal_RR_135_4" BEL
        "u_ethernet_readout_interface/internal_RR_135_5" BEL
        "u_ethernet_readout_interface/internal_RR_135_6" BEL
        "u_ethernet_readout_interface/internal_RR_135_7" BEL
        "u_ethernet_readout_interface/internal_RR_135_8" BEL
        "u_ethernet_readout_interface/internal_RR_135_9" BEL
        "u_ethernet_readout_interface/internal_RR_128_0" BEL
        "u_ethernet_readout_interface/internal_RR_128_1" BEL
        "u_ethernet_readout_interface/internal_RR_128_2" BEL
        "u_ethernet_readout_interface/internal_RR_128_3" BEL
        "u_ethernet_readout_interface/internal_RR_128_4" BEL
        "u_ethernet_readout_interface/internal_RR_128_5" BEL
        "u_ethernet_readout_interface/internal_RR_128_6" BEL
        "u_ethernet_readout_interface/internal_RR_128_7" BEL
        "u_ethernet_readout_interface/internal_RR_128_8" BEL
        "u_ethernet_readout_interface/internal_RR_125_0" BEL
        "u_ethernet_readout_interface/internal_RR_125_1" BEL
        "u_ethernet_readout_interface/internal_RR_125_2" BEL
        "u_ethernet_readout_interface/internal_RR_125_3" BEL
        "u_ethernet_readout_interface/internal_RR_125_4" BEL
        "u_ethernet_readout_interface/internal_RR_125_5" BEL
        "u_ethernet_readout_interface/internal_RR_125_6" BEL
        "u_ethernet_readout_interface/internal_RR_125_7" BEL
        "u_ethernet_readout_interface/internal_RR_125_8" BEL
        "u_ethernet_readout_interface/internal_RR_125_9" BEL
        "u_ethernet_readout_interface/internal_RR_125_10" BEL
        "u_ethernet_readout_interface/internal_RR_125_11" BEL
        "u_ethernet_readout_interface/internal_RR_125_12" BEL
        "u_ethernet_readout_interface/internal_RR_125_13" BEL
        "u_ethernet_readout_interface/internal_RR_125_14" BEL
        "u_ethernet_readout_interface/internal_RR_125_15" BEL
        "u_ethernet_readout_interface/internal_RR_127_0" BEL
        "u_ethernet_readout_interface/internal_RR_127_1" BEL
        "u_ethernet_readout_interface/internal_RR_127_2" BEL
        "u_ethernet_readout_interface/internal_RR_127_3" BEL
        "u_ethernet_readout_interface/internal_RR_127_4" BEL
        "u_ethernet_readout_interface/internal_RR_127_5" BEL
        "u_ethernet_readout_interface/internal_RR_127_6" BEL
        "u_ethernet_readout_interface/internal_RR_127_7" BEL
        "u_ethernet_readout_interface/internal_RR_127_8" BEL
        "u_ethernet_readout_interface/internal_RR_127_9" BEL
        "u_ethernet_readout_interface/internal_RR_127_10" BEL
        "u_ethernet_readout_interface/internal_RR_127_11" BEL
        "u_ethernet_readout_interface/internal_RR_127_12" BEL
        "u_ethernet_readout_interface/internal_RR_127_13" BEL
        "u_ethernet_readout_interface/internal_RR_127_14" BEL
        "u_ethernet_readout_interface/internal_RR_127_15" BEL
        "u_ethernet_readout_interface/internal_RR_126_0" BEL
        "u_ethernet_readout_interface/internal_RR_126_1" BEL
        "u_ethernet_readout_interface/internal_RR_126_2" BEL
        "u_ethernet_readout_interface/internal_RR_126_3" BEL
        "u_ethernet_readout_interface/internal_RR_126_4" BEL
        "u_ethernet_readout_interface/internal_RR_126_5" BEL
        "u_ethernet_readout_interface/internal_RR_126_6" BEL
        "u_ethernet_readout_interface/internal_RR_126_7" BEL
        "u_ethernet_readout_interface/internal_RR_126_8" BEL
        "u_ethernet_readout_interface/internal_RR_126_9" BEL
        "u_ethernet_readout_interface/internal_RR_126_10" BEL
        "u_ethernet_readout_interface/internal_RR_126_11" BEL
        "u_ethernet_readout_interface/internal_RR_126_12" BEL
        "u_ethernet_readout_interface/internal_RR_126_13" BEL
        "u_ethernet_readout_interface/internal_RR_126_14" BEL
        "u_ethernet_readout_interface/internal_RR_126_15" BEL
        "u_ethernet_readout_interface/internal_RR_124_0" BEL
        "u_ethernet_readout_interface/internal_RR_124_1" BEL
        "u_ethernet_readout_interface/internal_RR_124_2" BEL
        "u_ethernet_readout_interface/internal_RR_124_3" BEL
        "u_ethernet_readout_interface/internal_RR_124_4" BEL
        "u_ethernet_readout_interface/internal_RR_124_5" BEL
        "u_ethernet_readout_interface/internal_RR_124_6" BEL
        "u_ethernet_readout_interface/internal_RR_124_7" BEL
        "u_ethernet_readout_interface/internal_RR_124_8" BEL
        "u_ethernet_readout_interface/internal_RR_124_9" BEL
        "u_ethernet_readout_interface/internal_RR_124_10" BEL
        "u_ethernet_readout_interface/internal_RR_124_11" BEL
        "u_ethernet_readout_interface/internal_RR_124_12" BEL
        "u_ethernet_readout_interface/internal_RR_124_13" BEL
        "u_ethernet_readout_interface/internal_RR_124_14" BEL
        "u_ethernet_readout_interface/internal_RR_124_15" BEL
        "u_ethernet_readout_interface/internal_RR_123_0" BEL
        "u_ethernet_readout_interface/internal_RR_123_1" BEL
        "u_ethernet_readout_interface/internal_RR_123_2" BEL
        "u_ethernet_readout_interface/internal_RR_123_3" BEL
        "u_ethernet_readout_interface/internal_RR_123_4" BEL
        "u_ethernet_readout_interface/internal_RR_123_5" BEL
        "u_ethernet_readout_interface/internal_RR_123_6" BEL
        "u_ethernet_readout_interface/internal_RR_123_7" BEL
        "u_ethernet_readout_interface/internal_RR_123_8" BEL
        "u_ethernet_readout_interface/internal_RR_123_9" BEL
        "u_ethernet_readout_interface/internal_RR_123_10" BEL
        "u_ethernet_readout_interface/internal_RR_123_11" BEL
        "u_ethernet_readout_interface/internal_RR_123_12" BEL
        "u_ethernet_readout_interface/internal_RR_123_13" BEL
        "u_ethernet_readout_interface/internal_RR_123_14" BEL
        "u_ethernet_readout_interface/internal_RR_123_15" BEL
        "u_ethernet_readout_interface/internal_RR_122_0" BEL
        "u_ethernet_readout_interface/internal_RR_122_1" BEL
        "u_ethernet_readout_interface/internal_RR_122_2" BEL
        "u_ethernet_readout_interface/internal_RR_122_3" BEL
        "u_ethernet_readout_interface/internal_RR_122_4" BEL
        "u_ethernet_readout_interface/internal_RR_122_5" BEL
        "u_ethernet_readout_interface/internal_RR_122_6" BEL
        "u_ethernet_readout_interface/internal_RR_122_7" BEL
        "u_ethernet_readout_interface/internal_RR_122_8" BEL
        "u_ethernet_readout_interface/internal_RR_122_9" BEL
        "u_ethernet_readout_interface/internal_RR_122_10" BEL
        "u_ethernet_readout_interface/internal_RR_122_11" BEL
        "u_ethernet_readout_interface/internal_RR_122_12" BEL
        "u_ethernet_readout_interface/internal_RR_122_13" BEL
        "u_ethernet_readout_interface/internal_RR_122_14" BEL
        "u_ethernet_readout_interface/internal_RR_122_15" BEL
        "u_ethernet_readout_interface/internal_RR_121_0" BEL
        "u_ethernet_readout_interface/internal_RR_121_1" BEL
        "u_ethernet_readout_interface/internal_RR_121_2" BEL
        "u_ethernet_readout_interface/internal_RR_121_3" BEL
        "u_ethernet_readout_interface/internal_RR_121_4" BEL
        "u_ethernet_readout_interface/internal_RR_121_5" BEL
        "u_ethernet_readout_interface/internal_RR_121_6" BEL
        "u_ethernet_readout_interface/internal_RR_121_7" BEL
        "u_ethernet_readout_interface/internal_RR_121_8" BEL
        "u_ethernet_readout_interface/internal_RR_121_9" BEL
        "u_ethernet_readout_interface/internal_RR_121_10" BEL
        "u_ethernet_readout_interface/internal_RR_121_11" BEL
        "u_ethernet_readout_interface/internal_RR_121_12" BEL
        "u_ethernet_readout_interface/internal_RR_121_13" BEL
        "u_ethernet_readout_interface/internal_RR_121_14" BEL
        "u_ethernet_readout_interface/internal_RR_121_15" BEL
        "u_ethernet_readout_interface/internal_RR_120_0" BEL
        "u_ethernet_readout_interface/internal_RR_120_1" BEL
        "u_ethernet_readout_interface/internal_RR_120_2" BEL
        "u_ethernet_readout_interface/internal_RR_120_3" BEL
        "u_ethernet_readout_interface/internal_RR_120_4" BEL
        "u_ethernet_readout_interface/internal_RR_120_5" BEL
        "u_ethernet_readout_interface/internal_RR_120_6" BEL
        "u_ethernet_readout_interface/internal_RR_120_7" BEL
        "u_ethernet_readout_interface/internal_RR_120_8" BEL
        "u_ethernet_readout_interface/internal_RR_120_9" BEL
        "u_ethernet_readout_interface/internal_RR_120_10" BEL
        "u_ethernet_readout_interface/internal_RR_120_11" BEL
        "u_ethernet_readout_interface/internal_RR_120_12" BEL
        "u_ethernet_readout_interface/internal_RR_120_13" BEL
        "u_ethernet_readout_interface/internal_RR_120_14" BEL
        "u_ethernet_readout_interface/internal_RR_120_15" BEL
        "u_ethernet_readout_interface/internal_RR_119_0" BEL
        "u_ethernet_readout_interface/internal_RR_119_1" BEL
        "u_ethernet_readout_interface/internal_RR_119_2" BEL
        "u_ethernet_readout_interface/internal_RR_119_3" BEL
        "u_ethernet_readout_interface/internal_RR_119_4" BEL
        "u_ethernet_readout_interface/internal_RR_119_5" BEL
        "u_ethernet_readout_interface/internal_RR_119_6" BEL
        "u_ethernet_readout_interface/internal_RR_119_7" BEL
        "u_ethernet_readout_interface/internal_RR_119_8" BEL
        "u_ethernet_readout_interface/internal_RR_119_9" BEL
        "u_ethernet_readout_interface/internal_RR_119_10" BEL
        "u_ethernet_readout_interface/internal_RR_119_11" BEL
        "u_ethernet_readout_interface/internal_RR_119_12" BEL
        "u_ethernet_readout_interface/internal_RR_119_13" BEL
        "u_ethernet_readout_interface/internal_RR_119_14" BEL
        "u_ethernet_readout_interface/internal_RR_119_15" BEL
        "u_ethernet_readout_interface/internal_RR_118_0" BEL
        "u_ethernet_readout_interface/internal_RR_118_1" BEL
        "u_ethernet_readout_interface/internal_RR_118_2" BEL
        "u_ethernet_readout_interface/internal_RR_118_3" BEL
        "u_ethernet_readout_interface/internal_RR_118_4" BEL
        "u_ethernet_readout_interface/internal_RR_118_5" BEL
        "u_ethernet_readout_interface/internal_RR_118_6" BEL
        "u_ethernet_readout_interface/internal_RR_118_7" BEL
        "u_ethernet_readout_interface/internal_RR_118_8" BEL
        "u_ethernet_readout_interface/internal_RR_118_9" BEL
        "u_ethernet_readout_interface/internal_RR_118_10" BEL
        "u_ethernet_readout_interface/internal_RR_118_11" BEL
        "u_ethernet_readout_interface/internal_RR_118_12" BEL
        "u_ethernet_readout_interface/internal_RR_118_13" BEL
        "u_ethernet_readout_interface/internal_RR_118_14" BEL
        "u_ethernet_readout_interface/internal_RR_118_15" BEL
        "u_ethernet_readout_interface/internal_RR_117_0" BEL
        "u_ethernet_readout_interface/internal_RR_117_1" BEL
        "u_ethernet_readout_interface/internal_RR_117_2" BEL
        "u_ethernet_readout_interface/internal_RR_117_3" BEL
        "u_ethernet_readout_interface/internal_RR_117_4" BEL
        "u_ethernet_readout_interface/internal_RR_117_5" BEL
        "u_ethernet_readout_interface/internal_RR_117_6" BEL
        "u_ethernet_readout_interface/internal_RR_117_7" BEL
        "u_ethernet_readout_interface/internal_RR_117_8" BEL
        "u_ethernet_readout_interface/internal_RR_117_9" BEL
        "u_ethernet_readout_interface/internal_RR_117_10" BEL
        "u_ethernet_readout_interface/internal_RR_117_11" BEL
        "u_ethernet_readout_interface/internal_RR_117_12" BEL
        "u_ethernet_readout_interface/internal_RR_117_13" BEL
        "u_ethernet_readout_interface/internal_RR_117_14" BEL
        "u_ethernet_readout_interface/internal_RR_117_15" BEL
        "u_ethernet_readout_interface/internal_RR_116_0" BEL
        "u_ethernet_readout_interface/internal_RR_116_1" BEL
        "u_ethernet_readout_interface/internal_RR_116_2" BEL
        "u_ethernet_readout_interface/internal_RR_116_3" BEL
        "u_ethernet_readout_interface/internal_RR_116_4" BEL
        "u_ethernet_readout_interface/internal_RR_116_5" BEL
        "u_ethernet_readout_interface/internal_RR_116_6" BEL
        "u_ethernet_readout_interface/internal_RR_116_7" BEL
        "u_ethernet_readout_interface/internal_RR_116_8" BEL
        "u_ethernet_readout_interface/internal_RR_116_9" BEL
        "u_ethernet_readout_interface/internal_RR_116_10" BEL
        "u_ethernet_readout_interface/internal_RR_116_11" BEL
        "u_ethernet_readout_interface/internal_RR_116_12" BEL
        "u_ethernet_readout_interface/internal_RR_116_13" BEL
        "u_ethernet_readout_interface/internal_RR_116_14" BEL
        "u_ethernet_readout_interface/internal_RR_116_15" BEL
        "u_ethernet_readout_interface/internal_RR_115_0" BEL
        "u_ethernet_readout_interface/internal_RR_115_1" BEL
        "u_ethernet_readout_interface/internal_RR_115_2" BEL
        "u_ethernet_readout_interface/internal_RR_115_3" BEL
        "u_ethernet_readout_interface/internal_RR_115_4" BEL
        "u_ethernet_readout_interface/internal_RR_115_5" BEL
        "u_ethernet_readout_interface/internal_RR_115_6" BEL
        "u_ethernet_readout_interface/internal_RR_115_7" BEL
        "u_ethernet_readout_interface/internal_RR_115_8" BEL
        "u_ethernet_readout_interface/internal_RR_115_9" BEL
        "u_ethernet_readout_interface/internal_RR_115_10" BEL
        "u_ethernet_readout_interface/internal_RR_115_11" BEL
        "u_ethernet_readout_interface/internal_RR_115_12" BEL
        "u_ethernet_readout_interface/internal_RR_115_13" BEL
        "u_ethernet_readout_interface/internal_RR_115_14" BEL
        "u_ethernet_readout_interface/internal_RR_115_15" BEL
        "u_ethernet_readout_interface/internal_RR_114_0" BEL
        "u_ethernet_readout_interface/internal_RR_114_1" BEL
        "u_ethernet_readout_interface/internal_RR_114_2" BEL
        "u_ethernet_readout_interface/internal_RR_114_3" BEL
        "u_ethernet_readout_interface/internal_RR_114_4" BEL
        "u_ethernet_readout_interface/internal_RR_114_5" BEL
        "u_ethernet_readout_interface/internal_RR_114_6" BEL
        "u_ethernet_readout_interface/internal_RR_114_7" BEL
        "u_ethernet_readout_interface/internal_RR_114_8" BEL
        "u_ethernet_readout_interface/internal_RR_114_9" BEL
        "u_ethernet_readout_interface/internal_RR_114_10" BEL
        "u_ethernet_readout_interface/internal_RR_114_11" BEL
        "u_ethernet_readout_interface/internal_RR_114_12" BEL
        "u_ethernet_readout_interface/internal_RR_114_13" BEL
        "u_ethernet_readout_interface/internal_RR_114_14" BEL
        "u_ethernet_readout_interface/internal_RR_114_15" BEL
        "u_ethernet_readout_interface/internal_RR_113_0" BEL
        "u_ethernet_readout_interface/internal_RR_113_1" BEL
        "u_ethernet_readout_interface/internal_RR_113_2" BEL
        "u_ethernet_readout_interface/internal_RR_113_3" BEL
        "u_ethernet_readout_interface/internal_RR_113_4" BEL
        "u_ethernet_readout_interface/internal_RR_113_5" BEL
        "u_ethernet_readout_interface/internal_RR_113_6" BEL
        "u_ethernet_readout_interface/internal_RR_113_7" BEL
        "u_ethernet_readout_interface/internal_RR_113_8" BEL
        "u_ethernet_readout_interface/internal_RR_113_9" BEL
        "u_ethernet_readout_interface/internal_RR_113_10" BEL
        "u_ethernet_readout_interface/internal_RR_113_11" BEL
        "u_ethernet_readout_interface/internal_RR_113_12" BEL
        "u_ethernet_readout_interface/internal_RR_113_13" BEL
        "u_ethernet_readout_interface/internal_RR_113_14" BEL
        "u_ethernet_readout_interface/internal_RR_113_15" BEL
        "u_ethernet_readout_interface/internal_RR_112_0" BEL
        "u_ethernet_readout_interface/internal_RR_112_1" BEL
        "u_ethernet_readout_interface/internal_RR_112_2" BEL
        "u_ethernet_readout_interface/internal_RR_112_3" BEL
        "u_ethernet_readout_interface/internal_RR_112_4" BEL
        "u_ethernet_readout_interface/internal_RR_112_5" BEL
        "u_ethernet_readout_interface/internal_RR_112_6" BEL
        "u_ethernet_readout_interface/internal_RR_112_7" BEL
        "u_ethernet_readout_interface/internal_RR_112_8" BEL
        "u_ethernet_readout_interface/internal_RR_112_9" BEL
        "u_ethernet_readout_interface/internal_RR_112_10" BEL
        "u_ethernet_readout_interface/internal_RR_112_11" BEL
        "u_ethernet_readout_interface/internal_RR_112_12" BEL
        "u_ethernet_readout_interface/internal_RR_112_13" BEL
        "u_ethernet_readout_interface/internal_RR_112_14" BEL
        "u_ethernet_readout_interface/internal_RR_112_15" BEL
        "u_ethernet_readout_interface/internal_RR_111_0" BEL
        "u_ethernet_readout_interface/internal_RR_111_1" BEL
        "u_ethernet_readout_interface/internal_RR_111_2" BEL
        "u_ethernet_readout_interface/internal_RR_111_3" BEL
        "u_ethernet_readout_interface/internal_RR_111_4" BEL
        "u_ethernet_readout_interface/internal_RR_111_5" BEL
        "u_ethernet_readout_interface/internal_RR_111_6" BEL
        "u_ethernet_readout_interface/internal_RR_111_7" BEL
        "u_ethernet_readout_interface/internal_RR_111_8" BEL
        "u_ethernet_readout_interface/internal_RR_111_9" BEL
        "u_ethernet_readout_interface/internal_RR_111_10" BEL
        "u_ethernet_readout_interface/internal_RR_111_11" BEL
        "u_ethernet_readout_interface/internal_RR_111_12" BEL
        "u_ethernet_readout_interface/internal_RR_111_13" BEL
        "u_ethernet_readout_interface/internal_RR_111_14" BEL
        "u_ethernet_readout_interface/internal_RR_111_15" BEL
        "u_ethernet_readout_interface/internal_RR_110_0" BEL
        "u_ethernet_readout_interface/internal_RR_110_1" BEL
        "u_ethernet_readout_interface/internal_RR_110_2" BEL
        "u_ethernet_readout_interface/internal_RR_110_3" BEL
        "u_ethernet_readout_interface/internal_RR_110_4" BEL
        "u_ethernet_readout_interface/internal_RR_110_5" BEL
        "u_ethernet_readout_interface/internal_RR_110_6" BEL
        "u_ethernet_readout_interface/internal_RR_110_7" BEL
        "u_ethernet_readout_interface/internal_RR_110_8" BEL
        "u_ethernet_readout_interface/internal_RR_110_9" BEL
        "u_ethernet_readout_interface/internal_RR_110_10" BEL
        "u_ethernet_readout_interface/internal_RR_110_11" BEL
        "u_ethernet_readout_interface/internal_RR_110_12" BEL
        "u_ethernet_readout_interface/internal_RR_110_13" BEL
        "u_ethernet_readout_interface/internal_RR_110_14" BEL
        "u_ethernet_readout_interface/internal_RR_110_15" BEL
        "u_ethernet_readout_interface/internal_RR_109_0" BEL
        "u_ethernet_readout_interface/internal_RR_109_1" BEL
        "u_ethernet_readout_interface/internal_RR_109_2" BEL
        "u_ethernet_readout_interface/internal_RR_109_3" BEL
        "u_ethernet_readout_interface/internal_RR_109_4" BEL
        "u_ethernet_readout_interface/internal_RR_109_5" BEL
        "u_ethernet_readout_interface/internal_RR_109_6" BEL
        "u_ethernet_readout_interface/internal_RR_109_7" BEL
        "u_ethernet_readout_interface/internal_RR_109_8" BEL
        "u_ethernet_readout_interface/internal_RR_109_9" BEL
        "u_ethernet_readout_interface/internal_RR_109_10" BEL
        "u_ethernet_readout_interface/internal_RR_109_11" BEL
        "u_ethernet_readout_interface/internal_RR_109_12" BEL
        "u_ethernet_readout_interface/internal_RR_109_13" BEL
        "u_ethernet_readout_interface/internal_RR_109_14" BEL
        "u_ethernet_readout_interface/internal_RR_109_15" BEL
        "u_ethernet_readout_interface/internal_RR_108_0" BEL
        "u_ethernet_readout_interface/internal_RR_108_1" BEL
        "u_ethernet_readout_interface/internal_RR_108_2" BEL
        "u_ethernet_readout_interface/internal_RR_108_3" BEL
        "u_ethernet_readout_interface/internal_RR_108_4" BEL
        "u_ethernet_readout_interface/internal_RR_108_5" BEL
        "u_ethernet_readout_interface/internal_RR_108_6" BEL
        "u_ethernet_readout_interface/internal_RR_108_7" BEL
        "u_ethernet_readout_interface/internal_RR_108_8" BEL
        "u_ethernet_readout_interface/internal_RR_108_9" BEL
        "u_ethernet_readout_interface/internal_RR_108_10" BEL
        "u_ethernet_readout_interface/internal_RR_108_11" BEL
        "u_ethernet_readout_interface/internal_RR_108_12" BEL
        "u_ethernet_readout_interface/internal_RR_108_13" BEL
        "u_ethernet_readout_interface/internal_RR_108_14" BEL
        "u_ethernet_readout_interface/internal_RR_108_15" BEL
        "u_ethernet_readout_interface/internal_RR_107_0" BEL
        "u_ethernet_readout_interface/internal_RR_107_1" BEL
        "u_ethernet_readout_interface/internal_RR_107_2" BEL
        "u_ethernet_readout_interface/internal_RR_107_3" BEL
        "u_ethernet_readout_interface/internal_RR_107_4" BEL
        "u_ethernet_readout_interface/internal_RR_107_5" BEL
        "u_ethernet_readout_interface/internal_RR_107_6" BEL
        "u_ethernet_readout_interface/internal_RR_107_7" BEL
        "u_ethernet_readout_interface/internal_RR_107_8" BEL
        "u_ethernet_readout_interface/internal_RR_107_9" BEL
        "u_ethernet_readout_interface/internal_RR_107_10" BEL
        "u_ethernet_readout_interface/internal_RR_107_11" BEL
        "u_ethernet_readout_interface/internal_RR_107_12" BEL
        "u_ethernet_readout_interface/internal_RR_107_13" BEL
        "u_ethernet_readout_interface/internal_RR_107_14" BEL
        "u_ethernet_readout_interface/internal_RR_107_15" BEL
        "u_ethernet_readout_interface/internal_RR_106_0" BEL
        "u_ethernet_readout_interface/internal_RR_106_1" BEL
        "u_ethernet_readout_interface/internal_RR_106_2" BEL
        "u_ethernet_readout_interface/internal_RR_106_3" BEL
        "u_ethernet_readout_interface/internal_RR_106_4" BEL
        "u_ethernet_readout_interface/internal_RR_106_5" BEL
        "u_ethernet_readout_interface/internal_RR_106_6" BEL
        "u_ethernet_readout_interface/internal_RR_106_7" BEL
        "u_ethernet_readout_interface/internal_RR_106_8" BEL
        "u_ethernet_readout_interface/internal_RR_106_9" BEL
        "u_ethernet_readout_interface/internal_RR_106_10" BEL
        "u_ethernet_readout_interface/internal_RR_106_11" BEL
        "u_ethernet_readout_interface/internal_RR_106_12" BEL
        "u_ethernet_readout_interface/internal_RR_106_13" BEL
        "u_ethernet_readout_interface/internal_RR_106_14" BEL
        "u_ethernet_readout_interface/internal_RR_106_15" BEL
        "u_ethernet_readout_interface/internal_RR_105_0" BEL
        "u_ethernet_readout_interface/internal_RR_105_1" BEL
        "u_ethernet_readout_interface/internal_RR_105_2" BEL
        "u_ethernet_readout_interface/internal_RR_105_3" BEL
        "u_ethernet_readout_interface/internal_RR_105_4" BEL
        "u_ethernet_readout_interface/internal_RR_105_5" BEL
        "u_ethernet_readout_interface/internal_RR_105_6" BEL
        "u_ethernet_readout_interface/internal_RR_105_7" BEL
        "u_ethernet_readout_interface/internal_RR_105_8" BEL
        "u_ethernet_readout_interface/internal_RR_105_9" BEL
        "u_ethernet_readout_interface/internal_RR_105_10" BEL
        "u_ethernet_readout_interface/internal_RR_105_11" BEL
        "u_ethernet_readout_interface/internal_RR_105_12" BEL
        "u_ethernet_readout_interface/internal_RR_105_13" BEL
        "u_ethernet_readout_interface/internal_RR_105_14" BEL
        "u_ethernet_readout_interface/internal_RR_105_15" BEL
        "u_ethernet_readout_interface/internal_RR_104_0" BEL
        "u_ethernet_readout_interface/internal_RR_104_1" BEL
        "u_ethernet_readout_interface/internal_RR_104_2" BEL
        "u_ethernet_readout_interface/internal_RR_104_3" BEL
        "u_ethernet_readout_interface/internal_RR_104_4" BEL
        "u_ethernet_readout_interface/internal_RR_104_5" BEL
        "u_ethernet_readout_interface/internal_RR_104_6" BEL
        "u_ethernet_readout_interface/internal_RR_104_7" BEL
        "u_ethernet_readout_interface/internal_RR_104_8" BEL
        "u_ethernet_readout_interface/internal_RR_104_9" BEL
        "u_ethernet_readout_interface/internal_RR_104_10" BEL
        "u_ethernet_readout_interface/internal_RR_104_11" BEL
        "u_ethernet_readout_interface/internal_RR_104_12" BEL
        "u_ethernet_readout_interface/internal_RR_104_13" BEL
        "u_ethernet_readout_interface/internal_RR_104_14" BEL
        "u_ethernet_readout_interface/internal_RR_104_15" BEL
        "u_ethernet_readout_interface/internal_RR_103_0" BEL
        "u_ethernet_readout_interface/internal_RR_103_1" BEL
        "u_ethernet_readout_interface/internal_RR_103_2" BEL
        "u_ethernet_readout_interface/internal_RR_103_3" BEL
        "u_ethernet_readout_interface/internal_RR_103_4" BEL
        "u_ethernet_readout_interface/internal_RR_103_5" BEL
        "u_ethernet_readout_interface/internal_RR_103_6" BEL
        "u_ethernet_readout_interface/internal_RR_103_7" BEL
        "u_ethernet_readout_interface/internal_RR_103_8" BEL
        "u_ethernet_readout_interface/internal_RR_103_9" BEL
        "u_ethernet_readout_interface/internal_RR_103_10" BEL
        "u_ethernet_readout_interface/internal_RR_103_11" BEL
        "u_ethernet_readout_interface/internal_RR_103_12" BEL
        "u_ethernet_readout_interface/internal_RR_103_13" BEL
        "u_ethernet_readout_interface/internal_RR_103_14" BEL
        "u_ethernet_readout_interface/internal_RR_103_15" BEL
        "u_ethernet_readout_interface/internal_RR_102_0" BEL
        "u_ethernet_readout_interface/internal_RR_102_1" BEL
        "u_ethernet_readout_interface/internal_RR_102_2" BEL
        "u_ethernet_readout_interface/internal_RR_102_3" BEL
        "u_ethernet_readout_interface/internal_RR_102_4" BEL
        "u_ethernet_readout_interface/internal_RR_102_5" BEL
        "u_ethernet_readout_interface/internal_RR_102_6" BEL
        "u_ethernet_readout_interface/internal_RR_102_7" BEL
        "u_ethernet_readout_interface/internal_RR_102_8" BEL
        "u_ethernet_readout_interface/internal_RR_102_9" BEL
        "u_ethernet_readout_interface/internal_RR_102_10" BEL
        "u_ethernet_readout_interface/internal_RR_102_11" BEL
        "u_ethernet_readout_interface/internal_RR_102_12" BEL
        "u_ethernet_readout_interface/internal_RR_102_13" BEL
        "u_ethernet_readout_interface/internal_RR_102_14" BEL
        "u_ethernet_readout_interface/internal_RR_102_15" BEL
        "u_ethernet_readout_interface/internal_RR_101_0" BEL
        "u_ethernet_readout_interface/internal_RR_101_1" BEL
        "u_ethernet_readout_interface/internal_RR_101_2" BEL
        "u_ethernet_readout_interface/internal_RR_101_3" BEL
        "u_ethernet_readout_interface/internal_RR_101_4" BEL
        "u_ethernet_readout_interface/internal_RR_101_5" BEL
        "u_ethernet_readout_interface/internal_RR_101_6" BEL
        "u_ethernet_readout_interface/internal_RR_101_7" BEL
        "u_ethernet_readout_interface/internal_RR_101_8" BEL
        "u_ethernet_readout_interface/internal_RR_101_9" BEL
        "u_ethernet_readout_interface/internal_RR_101_10" BEL
        "u_ethernet_readout_interface/internal_RR_101_11" BEL
        "u_ethernet_readout_interface/internal_RR_101_12" BEL
        "u_ethernet_readout_interface/internal_RR_101_13" BEL
        "u_ethernet_readout_interface/internal_RR_101_14" BEL
        "u_ethernet_readout_interface/internal_RR_101_15" BEL
        "u_ethernet_readout_interface/internal_RR_100_0" BEL
        "u_ethernet_readout_interface/internal_RR_100_1" BEL
        "u_ethernet_readout_interface/internal_RR_100_2" BEL
        "u_ethernet_readout_interface/internal_RR_100_3" BEL
        "u_ethernet_readout_interface/internal_RR_100_4" BEL
        "u_ethernet_readout_interface/internal_RR_100_5" BEL
        "u_ethernet_readout_interface/internal_RR_100_6" BEL
        "u_ethernet_readout_interface/internal_RR_100_7" BEL
        "u_ethernet_readout_interface/internal_RR_100_8" BEL
        "u_ethernet_readout_interface/internal_RR_100_9" BEL
        "u_ethernet_readout_interface/internal_RR_100_10" BEL
        "u_ethernet_readout_interface/internal_RR_100_11" BEL
        "u_ethernet_readout_interface/internal_RR_100_12" BEL
        "u_ethernet_readout_interface/internal_RR_100_13" BEL
        "u_ethernet_readout_interface/internal_RR_100_14" BEL
        "u_ethernet_readout_interface/internal_RR_100_15" BEL
        "u_ethernet_readout_interface/internal_RR_99_0" BEL
        "u_ethernet_readout_interface/internal_RR_99_1" BEL
        "u_ethernet_readout_interface/internal_RR_99_2" BEL
        "u_ethernet_readout_interface/internal_RR_99_3" BEL
        "u_ethernet_readout_interface/internal_RR_99_4" BEL
        "u_ethernet_readout_interface/internal_RR_99_5" BEL
        "u_ethernet_readout_interface/internal_RR_99_6" BEL
        "u_ethernet_readout_interface/internal_RR_99_7" BEL
        "u_ethernet_readout_interface/internal_RR_99_8" BEL
        "u_ethernet_readout_interface/internal_RR_99_9" BEL
        "u_ethernet_readout_interface/internal_RR_99_10" BEL
        "u_ethernet_readout_interface/internal_RR_99_11" BEL
        "u_ethernet_readout_interface/internal_RR_99_12" BEL
        "u_ethernet_readout_interface/internal_RR_99_13" BEL
        "u_ethernet_readout_interface/internal_RR_99_14" BEL
        "u_ethernet_readout_interface/internal_RR_99_15" BEL
        "u_ethernet_readout_interface/internal_RR_98_0" BEL
        "u_ethernet_readout_interface/internal_RR_98_1" BEL
        "u_ethernet_readout_interface/internal_RR_98_2" BEL
        "u_ethernet_readout_interface/internal_RR_98_3" BEL
        "u_ethernet_readout_interface/internal_RR_98_4" BEL
        "u_ethernet_readout_interface/internal_RR_98_5" BEL
        "u_ethernet_readout_interface/internal_RR_98_6" BEL
        "u_ethernet_readout_interface/internal_RR_98_7" BEL
        "u_ethernet_readout_interface/internal_RR_98_8" BEL
        "u_ethernet_readout_interface/internal_RR_98_9" BEL
        "u_ethernet_readout_interface/internal_RR_98_10" BEL
        "u_ethernet_readout_interface/internal_RR_98_11" BEL
        "u_ethernet_readout_interface/internal_RR_98_12" BEL
        "u_ethernet_readout_interface/internal_RR_98_13" BEL
        "u_ethernet_readout_interface/internal_RR_98_14" BEL
        "u_ethernet_readout_interface/internal_RR_98_15" BEL
        "u_ethernet_readout_interface/internal_RR_97_0" BEL
        "u_ethernet_readout_interface/internal_RR_97_1" BEL
        "u_ethernet_readout_interface/internal_RR_97_2" BEL
        "u_ethernet_readout_interface/internal_RR_97_3" BEL
        "u_ethernet_readout_interface/internal_RR_97_4" BEL
        "u_ethernet_readout_interface/internal_RR_97_5" BEL
        "u_ethernet_readout_interface/internal_RR_97_6" BEL
        "u_ethernet_readout_interface/internal_RR_97_7" BEL
        "u_ethernet_readout_interface/internal_RR_97_8" BEL
        "u_ethernet_readout_interface/internal_RR_97_9" BEL
        "u_ethernet_readout_interface/internal_RR_97_10" BEL
        "u_ethernet_readout_interface/internal_RR_97_11" BEL
        "u_ethernet_readout_interface/internal_RR_97_12" BEL
        "u_ethernet_readout_interface/internal_RR_97_13" BEL
        "u_ethernet_readout_interface/internal_RR_97_14" BEL
        "u_ethernet_readout_interface/internal_RR_97_15" BEL
        "u_ethernet_readout_interface/internal_RR_96_0" BEL
        "u_ethernet_readout_interface/internal_RR_96_1" BEL
        "u_ethernet_readout_interface/internal_RR_96_2" BEL
        "u_ethernet_readout_interface/internal_RR_96_3" BEL
        "u_ethernet_readout_interface/internal_RR_96_4" BEL
        "u_ethernet_readout_interface/internal_RR_96_5" BEL
        "u_ethernet_readout_interface/internal_RR_96_6" BEL
        "u_ethernet_readout_interface/internal_RR_96_7" BEL
        "u_ethernet_readout_interface/internal_RR_96_8" BEL
        "u_ethernet_readout_interface/internal_RR_96_9" BEL
        "u_ethernet_readout_interface/internal_RR_96_10" BEL
        "u_ethernet_readout_interface/internal_RR_96_11" BEL
        "u_ethernet_readout_interface/internal_RR_96_12" BEL
        "u_ethernet_readout_interface/internal_RR_96_13" BEL
        "u_ethernet_readout_interface/internal_RR_96_14" BEL
        "u_ethernet_readout_interface/internal_RR_96_15" BEL
        "u_ethernet_readout_interface/internal_RR_95_0" BEL
        "u_ethernet_readout_interface/internal_RR_95_1" BEL
        "u_ethernet_readout_interface/internal_RR_95_2" BEL
        "u_ethernet_readout_interface/internal_RR_95_3" BEL
        "u_ethernet_readout_interface/internal_RR_95_4" BEL
        "u_ethernet_readout_interface/internal_RR_95_5" BEL
        "u_ethernet_readout_interface/internal_RR_95_6" BEL
        "u_ethernet_readout_interface/internal_RR_95_7" BEL
        "u_ethernet_readout_interface/internal_RR_95_8" BEL
        "u_ethernet_readout_interface/internal_RR_95_9" BEL
        "u_ethernet_readout_interface/internal_RR_95_10" BEL
        "u_ethernet_readout_interface/internal_RR_95_11" BEL
        "u_ethernet_readout_interface/internal_RR_95_12" BEL
        "u_ethernet_readout_interface/internal_RR_95_13" BEL
        "u_ethernet_readout_interface/internal_RR_95_14" BEL
        "u_ethernet_readout_interface/internal_RR_95_15" BEL
        "u_ethernet_readout_interface/internal_RR_92_0" BEL
        "u_ethernet_readout_interface/internal_RR_92_1" BEL
        "u_ethernet_readout_interface/internal_RR_92_2" BEL
        "u_ethernet_readout_interface/internal_RR_92_3" BEL
        "u_ethernet_readout_interface/internal_RR_92_4" BEL
        "u_ethernet_readout_interface/internal_RR_92_5" BEL
        "u_ethernet_readout_interface/internal_RR_92_6" BEL
        "u_ethernet_readout_interface/internal_RR_92_7" BEL
        "u_ethernet_readout_interface/internal_RR_92_8" BEL
        "u_ethernet_readout_interface/internal_RR_92_9" BEL
        "u_ethernet_readout_interface/internal_RR_92_10" BEL
        "u_ethernet_readout_interface/internal_RR_92_11" BEL
        "u_ethernet_readout_interface/internal_RR_92_12" BEL
        "u_ethernet_readout_interface/internal_RR_92_13" BEL
        "u_ethernet_readout_interface/internal_RR_92_14" BEL
        "u_ethernet_readout_interface/internal_RR_92_15" BEL
        "u_ethernet_readout_interface/internal_RR_94_0" BEL
        "u_ethernet_readout_interface/internal_RR_94_1" BEL
        "u_ethernet_readout_interface/internal_RR_94_2" BEL
        "u_ethernet_readout_interface/internal_RR_94_3" BEL
        "u_ethernet_readout_interface/internal_RR_94_4" BEL
        "u_ethernet_readout_interface/internal_RR_94_5" BEL
        "u_ethernet_readout_interface/internal_RR_94_6" BEL
        "u_ethernet_readout_interface/internal_RR_94_7" BEL
        "u_ethernet_readout_interface/internal_RR_94_8" BEL
        "u_ethernet_readout_interface/internal_RR_94_9" BEL
        "u_ethernet_readout_interface/internal_RR_94_10" BEL
        "u_ethernet_readout_interface/internal_RR_94_11" BEL
        "u_ethernet_readout_interface/internal_RR_94_12" BEL
        "u_ethernet_readout_interface/internal_RR_94_13" BEL
        "u_ethernet_readout_interface/internal_RR_94_14" BEL
        "u_ethernet_readout_interface/internal_RR_94_15" BEL
        "u_ethernet_readout_interface/internal_RR_93_0" BEL
        "u_ethernet_readout_interface/internal_RR_93_1" BEL
        "u_ethernet_readout_interface/internal_RR_93_2" BEL
        "u_ethernet_readout_interface/internal_RR_93_3" BEL
        "u_ethernet_readout_interface/internal_RR_93_4" BEL
        "u_ethernet_readout_interface/internal_RR_93_5" BEL
        "u_ethernet_readout_interface/internal_RR_93_6" BEL
        "u_ethernet_readout_interface/internal_RR_93_7" BEL
        "u_ethernet_readout_interface/internal_RR_93_8" BEL
        "u_ethernet_readout_interface/internal_RR_93_9" BEL
        "u_ethernet_readout_interface/internal_RR_93_10" BEL
        "u_ethernet_readout_interface/internal_RR_93_11" BEL
        "u_ethernet_readout_interface/internal_RR_93_12" BEL
        "u_ethernet_readout_interface/internal_RR_93_13" BEL
        "u_ethernet_readout_interface/internal_RR_93_14" BEL
        "u_ethernet_readout_interface/internal_RR_93_15" BEL
        "u_ethernet_readout_interface/internal_RR_91_0" BEL
        "u_ethernet_readout_interface/internal_RR_91_1" BEL
        "u_ethernet_readout_interface/internal_RR_91_2" BEL
        "u_ethernet_readout_interface/internal_RR_91_3" BEL
        "u_ethernet_readout_interface/internal_RR_91_4" BEL
        "u_ethernet_readout_interface/internal_RR_91_5" BEL
        "u_ethernet_readout_interface/internal_RR_91_6" BEL
        "u_ethernet_readout_interface/internal_RR_91_7" BEL
        "u_ethernet_readout_interface/internal_RR_91_8" BEL
        "u_ethernet_readout_interface/internal_RR_91_9" BEL
        "u_ethernet_readout_interface/internal_RR_91_10" BEL
        "u_ethernet_readout_interface/internal_RR_91_11" BEL
        "u_ethernet_readout_interface/internal_RR_91_12" BEL
        "u_ethernet_readout_interface/internal_RR_91_13" BEL
        "u_ethernet_readout_interface/internal_RR_91_14" BEL
        "u_ethernet_readout_interface/internal_RR_91_15" BEL
        "u_ethernet_readout_interface/internal_RR_90_0" BEL
        "u_ethernet_readout_interface/internal_RR_90_1" BEL
        "u_ethernet_readout_interface/internal_RR_90_2" BEL
        "u_ethernet_readout_interface/internal_RR_90_3" BEL
        "u_ethernet_readout_interface/internal_RR_90_4" BEL
        "u_ethernet_readout_interface/internal_RR_90_5" BEL
        "u_ethernet_readout_interface/internal_RR_90_6" BEL
        "u_ethernet_readout_interface/internal_RR_90_7" BEL
        "u_ethernet_readout_interface/internal_RR_90_8" BEL
        "u_ethernet_readout_interface/internal_RR_90_9" BEL
        "u_ethernet_readout_interface/internal_RR_90_10" BEL
        "u_ethernet_readout_interface/internal_RR_90_11" BEL
        "u_ethernet_readout_interface/internal_RR_90_12" BEL
        "u_ethernet_readout_interface/internal_RR_90_13" BEL
        "u_ethernet_readout_interface/internal_RR_90_14" BEL
        "u_ethernet_readout_interface/internal_RR_90_15" BEL
        "u_ethernet_readout_interface/internal_RR_89_0" BEL
        "u_ethernet_readout_interface/internal_RR_89_1" BEL
        "u_ethernet_readout_interface/internal_RR_89_2" BEL
        "u_ethernet_readout_interface/internal_RR_89_3" BEL
        "u_ethernet_readout_interface/internal_RR_89_4" BEL
        "u_ethernet_readout_interface/internal_RR_89_5" BEL
        "u_ethernet_readout_interface/internal_RR_89_6" BEL
        "u_ethernet_readout_interface/internal_RR_89_7" BEL
        "u_ethernet_readout_interface/internal_RR_89_8" BEL
        "u_ethernet_readout_interface/internal_RR_89_9" BEL
        "u_ethernet_readout_interface/internal_RR_89_10" BEL
        "u_ethernet_readout_interface/internal_RR_89_11" BEL
        "u_ethernet_readout_interface/internal_RR_89_12" BEL
        "u_ethernet_readout_interface/internal_RR_89_13" BEL
        "u_ethernet_readout_interface/internal_RR_89_14" BEL
        "u_ethernet_readout_interface/internal_RR_89_15" BEL
        "u_ethernet_readout_interface/internal_RR_88_0" BEL
        "u_ethernet_readout_interface/internal_RR_88_1" BEL
        "u_ethernet_readout_interface/internal_RR_88_2" BEL
        "u_ethernet_readout_interface/internal_RR_88_3" BEL
        "u_ethernet_readout_interface/internal_RR_88_4" BEL
        "u_ethernet_readout_interface/internal_RR_88_5" BEL
        "u_ethernet_readout_interface/internal_RR_88_6" BEL
        "u_ethernet_readout_interface/internal_RR_88_7" BEL
        "u_ethernet_readout_interface/internal_RR_88_8" BEL
        "u_ethernet_readout_interface/internal_RR_88_9" BEL
        "u_ethernet_readout_interface/internal_RR_88_10" BEL
        "u_ethernet_readout_interface/internal_RR_88_11" BEL
        "u_ethernet_readout_interface/internal_RR_88_12" BEL
        "u_ethernet_readout_interface/internal_RR_88_13" BEL
        "u_ethernet_readout_interface/internal_RR_88_14" BEL
        "u_ethernet_readout_interface/internal_RR_88_15" BEL
        "u_ethernet_readout_interface/internal_RR_87_0" BEL
        "u_ethernet_readout_interface/internal_RR_87_1" BEL
        "u_ethernet_readout_interface/internal_RR_87_2" BEL
        "u_ethernet_readout_interface/internal_RR_87_3" BEL
        "u_ethernet_readout_interface/internal_RR_87_4" BEL
        "u_ethernet_readout_interface/internal_RR_87_5" BEL
        "u_ethernet_readout_interface/internal_RR_87_6" BEL
        "u_ethernet_readout_interface/internal_RR_87_7" BEL
        "u_ethernet_readout_interface/internal_RR_87_8" BEL
        "u_ethernet_readout_interface/internal_RR_87_9" BEL
        "u_ethernet_readout_interface/internal_RR_87_10" BEL
        "u_ethernet_readout_interface/internal_RR_87_11" BEL
        "u_ethernet_readout_interface/internal_RR_87_12" BEL
        "u_ethernet_readout_interface/internal_RR_87_13" BEL
        "u_ethernet_readout_interface/internal_RR_87_14" BEL
        "u_ethernet_readout_interface/internal_RR_87_15" BEL
        "u_ethernet_readout_interface/internal_RR_86_0" BEL
        "u_ethernet_readout_interface/internal_RR_86_1" BEL
        "u_ethernet_readout_interface/internal_RR_86_2" BEL
        "u_ethernet_readout_interface/internal_RR_86_3" BEL
        "u_ethernet_readout_interface/internal_RR_86_4" BEL
        "u_ethernet_readout_interface/internal_RR_86_5" BEL
        "u_ethernet_readout_interface/internal_RR_86_6" BEL
        "u_ethernet_readout_interface/internal_RR_86_7" BEL
        "u_ethernet_readout_interface/internal_RR_86_8" BEL
        "u_ethernet_readout_interface/internal_RR_86_9" BEL
        "u_ethernet_readout_interface/internal_RR_86_10" BEL
        "u_ethernet_readout_interface/internal_RR_86_11" BEL
        "u_ethernet_readout_interface/internal_RR_86_12" BEL
        "u_ethernet_readout_interface/internal_RR_86_13" BEL
        "u_ethernet_readout_interface/internal_RR_86_14" BEL
        "u_ethernet_readout_interface/internal_RR_86_15" BEL
        "u_ethernet_readout_interface/internal_RR_85_0" BEL
        "u_ethernet_readout_interface/internal_RR_85_1" BEL
        "u_ethernet_readout_interface/internal_RR_85_2" BEL
        "u_ethernet_readout_interface/internal_RR_85_3" BEL
        "u_ethernet_readout_interface/internal_RR_85_4" BEL
        "u_ethernet_readout_interface/internal_RR_85_5" BEL
        "u_ethernet_readout_interface/internal_RR_85_6" BEL
        "u_ethernet_readout_interface/internal_RR_85_7" BEL
        "u_ethernet_readout_interface/internal_RR_85_8" BEL
        "u_ethernet_readout_interface/internal_RR_85_9" BEL
        "u_ethernet_readout_interface/internal_RR_85_10" BEL
        "u_ethernet_readout_interface/internal_RR_85_11" BEL
        "u_ethernet_readout_interface/internal_RR_85_12" BEL
        "u_ethernet_readout_interface/internal_RR_85_13" BEL
        "u_ethernet_readout_interface/internal_RR_85_14" BEL
        "u_ethernet_readout_interface/internal_RR_85_15" BEL
        "u_ethernet_readout_interface/internal_RR_84_0" BEL
        "u_ethernet_readout_interface/internal_RR_84_1" BEL
        "u_ethernet_readout_interface/internal_RR_84_2" BEL
        "u_ethernet_readout_interface/internal_RR_84_3" BEL
        "u_ethernet_readout_interface/internal_RR_84_4" BEL
        "u_ethernet_readout_interface/internal_RR_84_5" BEL
        "u_ethernet_readout_interface/internal_RR_84_6" BEL
        "u_ethernet_readout_interface/internal_RR_84_7" BEL
        "u_ethernet_readout_interface/internal_RR_84_8" BEL
        "u_ethernet_readout_interface/internal_RR_84_9" BEL
        "u_ethernet_readout_interface/internal_RR_84_10" BEL
        "u_ethernet_readout_interface/internal_RR_84_11" BEL
        "u_ethernet_readout_interface/internal_RR_84_12" BEL
        "u_ethernet_readout_interface/internal_RR_84_13" BEL
        "u_ethernet_readout_interface/internal_RR_84_14" BEL
        "u_ethernet_readout_interface/internal_RR_84_15" BEL
        "u_ethernet_readout_interface/internal_RR_83_0" BEL
        "u_ethernet_readout_interface/internal_RR_83_1" BEL
        "u_ethernet_readout_interface/internal_RR_83_2" BEL
        "u_ethernet_readout_interface/internal_RR_83_3" BEL
        "u_ethernet_readout_interface/internal_RR_83_4" BEL
        "u_ethernet_readout_interface/internal_RR_83_5" BEL
        "u_ethernet_readout_interface/internal_RR_83_6" BEL
        "u_ethernet_readout_interface/internal_RR_83_7" BEL
        "u_ethernet_readout_interface/internal_RR_83_8" BEL
        "u_ethernet_readout_interface/internal_RR_83_9" BEL
        "u_ethernet_readout_interface/internal_RR_83_10" BEL
        "u_ethernet_readout_interface/internal_RR_83_11" BEL
        "u_ethernet_readout_interface/internal_RR_83_12" BEL
        "u_ethernet_readout_interface/internal_RR_83_13" BEL
        "u_ethernet_readout_interface/internal_RR_83_14" BEL
        "u_ethernet_readout_interface/internal_RR_83_15" BEL
        "u_ethernet_readout_interface/internal_RR_82_0" BEL
        "u_ethernet_readout_interface/internal_RR_82_1" BEL
        "u_ethernet_readout_interface/internal_RR_82_2" BEL
        "u_ethernet_readout_interface/internal_RR_82_3" BEL
        "u_ethernet_readout_interface/internal_RR_82_4" BEL
        "u_ethernet_readout_interface/internal_RR_82_5" BEL
        "u_ethernet_readout_interface/internal_RR_82_6" BEL
        "u_ethernet_readout_interface/internal_RR_82_7" BEL
        "u_ethernet_readout_interface/internal_RR_82_8" BEL
        "u_ethernet_readout_interface/internal_RR_82_9" BEL
        "u_ethernet_readout_interface/internal_RR_82_10" BEL
        "u_ethernet_readout_interface/internal_RR_82_11" BEL
        "u_ethernet_readout_interface/internal_RR_82_12" BEL
        "u_ethernet_readout_interface/internal_RR_82_13" BEL
        "u_ethernet_readout_interface/internal_RR_82_14" BEL
        "u_ethernet_readout_interface/internal_RR_82_15" BEL
        "u_ethernet_readout_interface/internal_RR_81_0" BEL
        "u_ethernet_readout_interface/internal_RR_81_1" BEL
        "u_ethernet_readout_interface/internal_RR_81_2" BEL
        "u_ethernet_readout_interface/internal_RR_81_3" BEL
        "u_ethernet_readout_interface/internal_RR_81_4" BEL
        "u_ethernet_readout_interface/internal_RR_81_5" BEL
        "u_ethernet_readout_interface/internal_RR_81_6" BEL
        "u_ethernet_readout_interface/internal_RR_81_7" BEL
        "u_ethernet_readout_interface/internal_RR_81_8" BEL
        "u_ethernet_readout_interface/internal_RR_81_9" BEL
        "u_ethernet_readout_interface/internal_RR_81_10" BEL
        "u_ethernet_readout_interface/internal_RR_81_11" BEL
        "u_ethernet_readout_interface/internal_RR_81_12" BEL
        "u_ethernet_readout_interface/internal_RR_81_13" BEL
        "u_ethernet_readout_interface/internal_RR_81_14" BEL
        "u_ethernet_readout_interface/internal_RR_81_15" BEL
        "u_ethernet_readout_interface/internal_RR_80_0" BEL
        "u_ethernet_readout_interface/internal_RR_80_1" BEL
        "u_ethernet_readout_interface/internal_RR_80_2" BEL
        "u_ethernet_readout_interface/internal_RR_80_3" BEL
        "u_ethernet_readout_interface/internal_RR_80_4" BEL
        "u_ethernet_readout_interface/internal_RR_80_5" BEL
        "u_ethernet_readout_interface/internal_RR_80_6" BEL
        "u_ethernet_readout_interface/internal_RR_80_7" BEL
        "u_ethernet_readout_interface/internal_RR_80_8" BEL
        "u_ethernet_readout_interface/internal_RR_80_9" BEL
        "u_ethernet_readout_interface/internal_RR_80_10" BEL
        "u_ethernet_readout_interface/internal_RR_80_11" BEL
        "u_ethernet_readout_interface/internal_RR_80_12" BEL
        "u_ethernet_readout_interface/internal_RR_80_13" BEL
        "u_ethernet_readout_interface/internal_RR_80_14" BEL
        "u_ethernet_readout_interface/internal_RR_80_15" BEL
        "u_ethernet_readout_interface/internal_RR_79_0" BEL
        "u_ethernet_readout_interface/internal_RR_79_1" BEL
        "u_ethernet_readout_interface/internal_RR_79_2" BEL
        "u_ethernet_readout_interface/internal_RR_79_3" BEL
        "u_ethernet_readout_interface/internal_RR_79_4" BEL
        "u_ethernet_readout_interface/internal_RR_79_5" BEL
        "u_ethernet_readout_interface/internal_RR_79_6" BEL
        "u_ethernet_readout_interface/internal_RR_79_7" BEL
        "u_ethernet_readout_interface/internal_RR_79_8" BEL
        "u_ethernet_readout_interface/internal_RR_79_9" BEL
        "u_ethernet_readout_interface/internal_RR_79_10" BEL
        "u_ethernet_readout_interface/internal_RR_79_11" BEL
        "u_ethernet_readout_interface/internal_RR_79_12" BEL
        "u_ethernet_readout_interface/internal_RR_79_13" BEL
        "u_ethernet_readout_interface/internal_RR_79_14" BEL
        "u_ethernet_readout_interface/internal_RR_79_15" BEL
        "u_ethernet_readout_interface/internal_RR_78_0" BEL
        "u_ethernet_readout_interface/internal_RR_78_1" BEL
        "u_ethernet_readout_interface/internal_RR_78_2" BEL
        "u_ethernet_readout_interface/internal_RR_78_3" BEL
        "u_ethernet_readout_interface/internal_RR_78_4" BEL
        "u_ethernet_readout_interface/internal_RR_78_5" BEL
        "u_ethernet_readout_interface/internal_RR_78_6" BEL
        "u_ethernet_readout_interface/internal_RR_78_7" BEL
        "u_ethernet_readout_interface/internal_RR_78_8" BEL
        "u_ethernet_readout_interface/internal_RR_78_9" BEL
        "u_ethernet_readout_interface/internal_RR_78_10" BEL
        "u_ethernet_readout_interface/internal_RR_78_11" BEL
        "u_ethernet_readout_interface/internal_RR_78_12" BEL
        "u_ethernet_readout_interface/internal_RR_78_13" BEL
        "u_ethernet_readout_interface/internal_RR_78_14" BEL
        "u_ethernet_readout_interface/internal_RR_78_15" BEL
        "u_ethernet_readout_interface/internal_RR_77_0" BEL
        "u_ethernet_readout_interface/internal_RR_77_1" BEL
        "u_ethernet_readout_interface/internal_RR_77_2" BEL
        "u_ethernet_readout_interface/internal_RR_77_3" BEL
        "u_ethernet_readout_interface/internal_RR_77_4" BEL
        "u_ethernet_readout_interface/internal_RR_77_5" BEL
        "u_ethernet_readout_interface/internal_RR_77_6" BEL
        "u_ethernet_readout_interface/internal_RR_77_7" BEL
        "u_ethernet_readout_interface/internal_RR_77_8" BEL
        "u_ethernet_readout_interface/internal_RR_77_9" BEL
        "u_ethernet_readout_interface/internal_RR_77_10" BEL
        "u_ethernet_readout_interface/internal_RR_77_11" BEL
        "u_ethernet_readout_interface/internal_RR_77_12" BEL
        "u_ethernet_readout_interface/internal_RR_77_13" BEL
        "u_ethernet_readout_interface/internal_RR_77_14" BEL
        "u_ethernet_readout_interface/internal_RR_77_15" BEL
        "u_ethernet_readout_interface/internal_RR_76_0" BEL
        "u_ethernet_readout_interface/internal_RR_76_1" BEL
        "u_ethernet_readout_interface/internal_RR_76_2" BEL
        "u_ethernet_readout_interface/internal_RR_76_3" BEL
        "u_ethernet_readout_interface/internal_RR_76_4" BEL
        "u_ethernet_readout_interface/internal_RR_76_5" BEL
        "u_ethernet_readout_interface/internal_RR_76_6" BEL
        "u_ethernet_readout_interface/internal_RR_76_7" BEL
        "u_ethernet_readout_interface/internal_RR_76_8" BEL
        "u_ethernet_readout_interface/internal_RR_76_9" BEL
        "u_ethernet_readout_interface/internal_RR_76_10" BEL
        "u_ethernet_readout_interface/internal_RR_76_11" BEL
        "u_ethernet_readout_interface/internal_RR_76_12" BEL
        "u_ethernet_readout_interface/internal_RR_76_13" BEL
        "u_ethernet_readout_interface/internal_RR_76_14" BEL
        "u_ethernet_readout_interface/internal_RR_76_15" BEL
        "u_ethernet_readout_interface/internal_RR_75_0" BEL
        "u_ethernet_readout_interface/internal_RR_75_1" BEL
        "u_ethernet_readout_interface/internal_RR_75_2" BEL
        "u_ethernet_readout_interface/internal_RR_75_3" BEL
        "u_ethernet_readout_interface/internal_RR_75_4" BEL
        "u_ethernet_readout_interface/internal_RR_75_5" BEL
        "u_ethernet_readout_interface/internal_RR_75_6" BEL
        "u_ethernet_readout_interface/internal_RR_75_7" BEL
        "u_ethernet_readout_interface/internal_RR_75_8" BEL
        "u_ethernet_readout_interface/internal_RR_75_9" BEL
        "u_ethernet_readout_interface/internal_RR_75_10" BEL
        "u_ethernet_readout_interface/internal_RR_75_11" BEL
        "u_ethernet_readout_interface/internal_RR_75_12" BEL
        "u_ethernet_readout_interface/internal_RR_75_13" BEL
        "u_ethernet_readout_interface/internal_RR_75_14" BEL
        "u_ethernet_readout_interface/internal_RR_75_15" BEL
        "u_ethernet_readout_interface/internal_RR_74_0" BEL
        "u_ethernet_readout_interface/internal_RR_74_1" BEL
        "u_ethernet_readout_interface/internal_RR_74_2" BEL
        "u_ethernet_readout_interface/internal_RR_74_3" BEL
        "u_ethernet_readout_interface/internal_RR_74_4" BEL
        "u_ethernet_readout_interface/internal_RR_74_5" BEL
        "u_ethernet_readout_interface/internal_RR_74_6" BEL
        "u_ethernet_readout_interface/internal_RR_74_7" BEL
        "u_ethernet_readout_interface/internal_RR_74_8" BEL
        "u_ethernet_readout_interface/internal_RR_74_9" BEL
        "u_ethernet_readout_interface/internal_RR_74_10" BEL
        "u_ethernet_readout_interface/internal_RR_74_11" BEL
        "u_ethernet_readout_interface/internal_RR_74_12" BEL
        "u_ethernet_readout_interface/internal_RR_74_13" BEL
        "u_ethernet_readout_interface/internal_RR_74_14" BEL
        "u_ethernet_readout_interface/internal_RR_74_15" BEL
        "u_ethernet_readout_interface/internal_RR_73_0" BEL
        "u_ethernet_readout_interface/internal_RR_73_1" BEL
        "u_ethernet_readout_interface/internal_RR_73_2" BEL
        "u_ethernet_readout_interface/internal_RR_73_3" BEL
        "u_ethernet_readout_interface/internal_RR_73_4" BEL
        "u_ethernet_readout_interface/internal_RR_73_5" BEL
        "u_ethernet_readout_interface/internal_RR_73_6" BEL
        "u_ethernet_readout_interface/internal_RR_73_7" BEL
        "u_ethernet_readout_interface/internal_RR_73_8" BEL
        "u_ethernet_readout_interface/internal_RR_73_9" BEL
        "u_ethernet_readout_interface/internal_RR_73_10" BEL
        "u_ethernet_readout_interface/internal_RR_73_11" BEL
        "u_ethernet_readout_interface/internal_RR_73_12" BEL
        "u_ethernet_readout_interface/internal_RR_73_13" BEL
        "u_ethernet_readout_interface/internal_RR_73_14" BEL
        "u_ethernet_readout_interface/internal_RR_73_15" BEL
        "u_ethernet_readout_interface/internal_RR_72_0" BEL
        "u_ethernet_readout_interface/internal_RR_72_1" BEL
        "u_ethernet_readout_interface/internal_RR_72_2" BEL
        "u_ethernet_readout_interface/internal_RR_72_3" BEL
        "u_ethernet_readout_interface/internal_RR_72_4" BEL
        "u_ethernet_readout_interface/internal_RR_72_5" BEL
        "u_ethernet_readout_interface/internal_RR_72_6" BEL
        "u_ethernet_readout_interface/internal_RR_72_7" BEL
        "u_ethernet_readout_interface/internal_RR_72_8" BEL
        "u_ethernet_readout_interface/internal_RR_72_9" BEL
        "u_ethernet_readout_interface/internal_RR_72_10" BEL
        "u_ethernet_readout_interface/internal_RR_72_11" BEL
        "u_ethernet_readout_interface/internal_RR_72_12" BEL
        "u_ethernet_readout_interface/internal_RR_72_13" BEL
        "u_ethernet_readout_interface/internal_RR_72_14" BEL
        "u_ethernet_readout_interface/internal_RR_72_15" BEL
        "u_ethernet_readout_interface/internal_RR_71_0" BEL
        "u_ethernet_readout_interface/internal_RR_71_1" BEL
        "u_ethernet_readout_interface/internal_RR_71_2" BEL
        "u_ethernet_readout_interface/internal_RR_71_3" BEL
        "u_ethernet_readout_interface/internal_RR_71_4" BEL
        "u_ethernet_readout_interface/internal_RR_71_5" BEL
        "u_ethernet_readout_interface/internal_RR_71_6" BEL
        "u_ethernet_readout_interface/internal_RR_71_7" BEL
        "u_ethernet_readout_interface/internal_RR_71_8" BEL
        "u_ethernet_readout_interface/internal_RR_71_9" BEL
        "u_ethernet_readout_interface/internal_RR_71_10" BEL
        "u_ethernet_readout_interface/internal_RR_71_11" BEL
        "u_ethernet_readout_interface/internal_RR_71_12" BEL
        "u_ethernet_readout_interface/internal_RR_71_13" BEL
        "u_ethernet_readout_interface/internal_RR_71_14" BEL
        "u_ethernet_readout_interface/internal_RR_71_15" BEL
        "u_ethernet_readout_interface/internal_RR_70_0" BEL
        "u_ethernet_readout_interface/internal_RR_70_1" BEL
        "u_ethernet_readout_interface/internal_RR_70_2" BEL
        "u_ethernet_readout_interface/internal_RR_70_3" BEL
        "u_ethernet_readout_interface/internal_RR_70_4" BEL
        "u_ethernet_readout_interface/internal_RR_70_5" BEL
        "u_ethernet_readout_interface/internal_RR_70_6" BEL
        "u_ethernet_readout_interface/internal_RR_70_7" BEL
        "u_ethernet_readout_interface/internal_RR_70_8" BEL
        "u_ethernet_readout_interface/internal_RR_70_9" BEL
        "u_ethernet_readout_interface/internal_RR_70_10" BEL
        "u_ethernet_readout_interface/internal_RR_70_11" BEL
        "u_ethernet_readout_interface/internal_RR_70_12" BEL
        "u_ethernet_readout_interface/internal_RR_70_13" BEL
        "u_ethernet_readout_interface/internal_RR_70_14" BEL
        "u_ethernet_readout_interface/internal_RR_70_15" BEL
        "u_ethernet_readout_interface/internal_RR_69_0" BEL
        "u_ethernet_readout_interface/internal_RR_69_1" BEL
        "u_ethernet_readout_interface/internal_RR_69_2" BEL
        "u_ethernet_readout_interface/internal_RR_69_3" BEL
        "u_ethernet_readout_interface/internal_RR_69_4" BEL
        "u_ethernet_readout_interface/internal_RR_69_5" BEL
        "u_ethernet_readout_interface/internal_RR_69_6" BEL
        "u_ethernet_readout_interface/internal_RR_69_7" BEL
        "u_ethernet_readout_interface/internal_RR_69_8" BEL
        "u_ethernet_readout_interface/internal_RR_69_9" BEL
        "u_ethernet_readout_interface/internal_RR_69_10" BEL
        "u_ethernet_readout_interface/internal_RR_69_11" BEL
        "u_ethernet_readout_interface/internal_RR_69_12" BEL
        "u_ethernet_readout_interface/internal_RR_69_13" BEL
        "u_ethernet_readout_interface/internal_RR_69_14" BEL
        "u_ethernet_readout_interface/internal_RR_69_15" BEL
        "u_ethernet_readout_interface/internal_RR_68_0" BEL
        "u_ethernet_readout_interface/internal_RR_68_1" BEL
        "u_ethernet_readout_interface/internal_RR_68_2" BEL
        "u_ethernet_readout_interface/internal_RR_68_3" BEL
        "u_ethernet_readout_interface/internal_RR_68_4" BEL
        "u_ethernet_readout_interface/internal_RR_68_5" BEL
        "u_ethernet_readout_interface/internal_RR_68_6" BEL
        "u_ethernet_readout_interface/internal_RR_68_7" BEL
        "u_ethernet_readout_interface/internal_RR_68_8" BEL
        "u_ethernet_readout_interface/internal_RR_68_9" BEL
        "u_ethernet_readout_interface/internal_RR_68_10" BEL
        "u_ethernet_readout_interface/internal_RR_68_11" BEL
        "u_ethernet_readout_interface/internal_RR_68_12" BEL
        "u_ethernet_readout_interface/internal_RR_68_13" BEL
        "u_ethernet_readout_interface/internal_RR_68_14" BEL
        "u_ethernet_readout_interface/internal_RR_68_15" BEL
        "u_ethernet_readout_interface/internal_RR_67_0" BEL
        "u_ethernet_readout_interface/internal_RR_67_1" BEL
        "u_ethernet_readout_interface/internal_RR_67_2" BEL
        "u_ethernet_readout_interface/internal_RR_67_3" BEL
        "u_ethernet_readout_interface/internal_RR_67_4" BEL
        "u_ethernet_readout_interface/internal_RR_67_5" BEL
        "u_ethernet_readout_interface/internal_RR_67_6" BEL
        "u_ethernet_readout_interface/internal_RR_67_7" BEL
        "u_ethernet_readout_interface/internal_RR_67_8" BEL
        "u_ethernet_readout_interface/internal_RR_67_9" BEL
        "u_ethernet_readout_interface/internal_RR_67_10" BEL
        "u_ethernet_readout_interface/internal_RR_67_11" BEL
        "u_ethernet_readout_interface/internal_RR_67_12" BEL
        "u_ethernet_readout_interface/internal_RR_67_13" BEL
        "u_ethernet_readout_interface/internal_RR_67_14" BEL
        "u_ethernet_readout_interface/internal_RR_67_15" BEL
        "u_ethernet_readout_interface/internal_RR_66_0" BEL
        "u_ethernet_readout_interface/internal_RR_66_1" BEL
        "u_ethernet_readout_interface/internal_RR_66_2" BEL
        "u_ethernet_readout_interface/internal_RR_66_3" BEL
        "u_ethernet_readout_interface/internal_RR_66_4" BEL
        "u_ethernet_readout_interface/internal_RR_66_5" BEL
        "u_ethernet_readout_interface/internal_RR_66_6" BEL
        "u_ethernet_readout_interface/internal_RR_66_7" BEL
        "u_ethernet_readout_interface/internal_RR_66_8" BEL
        "u_ethernet_readout_interface/internal_RR_66_9" BEL
        "u_ethernet_readout_interface/internal_RR_66_10" BEL
        "u_ethernet_readout_interface/internal_RR_66_11" BEL
        "u_ethernet_readout_interface/internal_RR_66_12" BEL
        "u_ethernet_readout_interface/internal_RR_66_13" BEL
        "u_ethernet_readout_interface/internal_RR_66_14" BEL
        "u_ethernet_readout_interface/internal_RR_66_15" BEL
        "u_ethernet_readout_interface/internal_RR_65_0" BEL
        "u_ethernet_readout_interface/internal_RR_65_1" BEL
        "u_ethernet_readout_interface/internal_RR_65_2" BEL
        "u_ethernet_readout_interface/internal_RR_65_3" BEL
        "u_ethernet_readout_interface/internal_RR_65_4" BEL
        "u_ethernet_readout_interface/internal_RR_65_5" BEL
        "u_ethernet_readout_interface/internal_RR_65_6" BEL
        "u_ethernet_readout_interface/internal_RR_65_7" BEL
        "u_ethernet_readout_interface/internal_RR_65_8" BEL
        "u_ethernet_readout_interface/internal_RR_65_9" BEL
        "u_ethernet_readout_interface/internal_RR_65_10" BEL
        "u_ethernet_readout_interface/internal_RR_65_11" BEL
        "u_ethernet_readout_interface/internal_RR_65_12" BEL
        "u_ethernet_readout_interface/internal_RR_65_13" BEL
        "u_ethernet_readout_interface/internal_RR_65_14" BEL
        "u_ethernet_readout_interface/internal_RR_65_15" BEL
        "u_ethernet_readout_interface/internal_RR_64_0" BEL
        "u_ethernet_readout_interface/internal_RR_64_1" BEL
        "u_ethernet_readout_interface/internal_RR_64_2" BEL
        "u_ethernet_readout_interface/internal_RR_64_3" BEL
        "u_ethernet_readout_interface/internal_RR_64_4" BEL
        "u_ethernet_readout_interface/internal_RR_64_5" BEL
        "u_ethernet_readout_interface/internal_RR_64_6" BEL
        "u_ethernet_readout_interface/internal_RR_64_7" BEL
        "u_ethernet_readout_interface/internal_RR_64_8" BEL
        "u_ethernet_readout_interface/internal_RR_64_9" BEL
        "u_ethernet_readout_interface/internal_RR_64_10" BEL
        "u_ethernet_readout_interface/internal_RR_64_11" BEL
        "u_ethernet_readout_interface/internal_RR_64_12" BEL
        "u_ethernet_readout_interface/internal_RR_64_13" BEL
        "u_ethernet_readout_interface/internal_RR_64_14" BEL
        "u_ethernet_readout_interface/internal_RR_64_15" BEL
        "u_ethernet_readout_interface/internal_RR_63_0" BEL
        "u_ethernet_readout_interface/internal_RR_63_1" BEL
        "u_ethernet_readout_interface/internal_RR_63_2" BEL
        "u_ethernet_readout_interface/internal_RR_63_3" BEL
        "u_ethernet_readout_interface/internal_RR_63_4" BEL
        "u_ethernet_readout_interface/internal_RR_63_5" BEL
        "u_ethernet_readout_interface/internal_RR_63_6" BEL
        "u_ethernet_readout_interface/internal_RR_63_7" BEL
        "u_ethernet_readout_interface/internal_RR_63_8" BEL
        "u_ethernet_readout_interface/internal_RR_63_9" BEL
        "u_ethernet_readout_interface/internal_RR_63_10" BEL
        "u_ethernet_readout_interface/internal_RR_63_11" BEL
        "u_ethernet_readout_interface/internal_RR_63_12" BEL
        "u_ethernet_readout_interface/internal_RR_63_13" BEL
        "u_ethernet_readout_interface/internal_RR_63_14" BEL
        "u_ethernet_readout_interface/internal_RR_63_15" BEL
        "u_ethernet_readout_interface/internal_RR_62_0" BEL
        "u_ethernet_readout_interface/internal_RR_62_1" BEL
        "u_ethernet_readout_interface/internal_RR_62_2" BEL
        "u_ethernet_readout_interface/internal_RR_62_3" BEL
        "u_ethernet_readout_interface/internal_RR_62_4" BEL
        "u_ethernet_readout_interface/internal_RR_62_5" BEL
        "u_ethernet_readout_interface/internal_RR_62_6" BEL
        "u_ethernet_readout_interface/internal_RR_62_7" BEL
        "u_ethernet_readout_interface/internal_RR_62_8" BEL
        "u_ethernet_readout_interface/internal_RR_62_9" BEL
        "u_ethernet_readout_interface/internal_RR_62_10" BEL
        "u_ethernet_readout_interface/internal_RR_62_11" BEL
        "u_ethernet_readout_interface/internal_RR_62_12" BEL
        "u_ethernet_readout_interface/internal_RR_62_13" BEL
        "u_ethernet_readout_interface/internal_RR_62_14" BEL
        "u_ethernet_readout_interface/internal_RR_62_15" BEL
        "u_ethernet_readout_interface/internal_RR_61_0" BEL
        "u_ethernet_readout_interface/internal_RR_61_1" BEL
        "u_ethernet_readout_interface/internal_RR_61_2" BEL
        "u_ethernet_readout_interface/internal_RR_61_3" BEL
        "u_ethernet_readout_interface/internal_RR_61_4" BEL
        "u_ethernet_readout_interface/internal_RR_61_5" BEL
        "u_ethernet_readout_interface/internal_RR_61_6" BEL
        "u_ethernet_readout_interface/internal_RR_61_7" BEL
        "u_ethernet_readout_interface/internal_RR_61_8" BEL
        "u_ethernet_readout_interface/internal_RR_61_9" BEL
        "u_ethernet_readout_interface/internal_RR_61_10" BEL
        "u_ethernet_readout_interface/internal_RR_61_11" BEL
        "u_ethernet_readout_interface/internal_RR_61_12" BEL
        "u_ethernet_readout_interface/internal_RR_61_13" BEL
        "u_ethernet_readout_interface/internal_RR_61_14" BEL
        "u_ethernet_readout_interface/internal_RR_61_15" BEL
        "u_ethernet_readout_interface/internal_RR_60_0" BEL
        "u_ethernet_readout_interface/internal_RR_60_1" BEL
        "u_ethernet_readout_interface/internal_RR_60_2" BEL
        "u_ethernet_readout_interface/internal_RR_60_3" BEL
        "u_ethernet_readout_interface/internal_RR_60_4" BEL
        "u_ethernet_readout_interface/internal_RR_60_5" BEL
        "u_ethernet_readout_interface/internal_RR_60_6" BEL
        "u_ethernet_readout_interface/internal_RR_60_7" BEL
        "u_ethernet_readout_interface/internal_RR_60_8" BEL
        "u_ethernet_readout_interface/internal_RR_60_9" BEL
        "u_ethernet_readout_interface/internal_RR_60_10" BEL
        "u_ethernet_readout_interface/internal_RR_60_11" BEL
        "u_ethernet_readout_interface/internal_RR_60_12" BEL
        "u_ethernet_readout_interface/internal_RR_60_13" BEL
        "u_ethernet_readout_interface/internal_RR_60_14" BEL
        "u_ethernet_readout_interface/internal_RR_60_15" BEL
        "u_ethernet_readout_interface/internal_RR_59_0" BEL
        "u_ethernet_readout_interface/internal_RR_59_1" BEL
        "u_ethernet_readout_interface/internal_RR_59_2" BEL
        "u_ethernet_readout_interface/internal_RR_59_3" BEL
        "u_ethernet_readout_interface/internal_RR_59_4" BEL
        "u_ethernet_readout_interface/internal_RR_59_5" BEL
        "u_ethernet_readout_interface/internal_RR_59_6" BEL
        "u_ethernet_readout_interface/internal_RR_59_7" BEL
        "u_ethernet_readout_interface/internal_RR_59_8" BEL
        "u_ethernet_readout_interface/internal_RR_59_9" BEL
        "u_ethernet_readout_interface/internal_RR_59_10" BEL
        "u_ethernet_readout_interface/internal_RR_59_11" BEL
        "u_ethernet_readout_interface/internal_RR_59_12" BEL
        "u_ethernet_readout_interface/internal_RR_59_13" BEL
        "u_ethernet_readout_interface/internal_RR_59_14" BEL
        "u_ethernet_readout_interface/internal_RR_59_15" BEL
        "u_ethernet_readout_interface/internal_RR_58_0" BEL
        "u_ethernet_readout_interface/internal_RR_58_1" BEL
        "u_ethernet_readout_interface/internal_RR_58_2" BEL
        "u_ethernet_readout_interface/internal_RR_58_3" BEL
        "u_ethernet_readout_interface/internal_RR_58_4" BEL
        "u_ethernet_readout_interface/internal_RR_58_5" BEL
        "u_ethernet_readout_interface/internal_RR_58_6" BEL
        "u_ethernet_readout_interface/internal_RR_58_7" BEL
        "u_ethernet_readout_interface/internal_RR_58_8" BEL
        "u_ethernet_readout_interface/internal_RR_58_9" BEL
        "u_ethernet_readout_interface/internal_RR_58_10" BEL
        "u_ethernet_readout_interface/internal_RR_58_11" BEL
        "u_ethernet_readout_interface/internal_RR_58_12" BEL
        "u_ethernet_readout_interface/internal_RR_58_13" BEL
        "u_ethernet_readout_interface/internal_RR_58_14" BEL
        "u_ethernet_readout_interface/internal_RR_58_15" BEL
        "u_ethernet_readout_interface/internal_RR_57_0" BEL
        "u_ethernet_readout_interface/internal_RR_57_1" BEL
        "u_ethernet_readout_interface/internal_RR_57_2" BEL
        "u_ethernet_readout_interface/internal_RR_57_3" BEL
        "u_ethernet_readout_interface/internal_RR_57_4" BEL
        "u_ethernet_readout_interface/internal_RR_57_5" BEL
        "u_ethernet_readout_interface/internal_RR_57_6" BEL
        "u_ethernet_readout_interface/internal_RR_57_7" BEL
        "u_ethernet_readout_interface/internal_RR_57_8" BEL
        "u_ethernet_readout_interface/internal_RR_57_9" BEL
        "u_ethernet_readout_interface/internal_RR_57_10" BEL
        "u_ethernet_readout_interface/internal_RR_57_11" BEL
        "u_ethernet_readout_interface/internal_RR_57_12" BEL
        "u_ethernet_readout_interface/internal_RR_57_13" BEL
        "u_ethernet_readout_interface/internal_RR_57_14" BEL
        "u_ethernet_readout_interface/internal_RR_57_15" BEL
        "u_ethernet_readout_interface/internal_RR_56_0" BEL
        "u_ethernet_readout_interface/internal_RR_56_1" BEL
        "u_ethernet_readout_interface/internal_RR_56_2" BEL
        "u_ethernet_readout_interface/internal_RR_56_3" BEL
        "u_ethernet_readout_interface/internal_RR_56_4" BEL
        "u_ethernet_readout_interface/internal_RR_56_5" BEL
        "u_ethernet_readout_interface/internal_RR_56_6" BEL
        "u_ethernet_readout_interface/internal_RR_56_7" BEL
        "u_ethernet_readout_interface/internal_RR_56_8" BEL
        "u_ethernet_readout_interface/internal_RR_56_9" BEL
        "u_ethernet_readout_interface/internal_RR_56_10" BEL
        "u_ethernet_readout_interface/internal_RR_56_11" BEL
        "u_ethernet_readout_interface/internal_RR_56_12" BEL
        "u_ethernet_readout_interface/internal_RR_56_13" BEL
        "u_ethernet_readout_interface/internal_RR_56_14" BEL
        "u_ethernet_readout_interface/internal_RR_56_15" BEL
        "u_ethernet_readout_interface/internal_RR_55_0" BEL
        "u_ethernet_readout_interface/internal_RR_55_1" BEL
        "u_ethernet_readout_interface/internal_RR_55_2" BEL
        "u_ethernet_readout_interface/internal_RR_55_3" BEL
        "u_ethernet_readout_interface/internal_RR_55_4" BEL
        "u_ethernet_readout_interface/internal_RR_55_5" BEL
        "u_ethernet_readout_interface/internal_RR_55_6" BEL
        "u_ethernet_readout_interface/internal_RR_55_7" BEL
        "u_ethernet_readout_interface/internal_RR_55_8" BEL
        "u_ethernet_readout_interface/internal_RR_55_9" BEL
        "u_ethernet_readout_interface/internal_RR_55_10" BEL
        "u_ethernet_readout_interface/internal_RR_55_11" BEL
        "u_ethernet_readout_interface/internal_RR_55_12" BEL
        "u_ethernet_readout_interface/internal_RR_55_13" BEL
        "u_ethernet_readout_interface/internal_RR_55_14" BEL
        "u_ethernet_readout_interface/internal_RR_55_15" BEL
        "u_ethernet_readout_interface/internal_RR_54_0" BEL
        "u_ethernet_readout_interface/internal_RR_54_1" BEL
        "u_ethernet_readout_interface/internal_RR_54_2" BEL
        "u_ethernet_readout_interface/internal_RR_54_3" BEL
        "u_ethernet_readout_interface/internal_RR_54_4" BEL
        "u_ethernet_readout_interface/internal_RR_54_5" BEL
        "u_ethernet_readout_interface/internal_RR_54_6" BEL
        "u_ethernet_readout_interface/internal_RR_54_7" BEL
        "u_ethernet_readout_interface/internal_RR_54_8" BEL
        "u_ethernet_readout_interface/internal_RR_54_9" BEL
        "u_ethernet_readout_interface/internal_RR_54_10" BEL
        "u_ethernet_readout_interface/internal_RR_54_11" BEL
        "u_ethernet_readout_interface/internal_RR_54_12" BEL
        "u_ethernet_readout_interface/internal_RR_54_13" BEL
        "u_ethernet_readout_interface/internal_RR_54_14" BEL
        "u_ethernet_readout_interface/internal_RR_54_15" BEL
        "u_ethernet_readout_interface/internal_RR_53_0" BEL
        "u_ethernet_readout_interface/internal_RR_53_1" BEL
        "u_ethernet_readout_interface/internal_RR_53_2" BEL
        "u_ethernet_readout_interface/internal_RR_53_3" BEL
        "u_ethernet_readout_interface/internal_RR_53_4" BEL
        "u_ethernet_readout_interface/internal_RR_53_5" BEL
        "u_ethernet_readout_interface/internal_RR_53_6" BEL
        "u_ethernet_readout_interface/internal_RR_53_7" BEL
        "u_ethernet_readout_interface/internal_RR_53_8" BEL
        "u_ethernet_readout_interface/internal_RR_53_9" BEL
        "u_ethernet_readout_interface/internal_RR_53_10" BEL
        "u_ethernet_readout_interface/internal_RR_53_11" BEL
        "u_ethernet_readout_interface/internal_RR_53_12" BEL
        "u_ethernet_readout_interface/internal_RR_53_13" BEL
        "u_ethernet_readout_interface/internal_RR_53_14" BEL
        "u_ethernet_readout_interface/internal_RR_53_15" BEL
        "u_ethernet_readout_interface/internal_RR_52_0" BEL
        "u_ethernet_readout_interface/internal_RR_52_1" BEL
        "u_ethernet_readout_interface/internal_RR_52_2" BEL
        "u_ethernet_readout_interface/internal_RR_52_3" BEL
        "u_ethernet_readout_interface/internal_RR_52_4" BEL
        "u_ethernet_readout_interface/internal_RR_52_5" BEL
        "u_ethernet_readout_interface/internal_RR_52_6" BEL
        "u_ethernet_readout_interface/internal_RR_52_7" BEL
        "u_ethernet_readout_interface/internal_RR_52_8" BEL
        "u_ethernet_readout_interface/internal_RR_52_9" BEL
        "u_ethernet_readout_interface/internal_RR_52_10" BEL
        "u_ethernet_readout_interface/internal_RR_52_11" BEL
        "u_ethernet_readout_interface/internal_RR_52_12" BEL
        "u_ethernet_readout_interface/internal_RR_52_13" BEL
        "u_ethernet_readout_interface/internal_RR_52_14" BEL
        "u_ethernet_readout_interface/internal_RR_52_15" BEL
        "u_ethernet_readout_interface/internal_RR_51_0" BEL
        "u_ethernet_readout_interface/internal_RR_51_1" BEL
        "u_ethernet_readout_interface/internal_RR_51_2" BEL
        "u_ethernet_readout_interface/internal_RR_51_3" BEL
        "u_ethernet_readout_interface/internal_RR_51_4" BEL
        "u_ethernet_readout_interface/internal_RR_51_5" BEL
        "u_ethernet_readout_interface/internal_RR_51_6" BEL
        "u_ethernet_readout_interface/internal_RR_51_7" BEL
        "u_ethernet_readout_interface/internal_RR_51_8" BEL
        "u_ethernet_readout_interface/internal_RR_51_9" BEL
        "u_ethernet_readout_interface/internal_RR_51_10" BEL
        "u_ethernet_readout_interface/internal_RR_51_11" BEL
        "u_ethernet_readout_interface/internal_RR_51_12" BEL
        "u_ethernet_readout_interface/internal_RR_51_13" BEL
        "u_ethernet_readout_interface/internal_RR_51_14" BEL
        "u_ethernet_readout_interface/internal_RR_51_15" BEL
        "u_ethernet_readout_interface/internal_RR_50_0" BEL
        "u_ethernet_readout_interface/internal_RR_50_1" BEL
        "u_ethernet_readout_interface/internal_RR_50_2" BEL
        "u_ethernet_readout_interface/internal_RR_50_3" BEL
        "u_ethernet_readout_interface/internal_RR_50_4" BEL
        "u_ethernet_readout_interface/internal_RR_50_5" BEL
        "u_ethernet_readout_interface/internal_RR_50_6" BEL
        "u_ethernet_readout_interface/internal_RR_50_7" BEL
        "u_ethernet_readout_interface/internal_RR_50_8" BEL
        "u_ethernet_readout_interface/internal_RR_50_9" BEL
        "u_ethernet_readout_interface/internal_RR_50_10" BEL
        "u_ethernet_readout_interface/internal_RR_50_11" BEL
        "u_ethernet_readout_interface/internal_RR_50_12" BEL
        "u_ethernet_readout_interface/internal_RR_50_13" BEL
        "u_ethernet_readout_interface/internal_RR_50_14" BEL
        "u_ethernet_readout_interface/internal_RR_50_15" BEL
        "u_ethernet_readout_interface/internal_RR_49_0" BEL
        "u_ethernet_readout_interface/internal_RR_49_1" BEL
        "u_ethernet_readout_interface/internal_RR_49_2" BEL
        "u_ethernet_readout_interface/internal_RR_49_3" BEL
        "u_ethernet_readout_interface/internal_RR_49_4" BEL
        "u_ethernet_readout_interface/internal_RR_49_5" BEL
        "u_ethernet_readout_interface/internal_RR_49_6" BEL
        "u_ethernet_readout_interface/internal_RR_49_7" BEL
        "u_ethernet_readout_interface/internal_RR_49_8" BEL
        "u_ethernet_readout_interface/internal_RR_49_9" BEL
        "u_ethernet_readout_interface/internal_RR_49_10" BEL
        "u_ethernet_readout_interface/internal_RR_49_11" BEL
        "u_ethernet_readout_interface/internal_RR_49_12" BEL
        "u_ethernet_readout_interface/internal_RR_49_13" BEL
        "u_ethernet_readout_interface/internal_RR_49_14" BEL
        "u_ethernet_readout_interface/internal_RR_49_15" BEL
        "u_ethernet_readout_interface/internal_RR_48_0" BEL
        "u_ethernet_readout_interface/internal_RR_48_1" BEL
        "u_ethernet_readout_interface/internal_RR_48_2" BEL
        "u_ethernet_readout_interface/internal_RR_48_3" BEL
        "u_ethernet_readout_interface/internal_RR_48_4" BEL
        "u_ethernet_readout_interface/internal_RR_48_5" BEL
        "u_ethernet_readout_interface/internal_RR_48_6" BEL
        "u_ethernet_readout_interface/internal_RR_48_7" BEL
        "u_ethernet_readout_interface/internal_RR_48_8" BEL
        "u_ethernet_readout_interface/internal_RR_48_9" BEL
        "u_ethernet_readout_interface/internal_RR_48_10" BEL
        "u_ethernet_readout_interface/internal_RR_48_11" BEL
        "u_ethernet_readout_interface/internal_RR_48_12" BEL
        "u_ethernet_readout_interface/internal_RR_48_13" BEL
        "u_ethernet_readout_interface/internal_RR_48_14" BEL
        "u_ethernet_readout_interface/internal_RR_48_15" BEL
        "u_ethernet_readout_interface/internal_RR_47_0" BEL
        "u_ethernet_readout_interface/internal_RR_47_1" BEL
        "u_ethernet_readout_interface/internal_RR_47_2" BEL
        "u_ethernet_readout_interface/internal_RR_47_3" BEL
        "u_ethernet_readout_interface/internal_RR_47_4" BEL
        "u_ethernet_readout_interface/internal_RR_47_5" BEL
        "u_ethernet_readout_interface/internal_RR_47_6" BEL
        "u_ethernet_readout_interface/internal_RR_47_7" BEL
        "u_ethernet_readout_interface/internal_RR_47_8" BEL
        "u_ethernet_readout_interface/internal_RR_47_9" BEL
        "u_ethernet_readout_interface/internal_RR_47_10" BEL
        "u_ethernet_readout_interface/internal_RR_47_11" BEL
        "u_ethernet_readout_interface/internal_RR_47_12" BEL
        "u_ethernet_readout_interface/internal_RR_47_13" BEL
        "u_ethernet_readout_interface/internal_RR_47_14" BEL
        "u_ethernet_readout_interface/internal_RR_47_15" BEL
        "u_ethernet_readout_interface/internal_RR_46_0" BEL
        "u_ethernet_readout_interface/internal_RR_46_1" BEL
        "u_ethernet_readout_interface/internal_RR_46_2" BEL
        "u_ethernet_readout_interface/internal_RR_46_3" BEL
        "u_ethernet_readout_interface/internal_RR_46_4" BEL
        "u_ethernet_readout_interface/internal_RR_46_5" BEL
        "u_ethernet_readout_interface/internal_RR_46_6" BEL
        "u_ethernet_readout_interface/internal_RR_46_7" BEL
        "u_ethernet_readout_interface/internal_RR_46_8" BEL
        "u_ethernet_readout_interface/internal_RR_46_9" BEL
        "u_ethernet_readout_interface/internal_RR_46_10" BEL
        "u_ethernet_readout_interface/internal_RR_46_11" BEL
        "u_ethernet_readout_interface/internal_RR_46_12" BEL
        "u_ethernet_readout_interface/internal_RR_46_13" BEL
        "u_ethernet_readout_interface/internal_RR_46_14" BEL
        "u_ethernet_readout_interface/internal_RR_46_15" BEL
        "u_ethernet_readout_interface/internal_RR_45_0" BEL
        "u_ethernet_readout_interface/internal_RR_45_1" BEL
        "u_ethernet_readout_interface/internal_RR_45_2" BEL
        "u_ethernet_readout_interface/internal_RR_45_3" BEL
        "u_ethernet_readout_interface/internal_RR_45_4" BEL
        "u_ethernet_readout_interface/internal_RR_45_5" BEL
        "u_ethernet_readout_interface/internal_RR_45_6" BEL
        "u_ethernet_readout_interface/internal_RR_45_7" BEL
        "u_ethernet_readout_interface/internal_RR_45_8" BEL
        "u_ethernet_readout_interface/internal_RR_45_9" BEL
        "u_ethernet_readout_interface/internal_RR_45_10" BEL
        "u_ethernet_readout_interface/internal_RR_45_11" BEL
        "u_ethernet_readout_interface/internal_RR_45_12" BEL
        "u_ethernet_readout_interface/internal_RR_45_13" BEL
        "u_ethernet_readout_interface/internal_RR_45_14" BEL
        "u_ethernet_readout_interface/internal_RR_45_15" BEL
        "u_ethernet_readout_interface/internal_RR_44_0" BEL
        "u_ethernet_readout_interface/internal_RR_44_1" BEL
        "u_ethernet_readout_interface/internal_RR_44_2" BEL
        "u_ethernet_readout_interface/internal_RR_44_3" BEL
        "u_ethernet_readout_interface/internal_RR_44_4" BEL
        "u_ethernet_readout_interface/internal_RR_44_5" BEL
        "u_ethernet_readout_interface/internal_RR_44_6" BEL
        "u_ethernet_readout_interface/internal_RR_44_7" BEL
        "u_ethernet_readout_interface/internal_RR_44_8" BEL
        "u_ethernet_readout_interface/internal_RR_44_9" BEL
        "u_ethernet_readout_interface/internal_RR_44_10" BEL
        "u_ethernet_readout_interface/internal_RR_44_11" BEL
        "u_ethernet_readout_interface/internal_RR_44_12" BEL
        "u_ethernet_readout_interface/internal_RR_44_13" BEL
        "u_ethernet_readout_interface/internal_RR_44_14" BEL
        "u_ethernet_readout_interface/internal_RR_44_15" BEL
        "u_ethernet_readout_interface/internal_RR_43_0" BEL
        "u_ethernet_readout_interface/internal_RR_43_1" BEL
        "u_ethernet_readout_interface/internal_RR_43_2" BEL
        "u_ethernet_readout_interface/internal_RR_43_3" BEL
        "u_ethernet_readout_interface/internal_RR_43_4" BEL
        "u_ethernet_readout_interface/internal_RR_43_5" BEL
        "u_ethernet_readout_interface/internal_RR_43_6" BEL
        "u_ethernet_readout_interface/internal_RR_43_7" BEL
        "u_ethernet_readout_interface/internal_RR_43_8" BEL
        "u_ethernet_readout_interface/internal_RR_43_9" BEL
        "u_ethernet_readout_interface/internal_RR_43_10" BEL
        "u_ethernet_readout_interface/internal_RR_43_11" BEL
        "u_ethernet_readout_interface/internal_RR_43_12" BEL
        "u_ethernet_readout_interface/internal_RR_43_13" BEL
        "u_ethernet_readout_interface/internal_RR_43_14" BEL
        "u_ethernet_readout_interface/internal_RR_43_15" BEL
        "u_ethernet_readout_interface/internal_RR_42_0" BEL
        "u_ethernet_readout_interface/internal_RR_42_1" BEL
        "u_ethernet_readout_interface/internal_RR_42_2" BEL
        "u_ethernet_readout_interface/internal_RR_42_3" BEL
        "u_ethernet_readout_interface/internal_RR_42_4" BEL
        "u_ethernet_readout_interface/internal_RR_42_5" BEL
        "u_ethernet_readout_interface/internal_RR_42_6" BEL
        "u_ethernet_readout_interface/internal_RR_42_7" BEL
        "u_ethernet_readout_interface/internal_RR_42_8" BEL
        "u_ethernet_readout_interface/internal_RR_42_9" BEL
        "u_ethernet_readout_interface/internal_RR_42_10" BEL
        "u_ethernet_readout_interface/internal_RR_42_11" BEL
        "u_ethernet_readout_interface/internal_RR_42_12" BEL
        "u_ethernet_readout_interface/internal_RR_42_13" BEL
        "u_ethernet_readout_interface/internal_RR_42_14" BEL
        "u_ethernet_readout_interface/internal_RR_42_15" BEL
        "u_ethernet_readout_interface/internal_RR_41_0" BEL
        "u_ethernet_readout_interface/internal_RR_41_1" BEL
        "u_ethernet_readout_interface/internal_RR_41_2" BEL
        "u_ethernet_readout_interface/internal_RR_41_3" BEL
        "u_ethernet_readout_interface/internal_RR_41_4" BEL
        "u_ethernet_readout_interface/internal_RR_41_5" BEL
        "u_ethernet_readout_interface/internal_RR_41_6" BEL
        "u_ethernet_readout_interface/internal_RR_41_7" BEL
        "u_ethernet_readout_interface/internal_RR_41_8" BEL
        "u_ethernet_readout_interface/internal_RR_41_9" BEL
        "u_ethernet_readout_interface/internal_RR_41_10" BEL
        "u_ethernet_readout_interface/internal_RR_41_11" BEL
        "u_ethernet_readout_interface/internal_RR_41_12" BEL
        "u_ethernet_readout_interface/internal_RR_41_13" BEL
        "u_ethernet_readout_interface/internal_RR_41_14" BEL
        "u_ethernet_readout_interface/internal_RR_41_15" BEL
        "u_ethernet_readout_interface/internal_RR_40_0" BEL
        "u_ethernet_readout_interface/internal_RR_40_1" BEL
        "u_ethernet_readout_interface/internal_RR_40_2" BEL
        "u_ethernet_readout_interface/internal_RR_40_3" BEL
        "u_ethernet_readout_interface/internal_RR_40_4" BEL
        "u_ethernet_readout_interface/internal_RR_40_5" BEL
        "u_ethernet_readout_interface/internal_RR_40_6" BEL
        "u_ethernet_readout_interface/internal_RR_40_7" BEL
        "u_ethernet_readout_interface/internal_RR_40_8" BEL
        "u_ethernet_readout_interface/internal_RR_40_9" BEL
        "u_ethernet_readout_interface/internal_RR_40_10" BEL
        "u_ethernet_readout_interface/internal_RR_40_11" BEL
        "u_ethernet_readout_interface/internal_RR_40_12" BEL
        "u_ethernet_readout_interface/internal_RR_40_13" BEL
        "u_ethernet_readout_interface/internal_RR_40_14" BEL
        "u_ethernet_readout_interface/internal_RR_40_15" BEL
        "u_ethernet_readout_interface/internal_RR_39_0" BEL
        "u_ethernet_readout_interface/internal_RR_39_1" BEL
        "u_ethernet_readout_interface/internal_RR_39_2" BEL
        "u_ethernet_readout_interface/internal_RR_39_3" BEL
        "u_ethernet_readout_interface/internal_RR_39_4" BEL
        "u_ethernet_readout_interface/internal_RR_39_5" BEL
        "u_ethernet_readout_interface/internal_RR_39_6" BEL
        "u_ethernet_readout_interface/internal_RR_39_7" BEL
        "u_ethernet_readout_interface/internal_RR_39_8" BEL
        "u_ethernet_readout_interface/internal_RR_39_9" BEL
        "u_ethernet_readout_interface/internal_RR_39_10" BEL
        "u_ethernet_readout_interface/internal_RR_39_11" BEL
        "u_ethernet_readout_interface/internal_RR_39_12" BEL
        "u_ethernet_readout_interface/internal_RR_39_13" BEL
        "u_ethernet_readout_interface/internal_RR_39_14" BEL
        "u_ethernet_readout_interface/internal_RR_39_15" BEL
        "u_ethernet_readout_interface/internal_RR_38_0" BEL
        "u_ethernet_readout_interface/internal_RR_38_1" BEL
        "u_ethernet_readout_interface/internal_RR_38_2" BEL
        "u_ethernet_readout_interface/internal_RR_38_3" BEL
        "u_ethernet_readout_interface/internal_RR_38_4" BEL
        "u_ethernet_readout_interface/internal_RR_38_5" BEL
        "u_ethernet_readout_interface/internal_RR_38_6" BEL
        "u_ethernet_readout_interface/internal_RR_38_7" BEL
        "u_ethernet_readout_interface/internal_RR_38_8" BEL
        "u_ethernet_readout_interface/internal_RR_38_9" BEL
        "u_ethernet_readout_interface/internal_RR_38_10" BEL
        "u_ethernet_readout_interface/internal_RR_38_11" BEL
        "u_ethernet_readout_interface/internal_RR_38_12" BEL
        "u_ethernet_readout_interface/internal_RR_38_13" BEL
        "u_ethernet_readout_interface/internal_RR_38_14" BEL
        "u_ethernet_readout_interface/internal_RR_38_15" BEL
        "u_ethernet_readout_interface/internal_RR_37_0" BEL
        "u_ethernet_readout_interface/internal_RR_37_1" BEL
        "u_ethernet_readout_interface/internal_RR_37_2" BEL
        "u_ethernet_readout_interface/internal_RR_37_3" BEL
        "u_ethernet_readout_interface/internal_RR_37_4" BEL
        "u_ethernet_readout_interface/internal_RR_37_5" BEL
        "u_ethernet_readout_interface/internal_RR_37_6" BEL
        "u_ethernet_readout_interface/internal_RR_37_7" BEL
        "u_ethernet_readout_interface/internal_RR_37_8" BEL
        "u_ethernet_readout_interface/internal_RR_37_9" BEL
        "u_ethernet_readout_interface/internal_RR_37_10" BEL
        "u_ethernet_readout_interface/internal_RR_37_11" BEL
        "u_ethernet_readout_interface/internal_RR_37_12" BEL
        "u_ethernet_readout_interface/internal_RR_37_13" BEL
        "u_ethernet_readout_interface/internal_RR_37_14" BEL
        "u_ethernet_readout_interface/internal_RR_37_15" BEL
        "u_ethernet_readout_interface/internal_RR_36_0" BEL
        "u_ethernet_readout_interface/internal_RR_36_1" BEL
        "u_ethernet_readout_interface/internal_RR_36_2" BEL
        "u_ethernet_readout_interface/internal_RR_36_3" BEL
        "u_ethernet_readout_interface/internal_RR_36_4" BEL
        "u_ethernet_readout_interface/internal_RR_36_5" BEL
        "u_ethernet_readout_interface/internal_RR_36_6" BEL
        "u_ethernet_readout_interface/internal_RR_36_7" BEL
        "u_ethernet_readout_interface/internal_RR_36_8" BEL
        "u_ethernet_readout_interface/internal_RR_36_9" BEL
        "u_ethernet_readout_interface/internal_RR_36_10" BEL
        "u_ethernet_readout_interface/internal_RR_36_11" BEL
        "u_ethernet_readout_interface/internal_RR_36_12" BEL
        "u_ethernet_readout_interface/internal_RR_36_13" BEL
        "u_ethernet_readout_interface/internal_RR_36_14" BEL
        "u_ethernet_readout_interface/internal_RR_36_15" BEL
        "u_ethernet_readout_interface/internal_RR_35_0" BEL
        "u_ethernet_readout_interface/internal_RR_35_1" BEL
        "u_ethernet_readout_interface/internal_RR_35_2" BEL
        "u_ethernet_readout_interface/internal_RR_35_3" BEL
        "u_ethernet_readout_interface/internal_RR_35_4" BEL
        "u_ethernet_readout_interface/internal_RR_35_5" BEL
        "u_ethernet_readout_interface/internal_RR_35_6" BEL
        "u_ethernet_readout_interface/internal_RR_35_7" BEL
        "u_ethernet_readout_interface/internal_RR_35_8" BEL
        "u_ethernet_readout_interface/internal_RR_35_9" BEL
        "u_ethernet_readout_interface/internal_RR_35_10" BEL
        "u_ethernet_readout_interface/internal_RR_35_11" BEL
        "u_ethernet_readout_interface/internal_RR_35_12" BEL
        "u_ethernet_readout_interface/internal_RR_35_13" BEL
        "u_ethernet_readout_interface/internal_RR_35_14" BEL
        "u_ethernet_readout_interface/internal_RR_35_15" BEL
        "u_ethernet_readout_interface/internal_RR_34_0" BEL
        "u_ethernet_readout_interface/internal_RR_34_1" BEL
        "u_ethernet_readout_interface/internal_RR_34_2" BEL
        "u_ethernet_readout_interface/internal_RR_34_3" BEL
        "u_ethernet_readout_interface/internal_RR_34_4" BEL
        "u_ethernet_readout_interface/internal_RR_34_5" BEL
        "u_ethernet_readout_interface/internal_RR_34_6" BEL
        "u_ethernet_readout_interface/internal_RR_34_7" BEL
        "u_ethernet_readout_interface/internal_RR_34_8" BEL
        "u_ethernet_readout_interface/internal_RR_34_9" BEL
        "u_ethernet_readout_interface/internal_RR_34_10" BEL
        "u_ethernet_readout_interface/internal_RR_34_11" BEL
        "u_ethernet_readout_interface/internal_RR_34_12" BEL
        "u_ethernet_readout_interface/internal_RR_34_13" BEL
        "u_ethernet_readout_interface/internal_RR_34_14" BEL
        "u_ethernet_readout_interface/internal_RR_34_15" BEL
        "u_ethernet_readout_interface/internal_RR_33_0" BEL
        "u_ethernet_readout_interface/internal_RR_33_1" BEL
        "u_ethernet_readout_interface/internal_RR_33_2" BEL
        "u_ethernet_readout_interface/internal_RR_33_3" BEL
        "u_ethernet_readout_interface/internal_RR_33_4" BEL
        "u_ethernet_readout_interface/internal_RR_33_5" BEL
        "u_ethernet_readout_interface/internal_RR_33_6" BEL
        "u_ethernet_readout_interface/internal_RR_33_7" BEL
        "u_ethernet_readout_interface/internal_RR_33_8" BEL
        "u_ethernet_readout_interface/internal_RR_33_9" BEL
        "u_ethernet_readout_interface/internal_RR_33_10" BEL
        "u_ethernet_readout_interface/internal_RR_33_11" BEL
        "u_ethernet_readout_interface/internal_RR_33_12" BEL
        "u_ethernet_readout_interface/internal_RR_33_13" BEL
        "u_ethernet_readout_interface/internal_RR_33_14" BEL
        "u_ethernet_readout_interface/internal_RR_33_15" BEL
        "u_ethernet_readout_interface/internal_RR_32_0" BEL
        "u_ethernet_readout_interface/internal_RR_32_1" BEL
        "u_ethernet_readout_interface/internal_RR_32_2" BEL
        "u_ethernet_readout_interface/internal_RR_32_3" BEL
        "u_ethernet_readout_interface/internal_RR_32_4" BEL
        "u_ethernet_readout_interface/internal_RR_32_5" BEL
        "u_ethernet_readout_interface/internal_RR_32_6" BEL
        "u_ethernet_readout_interface/internal_RR_32_7" BEL
        "u_ethernet_readout_interface/internal_RR_32_8" BEL
        "u_ethernet_readout_interface/internal_RR_32_9" BEL
        "u_ethernet_readout_interface/internal_RR_32_10" BEL
        "u_ethernet_readout_interface/internal_RR_32_11" BEL
        "u_ethernet_readout_interface/internal_RR_32_12" BEL
        "u_ethernet_readout_interface/internal_RR_32_13" BEL
        "u_ethernet_readout_interface/internal_RR_32_14" BEL
        "u_ethernet_readout_interface/internal_RR_32_15" BEL
        "u_ethernet_readout_interface/internal_RR_31_0" BEL
        "u_ethernet_readout_interface/internal_RR_31_1" BEL
        "u_ethernet_readout_interface/internal_RR_31_2" BEL
        "u_ethernet_readout_interface/internal_RR_31_3" BEL
        "u_ethernet_readout_interface/internal_RR_31_4" BEL
        "u_ethernet_readout_interface/internal_RR_31_5" BEL
        "u_ethernet_readout_interface/internal_RR_31_6" BEL
        "u_ethernet_readout_interface/internal_RR_31_7" BEL
        "u_ethernet_readout_interface/internal_RR_31_8" BEL
        "u_ethernet_readout_interface/internal_RR_31_9" BEL
        "u_ethernet_readout_interface/internal_RR_31_10" BEL
        "u_ethernet_readout_interface/internal_RR_31_11" BEL
        "u_ethernet_readout_interface/internal_RR_31_12" BEL
        "u_ethernet_readout_interface/internal_RR_31_13" BEL
        "u_ethernet_readout_interface/internal_RR_31_14" BEL
        "u_ethernet_readout_interface/internal_RR_31_15" BEL
        "u_ethernet_readout_interface/internal_RR_30_0" BEL
        "u_ethernet_readout_interface/internal_RR_30_1" BEL
        "u_ethernet_readout_interface/internal_RR_30_2" BEL
        "u_ethernet_readout_interface/internal_RR_30_3" BEL
        "u_ethernet_readout_interface/internal_RR_30_4" BEL
        "u_ethernet_readout_interface/internal_RR_30_5" BEL
        "u_ethernet_readout_interface/internal_RR_30_6" BEL
        "u_ethernet_readout_interface/internal_RR_30_7" BEL
        "u_ethernet_readout_interface/internal_RR_30_8" BEL
        "u_ethernet_readout_interface/internal_RR_30_9" BEL
        "u_ethernet_readout_interface/internal_RR_30_10" BEL
        "u_ethernet_readout_interface/internal_RR_30_11" BEL
        "u_ethernet_readout_interface/internal_RR_30_12" BEL
        "u_ethernet_readout_interface/internal_RR_30_13" BEL
        "u_ethernet_readout_interface/internal_RR_30_14" BEL
        "u_ethernet_readout_interface/internal_RR_30_15" BEL
        "u_ethernet_readout_interface/internal_RR_27_0" BEL
        "u_ethernet_readout_interface/internal_RR_27_1" BEL
        "u_ethernet_readout_interface/internal_RR_27_2" BEL
        "u_ethernet_readout_interface/internal_RR_27_3" BEL
        "u_ethernet_readout_interface/internal_RR_27_4" BEL
        "u_ethernet_readout_interface/internal_RR_27_5" BEL
        "u_ethernet_readout_interface/internal_RR_27_6" BEL
        "u_ethernet_readout_interface/internal_RR_27_7" BEL
        "u_ethernet_readout_interface/internal_RR_27_8" BEL
        "u_ethernet_readout_interface/internal_RR_27_9" BEL
        "u_ethernet_readout_interface/internal_RR_27_10" BEL
        "u_ethernet_readout_interface/internal_RR_27_11" BEL
        "u_ethernet_readout_interface/internal_RR_27_12" BEL
        "u_ethernet_readout_interface/internal_RR_27_13" BEL
        "u_ethernet_readout_interface/internal_RR_27_14" BEL
        "u_ethernet_readout_interface/internal_RR_27_15" BEL
        "u_ethernet_readout_interface/internal_RR_29_0" BEL
        "u_ethernet_readout_interface/internal_RR_29_1" BEL
        "u_ethernet_readout_interface/internal_RR_29_2" BEL
        "u_ethernet_readout_interface/internal_RR_29_3" BEL
        "u_ethernet_readout_interface/internal_RR_29_4" BEL
        "u_ethernet_readout_interface/internal_RR_29_5" BEL
        "u_ethernet_readout_interface/internal_RR_29_6" BEL
        "u_ethernet_readout_interface/internal_RR_29_7" BEL
        "u_ethernet_readout_interface/internal_RR_29_8" BEL
        "u_ethernet_readout_interface/internal_RR_29_9" BEL
        "u_ethernet_readout_interface/internal_RR_29_10" BEL
        "u_ethernet_readout_interface/internal_RR_29_11" BEL
        "u_ethernet_readout_interface/internal_RR_29_12" BEL
        "u_ethernet_readout_interface/internal_RR_29_13" BEL
        "u_ethernet_readout_interface/internal_RR_29_14" BEL
        "u_ethernet_readout_interface/internal_RR_29_15" BEL
        "u_ethernet_readout_interface/internal_RR_28_0" BEL
        "u_ethernet_readout_interface/internal_RR_28_1" BEL
        "u_ethernet_readout_interface/internal_RR_28_2" BEL
        "u_ethernet_readout_interface/internal_RR_28_3" BEL
        "u_ethernet_readout_interface/internal_RR_28_4" BEL
        "u_ethernet_readout_interface/internal_RR_28_5" BEL
        "u_ethernet_readout_interface/internal_RR_28_6" BEL
        "u_ethernet_readout_interface/internal_RR_28_7" BEL
        "u_ethernet_readout_interface/internal_RR_28_8" BEL
        "u_ethernet_readout_interface/internal_RR_28_9" BEL
        "u_ethernet_readout_interface/internal_RR_28_10" BEL
        "u_ethernet_readout_interface/internal_RR_28_11" BEL
        "u_ethernet_readout_interface/internal_RR_28_12" BEL
        "u_ethernet_readout_interface/internal_RR_28_13" BEL
        "u_ethernet_readout_interface/internal_RR_28_14" BEL
        "u_ethernet_readout_interface/internal_RR_28_15" BEL
        "u_ethernet_readout_interface/internal_RR_26_0" BEL
        "u_ethernet_readout_interface/internal_RR_26_1" BEL
        "u_ethernet_readout_interface/internal_RR_26_2" BEL
        "u_ethernet_readout_interface/internal_RR_26_3" BEL
        "u_ethernet_readout_interface/internal_RR_26_4" BEL
        "u_ethernet_readout_interface/internal_RR_26_5" BEL
        "u_ethernet_readout_interface/internal_RR_26_6" BEL
        "u_ethernet_readout_interface/internal_RR_26_7" BEL
        "u_ethernet_readout_interface/internal_RR_26_8" BEL
        "u_ethernet_readout_interface/internal_RR_26_9" BEL
        "u_ethernet_readout_interface/internal_RR_26_10" BEL
        "u_ethernet_readout_interface/internal_RR_26_11" BEL
        "u_ethernet_readout_interface/internal_RR_26_12" BEL
        "u_ethernet_readout_interface/internal_RR_26_13" BEL
        "u_ethernet_readout_interface/internal_RR_26_14" BEL
        "u_ethernet_readout_interface/internal_RR_26_15" BEL
        "u_ethernet_readout_interface/internal_RR_25_0" BEL
        "u_ethernet_readout_interface/internal_RR_25_1" BEL
        "u_ethernet_readout_interface/internal_RR_25_2" BEL
        "u_ethernet_readout_interface/internal_RR_25_3" BEL
        "u_ethernet_readout_interface/internal_RR_25_4" BEL
        "u_ethernet_readout_interface/internal_RR_25_5" BEL
        "u_ethernet_readout_interface/internal_RR_25_6" BEL
        "u_ethernet_readout_interface/internal_RR_25_7" BEL
        "u_ethernet_readout_interface/internal_RR_25_8" BEL
        "u_ethernet_readout_interface/internal_RR_25_9" BEL
        "u_ethernet_readout_interface/internal_RR_25_10" BEL
        "u_ethernet_readout_interface/internal_RR_25_11" BEL
        "u_ethernet_readout_interface/internal_RR_25_12" BEL
        "u_ethernet_readout_interface/internal_RR_25_13" BEL
        "u_ethernet_readout_interface/internal_RR_25_14" BEL
        "u_ethernet_readout_interface/internal_RR_25_15" BEL
        "u_ethernet_readout_interface/internal_RR_24_0" BEL
        "u_ethernet_readout_interface/internal_RR_24_1" BEL
        "u_ethernet_readout_interface/internal_RR_24_2" BEL
        "u_ethernet_readout_interface/internal_RR_24_3" BEL
        "u_ethernet_readout_interface/internal_RR_24_4" BEL
        "u_ethernet_readout_interface/internal_RR_24_5" BEL
        "u_ethernet_readout_interface/internal_RR_24_6" BEL
        "u_ethernet_readout_interface/internal_RR_24_7" BEL
        "u_ethernet_readout_interface/internal_RR_24_8" BEL
        "u_ethernet_readout_interface/internal_RR_24_9" BEL
        "u_ethernet_readout_interface/internal_RR_24_10" BEL
        "u_ethernet_readout_interface/internal_RR_24_11" BEL
        "u_ethernet_readout_interface/internal_RR_24_12" BEL
        "u_ethernet_readout_interface/internal_RR_24_13" BEL
        "u_ethernet_readout_interface/internal_RR_24_14" BEL
        "u_ethernet_readout_interface/internal_RR_24_15" BEL
        "u_ethernet_readout_interface/internal_RR_23_0" BEL
        "u_ethernet_readout_interface/internal_RR_23_1" BEL
        "u_ethernet_readout_interface/internal_RR_23_2" BEL
        "u_ethernet_readout_interface/internal_RR_23_3" BEL
        "u_ethernet_readout_interface/internal_RR_23_4" BEL
        "u_ethernet_readout_interface/internal_RR_23_5" BEL
        "u_ethernet_readout_interface/internal_RR_23_6" BEL
        "u_ethernet_readout_interface/internal_RR_23_7" BEL
        "u_ethernet_readout_interface/internal_RR_23_8" BEL
        "u_ethernet_readout_interface/internal_RR_23_9" BEL
        "u_ethernet_readout_interface/internal_RR_23_10" BEL
        "u_ethernet_readout_interface/internal_RR_23_11" BEL
        "u_ethernet_readout_interface/internal_RR_23_12" BEL
        "u_ethernet_readout_interface/internal_RR_23_13" BEL
        "u_ethernet_readout_interface/internal_RR_23_14" BEL
        "u_ethernet_readout_interface/internal_RR_23_15" BEL
        "u_ethernet_readout_interface/internal_RR_22_0" BEL
        "u_ethernet_readout_interface/internal_RR_22_1" BEL
        "u_ethernet_readout_interface/internal_RR_22_2" BEL
        "u_ethernet_readout_interface/internal_RR_22_3" BEL
        "u_ethernet_readout_interface/internal_RR_22_4" BEL
        "u_ethernet_readout_interface/internal_RR_22_5" BEL
        "u_ethernet_readout_interface/internal_RR_22_6" BEL
        "u_ethernet_readout_interface/internal_RR_22_7" BEL
        "u_ethernet_readout_interface/internal_RR_22_8" BEL
        "u_ethernet_readout_interface/internal_RR_22_9" BEL
        "u_ethernet_readout_interface/internal_RR_22_10" BEL
        "u_ethernet_readout_interface/internal_RR_22_11" BEL
        "u_ethernet_readout_interface/internal_RR_22_12" BEL
        "u_ethernet_readout_interface/internal_RR_22_13" BEL
        "u_ethernet_readout_interface/internal_RR_22_14" BEL
        "u_ethernet_readout_interface/internal_RR_22_15" BEL
        "u_ethernet_readout_interface/internal_RR_21_0" BEL
        "u_ethernet_readout_interface/internal_RR_21_1" BEL
        "u_ethernet_readout_interface/internal_RR_21_2" BEL
        "u_ethernet_readout_interface/internal_RR_21_3" BEL
        "u_ethernet_readout_interface/internal_RR_21_4" BEL
        "u_ethernet_readout_interface/internal_RR_21_5" BEL
        "u_ethernet_readout_interface/internal_RR_21_6" BEL
        "u_ethernet_readout_interface/internal_RR_21_7" BEL
        "u_ethernet_readout_interface/internal_RR_21_8" BEL
        "u_ethernet_readout_interface/internal_RR_21_9" BEL
        "u_ethernet_readout_interface/internal_RR_21_10" BEL
        "u_ethernet_readout_interface/internal_RR_21_11" BEL
        "u_ethernet_readout_interface/internal_RR_21_12" BEL
        "u_ethernet_readout_interface/internal_RR_21_13" BEL
        "u_ethernet_readout_interface/internal_RR_21_14" BEL
        "u_ethernet_readout_interface/internal_RR_21_15" BEL
        "u_ethernet_readout_interface/internal_RR_20_0" BEL
        "u_ethernet_readout_interface/internal_RR_20_1" BEL
        "u_ethernet_readout_interface/internal_RR_20_2" BEL
        "u_ethernet_readout_interface/internal_RR_20_3" BEL
        "u_ethernet_readout_interface/internal_RR_20_4" BEL
        "u_ethernet_readout_interface/internal_RR_20_5" BEL
        "u_ethernet_readout_interface/internal_RR_20_6" BEL
        "u_ethernet_readout_interface/internal_RR_20_7" BEL
        "u_ethernet_readout_interface/internal_RR_20_8" BEL
        "u_ethernet_readout_interface/internal_RR_20_9" BEL
        "u_ethernet_readout_interface/internal_RR_20_10" BEL
        "u_ethernet_readout_interface/internal_RR_20_11" BEL
        "u_ethernet_readout_interface/internal_RR_20_12" BEL
        "u_ethernet_readout_interface/internal_RR_20_13" BEL
        "u_ethernet_readout_interface/internal_RR_20_14" BEL
        "u_ethernet_readout_interface/internal_RR_20_15" BEL
        "u_ethernet_readout_interface/internal_RR_19_0" BEL
        "u_ethernet_readout_interface/internal_RR_19_1" BEL
        "u_ethernet_readout_interface/internal_RR_19_2" BEL
        "u_ethernet_readout_interface/internal_RR_19_3" BEL
        "u_ethernet_readout_interface/internal_RR_19_4" BEL
        "u_ethernet_readout_interface/internal_RR_19_5" BEL
        "u_ethernet_readout_interface/internal_RR_19_6" BEL
        "u_ethernet_readout_interface/internal_RR_19_7" BEL
        "u_ethernet_readout_interface/internal_RR_19_8" BEL
        "u_ethernet_readout_interface/internal_RR_19_9" BEL
        "u_ethernet_readout_interface/internal_RR_19_10" BEL
        "u_ethernet_readout_interface/internal_RR_19_11" BEL
        "u_ethernet_readout_interface/internal_RR_19_12" BEL
        "u_ethernet_readout_interface/internal_RR_19_13" BEL
        "u_ethernet_readout_interface/internal_RR_19_14" BEL
        "u_ethernet_readout_interface/internal_RR_19_15" BEL
        "u_ethernet_readout_interface/internal_RR_18_0" BEL
        "u_ethernet_readout_interface/internal_RR_18_1" BEL
        "u_ethernet_readout_interface/internal_RR_18_2" BEL
        "u_ethernet_readout_interface/internal_RR_18_3" BEL
        "u_ethernet_readout_interface/internal_RR_18_4" BEL
        "u_ethernet_readout_interface/internal_RR_18_5" BEL
        "u_ethernet_readout_interface/internal_RR_18_6" BEL
        "u_ethernet_readout_interface/internal_RR_18_7" BEL
        "u_ethernet_readout_interface/internal_RR_18_8" BEL
        "u_ethernet_readout_interface/internal_RR_18_9" BEL
        "u_ethernet_readout_interface/internal_RR_18_10" BEL
        "u_ethernet_readout_interface/internal_RR_18_11" BEL
        "u_ethernet_readout_interface/internal_RR_18_12" BEL
        "u_ethernet_readout_interface/internal_RR_18_13" BEL
        "u_ethernet_readout_interface/internal_RR_18_14" BEL
        "u_ethernet_readout_interface/internal_RR_18_15" BEL
        "u_ethernet_readout_interface/internal_RR_17_0" BEL
        "u_ethernet_readout_interface/internal_RR_17_1" BEL
        "u_ethernet_readout_interface/internal_RR_17_2" BEL
        "u_ethernet_readout_interface/internal_RR_17_3" BEL
        "u_ethernet_readout_interface/internal_RR_17_4" BEL
        "u_ethernet_readout_interface/internal_RR_17_5" BEL
        "u_ethernet_readout_interface/internal_RR_17_6" BEL
        "u_ethernet_readout_interface/internal_RR_17_7" BEL
        "u_ethernet_readout_interface/internal_RR_17_8" BEL
        "u_ethernet_readout_interface/internal_RR_17_9" BEL
        "u_ethernet_readout_interface/internal_RR_17_10" BEL
        "u_ethernet_readout_interface/internal_RR_17_11" BEL
        "u_ethernet_readout_interface/internal_RR_17_12" BEL
        "u_ethernet_readout_interface/internal_RR_17_13" BEL
        "u_ethernet_readout_interface/internal_RR_17_14" BEL
        "u_ethernet_readout_interface/internal_RR_17_15" BEL
        "u_ethernet_readout_interface/internal_RR_16_0" BEL
        "u_ethernet_readout_interface/internal_RR_16_1" BEL
        "u_ethernet_readout_interface/internal_RR_16_2" BEL
        "u_ethernet_readout_interface/internal_RR_16_3" BEL
        "u_ethernet_readout_interface/internal_RR_16_4" BEL
        "u_ethernet_readout_interface/internal_RR_16_5" BEL
        "u_ethernet_readout_interface/internal_RR_16_6" BEL
        "u_ethernet_readout_interface/internal_RR_16_7" BEL
        "u_ethernet_readout_interface/internal_RR_16_8" BEL
        "u_ethernet_readout_interface/internal_RR_16_9" BEL
        "u_ethernet_readout_interface/internal_RR_16_10" BEL
        "u_ethernet_readout_interface/internal_RR_16_11" BEL
        "u_ethernet_readout_interface/internal_RR_16_12" BEL
        "u_ethernet_readout_interface/internal_RR_16_13" BEL
        "u_ethernet_readout_interface/internal_RR_16_14" BEL
        "u_ethernet_readout_interface/internal_RR_16_15" BEL
        "u_ethernet_readout_interface/internal_RR_15_0" BEL
        "u_ethernet_readout_interface/internal_RR_15_1" BEL
        "u_ethernet_readout_interface/internal_RR_15_2" BEL
        "u_ethernet_readout_interface/internal_RR_15_3" BEL
        "u_ethernet_readout_interface/internal_RR_15_4" BEL
        "u_ethernet_readout_interface/internal_RR_15_5" BEL
        "u_ethernet_readout_interface/internal_RR_15_6" BEL
        "u_ethernet_readout_interface/internal_RR_15_7" BEL
        "u_ethernet_readout_interface/internal_RR_15_8" BEL
        "u_ethernet_readout_interface/internal_RR_15_9" BEL
        "u_ethernet_readout_interface/internal_RR_15_10" BEL
        "u_ethernet_readout_interface/internal_RR_15_11" BEL
        "u_ethernet_readout_interface/internal_RR_15_12" BEL
        "u_ethernet_readout_interface/internal_RR_15_13" BEL
        "u_ethernet_readout_interface/internal_RR_15_14" BEL
        "u_ethernet_readout_interface/internal_RR_15_15" BEL
        "u_ethernet_readout_interface/internal_RR_14_0" BEL
        "u_ethernet_readout_interface/internal_RR_14_1" BEL
        "u_ethernet_readout_interface/internal_RR_14_2" BEL
        "u_ethernet_readout_interface/internal_RR_14_3" BEL
        "u_ethernet_readout_interface/internal_RR_14_4" BEL
        "u_ethernet_readout_interface/internal_RR_14_5" BEL
        "u_ethernet_readout_interface/internal_RR_14_6" BEL
        "u_ethernet_readout_interface/internal_RR_14_7" BEL
        "u_ethernet_readout_interface/internal_RR_14_8" BEL
        "u_ethernet_readout_interface/internal_RR_14_9" BEL
        "u_ethernet_readout_interface/internal_RR_14_10" BEL
        "u_ethernet_readout_interface/internal_RR_14_11" BEL
        "u_ethernet_readout_interface/internal_RR_14_12" BEL
        "u_ethernet_readout_interface/internal_RR_14_13" BEL
        "u_ethernet_readout_interface/internal_RR_14_14" BEL
        "u_ethernet_readout_interface/internal_RR_14_15" BEL
        "u_ethernet_readout_interface/internal_RR_13_0" BEL
        "u_ethernet_readout_interface/internal_RR_13_1" BEL
        "u_ethernet_readout_interface/internal_RR_13_2" BEL
        "u_ethernet_readout_interface/internal_RR_13_3" BEL
        "u_ethernet_readout_interface/internal_RR_13_4" BEL
        "u_ethernet_readout_interface/internal_RR_13_5" BEL
        "u_ethernet_readout_interface/internal_RR_13_6" BEL
        "u_ethernet_readout_interface/internal_RR_13_7" BEL
        "u_ethernet_readout_interface/internal_RR_13_8" BEL
        "u_ethernet_readout_interface/internal_RR_13_9" BEL
        "u_ethernet_readout_interface/internal_RR_13_10" BEL
        "u_ethernet_readout_interface/internal_RR_13_11" BEL
        "u_ethernet_readout_interface/internal_RR_13_12" BEL
        "u_ethernet_readout_interface/internal_RR_13_13" BEL
        "u_ethernet_readout_interface/internal_RR_13_14" BEL
        "u_ethernet_readout_interface/internal_RR_13_15" BEL
        "u_ethernet_readout_interface/internal_RR_12_0" BEL
        "u_ethernet_readout_interface/internal_RR_12_1" BEL
        "u_ethernet_readout_interface/internal_RR_12_2" BEL
        "u_ethernet_readout_interface/internal_RR_12_3" BEL
        "u_ethernet_readout_interface/internal_RR_12_4" BEL
        "u_ethernet_readout_interface/internal_RR_12_5" BEL
        "u_ethernet_readout_interface/internal_RR_12_6" BEL
        "u_ethernet_readout_interface/internal_RR_12_7" BEL
        "u_ethernet_readout_interface/internal_RR_12_8" BEL
        "u_ethernet_readout_interface/internal_RR_12_9" BEL
        "u_ethernet_readout_interface/internal_RR_12_10" BEL
        "u_ethernet_readout_interface/internal_RR_12_11" BEL
        "u_ethernet_readout_interface/internal_RR_12_12" BEL
        "u_ethernet_readout_interface/internal_RR_12_13" BEL
        "u_ethernet_readout_interface/internal_RR_12_14" BEL
        "u_ethernet_readout_interface/internal_RR_12_15" BEL
        "u_ethernet_readout_interface/internal_RR_11_0" BEL
        "u_ethernet_readout_interface/internal_RR_11_1" BEL
        "u_ethernet_readout_interface/internal_RR_11_2" BEL
        "u_ethernet_readout_interface/internal_RR_11_3" BEL
        "u_ethernet_readout_interface/internal_RR_11_4" BEL
        "u_ethernet_readout_interface/internal_RR_11_5" BEL
        "u_ethernet_readout_interface/internal_RR_11_6" BEL
        "u_ethernet_readout_interface/internal_RR_11_7" BEL
        "u_ethernet_readout_interface/internal_RR_11_8" BEL
        "u_ethernet_readout_interface/internal_RR_11_9" BEL
        "u_ethernet_readout_interface/internal_RR_11_10" BEL
        "u_ethernet_readout_interface/internal_RR_11_11" BEL
        "u_ethernet_readout_interface/internal_RR_11_12" BEL
        "u_ethernet_readout_interface/internal_RR_11_13" BEL
        "u_ethernet_readout_interface/internal_RR_11_14" BEL
        "u_ethernet_readout_interface/internal_RR_11_15" BEL
        "u_ethernet_readout_interface/internal_RR_10_0" BEL
        "u_ethernet_readout_interface/internal_RR_10_1" BEL
        "u_ethernet_readout_interface/internal_RR_10_2" BEL
        "u_ethernet_readout_interface/internal_RR_10_3" BEL
        "u_ethernet_readout_interface/internal_RR_10_4" BEL
        "u_ethernet_readout_interface/internal_RR_10_5" BEL
        "u_ethernet_readout_interface/internal_RR_10_6" BEL
        "u_ethernet_readout_interface/internal_RR_10_7" BEL
        "u_ethernet_readout_interface/internal_RR_10_8" BEL
        "u_ethernet_readout_interface/internal_RR_10_9" BEL
        "u_ethernet_readout_interface/internal_RR_10_10" BEL
        "u_ethernet_readout_interface/internal_RR_10_11" BEL
        "u_ethernet_readout_interface/internal_RR_10_12" BEL
        "u_ethernet_readout_interface/internal_RR_10_13" BEL
        "u_ethernet_readout_interface/internal_RR_10_14" BEL
        "u_ethernet_readout_interface/internal_RR_10_15" BEL
        "u_ethernet_readout_interface/internal_RR_9_0" BEL
        "u_ethernet_readout_interface/internal_RR_9_1" BEL
        "u_ethernet_readout_interface/internal_RR_9_2" BEL
        "u_ethernet_readout_interface/internal_RR_9_3" BEL
        "u_ethernet_readout_interface/internal_RR_9_4" BEL
        "u_ethernet_readout_interface/internal_RR_9_5" BEL
        "u_ethernet_readout_interface/internal_RR_9_6" BEL
        "u_ethernet_readout_interface/internal_RR_9_7" BEL
        "u_ethernet_readout_interface/internal_RR_9_8" BEL
        "u_ethernet_readout_interface/internal_RR_9_9" BEL
        "u_ethernet_readout_interface/internal_RR_9_10" BEL
        "u_ethernet_readout_interface/internal_RR_9_11" BEL
        "u_ethernet_readout_interface/internal_RR_9_12" BEL
        "u_ethernet_readout_interface/internal_RR_9_13" BEL
        "u_ethernet_readout_interface/internal_RR_9_14" BEL
        "u_ethernet_readout_interface/internal_RR_9_15" BEL
        "u_ethernet_readout_interface/internal_RR_8_0" BEL
        "u_ethernet_readout_interface/internal_RR_8_1" BEL
        "u_ethernet_readout_interface/internal_RR_8_2" BEL
        "u_ethernet_readout_interface/internal_RR_8_3" BEL
        "u_ethernet_readout_interface/internal_RR_8_4" BEL
        "u_ethernet_readout_interface/internal_RR_8_5" BEL
        "u_ethernet_readout_interface/internal_RR_8_6" BEL
        "u_ethernet_readout_interface/internal_RR_8_7" BEL
        "u_ethernet_readout_interface/internal_RR_8_8" BEL
        "u_ethernet_readout_interface/internal_RR_8_9" BEL
        "u_ethernet_readout_interface/internal_RR_8_10" BEL
        "u_ethernet_readout_interface/internal_RR_8_11" BEL
        "u_ethernet_readout_interface/internal_RR_8_12" BEL
        "u_ethernet_readout_interface/internal_RR_8_13" BEL
        "u_ethernet_readout_interface/internal_RR_8_14" BEL
        "u_ethernet_readout_interface/internal_RR_8_15" BEL
        "u_ethernet_readout_interface/internal_RR_7_0" BEL
        "u_ethernet_readout_interface/internal_RR_7_1" BEL
        "u_ethernet_readout_interface/internal_RR_7_2" BEL
        "u_ethernet_readout_interface/internal_RR_7_3" BEL
        "u_ethernet_readout_interface/internal_RR_7_4" BEL
        "u_ethernet_readout_interface/internal_RR_7_5" BEL
        "u_ethernet_readout_interface/internal_RR_7_6" BEL
        "u_ethernet_readout_interface/internal_RR_7_7" BEL
        "u_ethernet_readout_interface/internal_RR_7_8" BEL
        "u_ethernet_readout_interface/internal_RR_7_9" BEL
        "u_ethernet_readout_interface/internal_RR_7_10" BEL
        "u_ethernet_readout_interface/internal_RR_7_11" BEL
        "u_ethernet_readout_interface/internal_RR_7_12" BEL
        "u_ethernet_readout_interface/internal_RR_7_13" BEL
        "u_ethernet_readout_interface/internal_RR_7_14" BEL
        "u_ethernet_readout_interface/internal_RR_7_15" BEL
        "u_ethernet_readout_interface/internal_RR_6_0" BEL
        "u_ethernet_readout_interface/internal_RR_6_1" BEL
        "u_ethernet_readout_interface/internal_RR_6_2" BEL
        "u_ethernet_readout_interface/internal_RR_6_3" BEL
        "u_ethernet_readout_interface/internal_RR_6_4" BEL
        "u_ethernet_readout_interface/internal_RR_6_5" BEL
        "u_ethernet_readout_interface/internal_RR_6_6" BEL
        "u_ethernet_readout_interface/internal_RR_6_7" BEL
        "u_ethernet_readout_interface/internal_RR_6_8" BEL
        "u_ethernet_readout_interface/internal_RR_6_9" BEL
        "u_ethernet_readout_interface/internal_RR_6_10" BEL
        "u_ethernet_readout_interface/internal_RR_6_11" BEL
        "u_ethernet_readout_interface/internal_RR_6_12" BEL
        "u_ethernet_readout_interface/internal_RR_6_13" BEL
        "u_ethernet_readout_interface/internal_RR_6_14" BEL
        "u_ethernet_readout_interface/internal_RR_6_15" BEL
        "u_ethernet_readout_interface/internal_RR_5_0" BEL
        "u_ethernet_readout_interface/internal_RR_5_1" BEL
        "u_ethernet_readout_interface/internal_RR_5_2" BEL
        "u_ethernet_readout_interface/internal_RR_5_3" BEL
        "u_ethernet_readout_interface/internal_RR_5_4" BEL
        "u_ethernet_readout_interface/internal_RR_5_5" BEL
        "u_ethernet_readout_interface/internal_RR_5_6" BEL
        "u_ethernet_readout_interface/internal_RR_5_7" BEL
        "u_ethernet_readout_interface/internal_RR_5_8" BEL
        "u_ethernet_readout_interface/internal_RR_5_9" BEL
        "u_ethernet_readout_interface/internal_RR_5_10" BEL
        "u_ethernet_readout_interface/internal_RR_5_11" BEL
        "u_ethernet_readout_interface/internal_RR_5_12" BEL
        "u_ethernet_readout_interface/internal_RR_5_13" BEL
        "u_ethernet_readout_interface/internal_RR_5_14" BEL
        "u_ethernet_readout_interface/internal_RR_5_15" BEL
        "u_ethernet_readout_interface/internal_RR_4_0" BEL
        "u_ethernet_readout_interface/internal_RR_4_1" BEL
        "u_ethernet_readout_interface/internal_RR_4_2" BEL
        "u_ethernet_readout_interface/internal_RR_4_3" BEL
        "u_ethernet_readout_interface/internal_RR_4_4" BEL
        "u_ethernet_readout_interface/internal_RR_4_5" BEL
        "u_ethernet_readout_interface/internal_RR_4_6" BEL
        "u_ethernet_readout_interface/internal_RR_4_7" BEL
        "u_ethernet_readout_interface/internal_RR_4_8" BEL
        "u_ethernet_readout_interface/internal_RR_4_9" BEL
        "u_ethernet_readout_interface/internal_RR_4_10" BEL
        "u_ethernet_readout_interface/internal_RR_4_11" BEL
        "u_ethernet_readout_interface/internal_RR_4_12" BEL
        "u_ethernet_readout_interface/internal_RR_4_13" BEL
        "u_ethernet_readout_interface/internal_RR_4_14" BEL
        "u_ethernet_readout_interface/internal_RR_4_15" BEL
        "u_ethernet_readout_interface/internal_RR_3_0" BEL
        "u_ethernet_readout_interface/internal_RR_3_1" BEL
        "u_ethernet_readout_interface/internal_RR_3_2" BEL
        "u_ethernet_readout_interface/internal_RR_3_3" BEL
        "u_ethernet_readout_interface/internal_RR_3_4" BEL
        "u_ethernet_readout_interface/internal_RR_3_5" BEL
        "u_ethernet_readout_interface/internal_RR_3_6" BEL
        "u_ethernet_readout_interface/internal_RR_3_7" BEL
        "u_ethernet_readout_interface/internal_RR_3_8" BEL
        "u_ethernet_readout_interface/internal_RR_3_9" BEL
        "u_ethernet_readout_interface/internal_RR_3_10" BEL
        "u_ethernet_readout_interface/internal_RR_3_11" BEL
        "u_ethernet_readout_interface/internal_RR_3_12" BEL
        "u_ethernet_readout_interface/internal_RR_3_13" BEL
        "u_ethernet_readout_interface/internal_RR_3_14" BEL
        "u_ethernet_readout_interface/internal_RR_3_15" BEL
        "u_ethernet_readout_interface/internal_RR_2_0" BEL
        "u_ethernet_readout_interface/internal_RR_2_1" BEL
        "u_ethernet_readout_interface/internal_RR_2_2" BEL
        "u_ethernet_readout_interface/internal_RR_2_3" BEL
        "u_ethernet_readout_interface/internal_RR_2_4" BEL
        "u_ethernet_readout_interface/internal_RR_2_5" BEL
        "u_ethernet_readout_interface/internal_RR_2_6" BEL
        "u_ethernet_readout_interface/internal_RR_2_7" BEL
        "u_ethernet_readout_interface/internal_RR_2_8" BEL
        "u_ethernet_readout_interface/internal_RR_2_9" BEL
        "u_ethernet_readout_interface/internal_RR_2_10" BEL
        "u_ethernet_readout_interface/internal_RR_2_11" BEL
        "u_ethernet_readout_interface/internal_RR_2_12" BEL
        "u_ethernet_readout_interface/internal_RR_2_13" BEL
        "u_ethernet_readout_interface/internal_RR_2_14" BEL
        "u_ethernet_readout_interface/internal_RR_2_15" BEL
        "u_ethernet_readout_interface/internal_RR_1_0" BEL
        "u_ethernet_readout_interface/internal_RR_1_1" BEL
        "u_ethernet_readout_interface/internal_RR_1_2" BEL
        "u_ethernet_readout_interface/internal_RR_1_3" BEL
        "u_ethernet_readout_interface/internal_RR_1_4" BEL
        "u_ethernet_readout_interface/internal_RR_1_5" BEL
        "u_ethernet_readout_interface/internal_RR_1_6" BEL
        "u_ethernet_readout_interface/internal_RR_1_7" BEL
        "u_ethernet_readout_interface/internal_RR_1_8" BEL
        "u_ethernet_readout_interface/internal_RR_1_9" BEL
        "u_ethernet_readout_interface/internal_RR_1_10" BEL
        "u_ethernet_readout_interface/internal_RR_1_11" BEL
        "u_ethernet_readout_interface/internal_RR_1_12" BEL
        "u_ethernet_readout_interface/internal_RR_1_13" BEL
        "u_ethernet_readout_interface/internal_RR_1_14" BEL
        "u_ethernet_readout_interface/internal_RR_1_15" BEL
        "u_ethernet_readout_interface/internal_RR_0_0" BEL
        "u_ethernet_readout_interface/internal_RR_0_1" BEL
        "u_ethernet_readout_interface/internal_RR_0_2" BEL
        "u_ethernet_readout_interface/internal_RR_0_3" BEL
        "u_ethernet_readout_interface/internal_RR_0_4" BEL
        "u_ethernet_readout_interface/internal_RR_0_5" BEL
        "u_ethernet_readout_interface/internal_RR_0_6" BEL
        "u_ethernet_readout_interface/internal_RR_0_7" BEL
        "u_ethernet_readout_interface/internal_RR_0_8" BEL
        "u_ethernet_readout_interface/internal_RR_0_9" BEL
        "u_ethernet_readout_interface/internal_RR_0_10" BEL
        "u_ethernet_readout_interface/internal_RR_0_11" BEL
        "u_ethernet_readout_interface/internal_RR_0_12" BEL
        "u_ethernet_readout_interface/internal_RR_0_13" BEL
        "u_ethernet_readout_interface/internal_RR_0_14" BEL
        "u_ethernet_readout_interface/internal_RR_0_15" BEL
        "u_ethernet_readout_interface/mppc_dac_busy_i" BEL
        "u_ethernet_readout_interface/tx_dac_busy_i" BEL
        "u_ethernet_readout_interface/clk_en_cal" BEL
        "u_ethernet_readout_interface/stat_cnt_end_0" BEL
        "u_ethernet_readout_interface/stat_cnt_end_1" BEL
        "u_ethernet_readout_interface/stat_cnt_end_2" BEL
        "u_ethernet_readout_interface/stat_cnt_end_3" BEL
        "u_ethernet_readout_interface/stat_cnt_end_4" BEL
        "u_ethernet_readout_interface/stat_cnt_end_5" BEL
        "u_ethernet_readout_interface/stat_cnt_end_6" BEL
        "u_ethernet_readout_interface/stat_cnt_end_7" BEL
        "u_ethernet_readout_interface/scalers_max_9_0" BEL
        "u_ethernet_readout_interface/scalers_max_9_1" BEL
        "u_ethernet_readout_interface/scalers_max_9_2" BEL
        "u_ethernet_readout_interface/scalers_max_9_3" BEL
        "u_ethernet_readout_interface/scalers_max_9_4" BEL
        "u_ethernet_readout_interface/scalers_max_9_5" BEL
        "u_ethernet_readout_interface/scalers_max_9_6" BEL
        "u_ethernet_readout_interface/scalers_max_9_7" BEL
        "u_ethernet_readout_interface/scalers_max_9_8" BEL
        "u_ethernet_readout_interface/scalers_max_9_9" BEL
        "u_ethernet_readout_interface/scalers_max_9_10" BEL
        "u_ethernet_readout_interface/scalers_max_9_11" BEL
        "u_ethernet_readout_interface/scalers_max_9_12" BEL
        "u_ethernet_readout_interface/scalers_max_9_13" BEL
        "u_ethernet_readout_interface/scalers_max_9_14" BEL
        "u_ethernet_readout_interface/scalers_max_9_15" BEL
        "u_ethernet_readout_interface/scalers_max_9_16" BEL
        "u_ethernet_readout_interface/scalers_max_9_17" BEL
        "u_ethernet_readout_interface/scalers_max_9_18" BEL
        "u_ethernet_readout_interface/scalers_max_9_19" BEL
        "u_ethernet_readout_interface/scalers_max_9_20" BEL
        "u_ethernet_readout_interface/scalers_max_9_21" BEL
        "u_ethernet_readout_interface/scalers_max_9_22" BEL
        "u_ethernet_readout_interface/scalers_max_9_23" BEL
        "u_ethernet_readout_interface/scalers_max_9_24" BEL
        "u_ethernet_readout_interface/scalers_max_9_25" BEL
        "u_ethernet_readout_interface/scalers_max_9_26" BEL
        "u_ethernet_readout_interface/scalers_max_9_27" BEL
        "u_ethernet_readout_interface/scalers_max_9_28" BEL
        "u_ethernet_readout_interface/scalers_max_9_29" BEL
        "u_ethernet_readout_interface/scalers_max_9_30" BEL
        "u_ethernet_readout_interface/scalers_max_9_31" BEL
        "u_ethernet_readout_interface/scalers_max_8_0" BEL
        "u_ethernet_readout_interface/scalers_max_8_1" BEL
        "u_ethernet_readout_interface/scalers_max_8_2" BEL
        "u_ethernet_readout_interface/scalers_max_8_3" BEL
        "u_ethernet_readout_interface/scalers_max_8_4" BEL
        "u_ethernet_readout_interface/scalers_max_8_5" BEL
        "u_ethernet_readout_interface/scalers_max_8_6" BEL
        "u_ethernet_readout_interface/scalers_max_8_7" BEL
        "u_ethernet_readout_interface/scalers_max_8_8" BEL
        "u_ethernet_readout_interface/scalers_max_8_9" BEL
        "u_ethernet_readout_interface/scalers_max_8_10" BEL
        "u_ethernet_readout_interface/scalers_max_8_11" BEL
        "u_ethernet_readout_interface/scalers_max_8_12" BEL
        "u_ethernet_readout_interface/scalers_max_8_13" BEL
        "u_ethernet_readout_interface/scalers_max_8_14" BEL
        "u_ethernet_readout_interface/scalers_max_8_15" BEL
        "u_ethernet_readout_interface/scalers_max_8_16" BEL
        "u_ethernet_readout_interface/scalers_max_8_17" BEL
        "u_ethernet_readout_interface/scalers_max_8_18" BEL
        "u_ethernet_readout_interface/scalers_max_8_19" BEL
        "u_ethernet_readout_interface/scalers_max_8_20" BEL
        "u_ethernet_readout_interface/scalers_max_8_21" BEL
        "u_ethernet_readout_interface/scalers_max_8_22" BEL
        "u_ethernet_readout_interface/scalers_max_8_23" BEL
        "u_ethernet_readout_interface/scalers_max_8_24" BEL
        "u_ethernet_readout_interface/scalers_max_8_25" BEL
        "u_ethernet_readout_interface/scalers_max_8_26" BEL
        "u_ethernet_readout_interface/scalers_max_8_27" BEL
        "u_ethernet_readout_interface/scalers_max_8_28" BEL
        "u_ethernet_readout_interface/scalers_max_8_29" BEL
        "u_ethernet_readout_interface/scalers_max_8_30" BEL
        "u_ethernet_readout_interface/scalers_max_7_0" BEL
        "u_ethernet_readout_interface/scalers_max_7_1" BEL
        "u_ethernet_readout_interface/scalers_max_7_2" BEL
        "u_ethernet_readout_interface/scalers_max_7_3" BEL
        "u_ethernet_readout_interface/scalers_max_7_4" BEL
        "u_ethernet_readout_interface/scalers_max_7_5" BEL
        "u_ethernet_readout_interface/scalers_max_7_6" BEL
        "u_ethernet_readout_interface/scalers_max_7_7" BEL
        "u_ethernet_readout_interface/scalers_max_7_8" BEL
        "u_ethernet_readout_interface/scalers_max_7_9" BEL
        "u_ethernet_readout_interface/scalers_max_7_10" BEL
        "u_ethernet_readout_interface/scalers_max_7_11" BEL
        "u_ethernet_readout_interface/scalers_max_7_12" BEL
        "u_ethernet_readout_interface/scalers_max_7_13" BEL
        "u_ethernet_readout_interface/scalers_max_7_14" BEL
        "u_ethernet_readout_interface/scalers_max_7_15" BEL
        "u_ethernet_readout_interface/scalers_max_7_16" BEL
        "u_ethernet_readout_interface/scalers_max_7_17" BEL
        "u_ethernet_readout_interface/scalers_max_7_18" BEL
        "u_ethernet_readout_interface/scalers_max_7_19" BEL
        "u_ethernet_readout_interface/scalers_max_7_20" BEL
        "u_ethernet_readout_interface/scalers_max_7_21" BEL
        "u_ethernet_readout_interface/scalers_max_7_22" BEL
        "u_ethernet_readout_interface/scalers_max_7_23" BEL
        "u_ethernet_readout_interface/scalers_max_7_24" BEL
        "u_ethernet_readout_interface/scalers_max_7_25" BEL
        "u_ethernet_readout_interface/scalers_max_7_26" BEL
        "u_ethernet_readout_interface/scalers_max_7_27" BEL
        "u_ethernet_readout_interface/scalers_max_7_28" BEL
        "u_ethernet_readout_interface/scalers_max_7_29" BEL
        "u_ethernet_readout_interface/scalers_max_7_30" BEL
        "u_ethernet_readout_interface/scalers_max_6_0" BEL
        "u_ethernet_readout_interface/scalers_max_6_1" BEL
        "u_ethernet_readout_interface/scalers_max_6_2" BEL
        "u_ethernet_readout_interface/scalers_max_6_3" BEL
        "u_ethernet_readout_interface/scalers_max_6_4" BEL
        "u_ethernet_readout_interface/scalers_max_6_5" BEL
        "u_ethernet_readout_interface/scalers_max_6_6" BEL
        "u_ethernet_readout_interface/scalers_max_6_7" BEL
        "u_ethernet_readout_interface/scalers_max_6_8" BEL
        "u_ethernet_readout_interface/scalers_max_6_9" BEL
        "u_ethernet_readout_interface/scalers_max_6_10" BEL
        "u_ethernet_readout_interface/scalers_max_6_11" BEL
        "u_ethernet_readout_interface/scalers_max_6_12" BEL
        "u_ethernet_readout_interface/scalers_max_6_13" BEL
        "u_ethernet_readout_interface/scalers_max_6_14" BEL
        "u_ethernet_readout_interface/scalers_max_6_15" BEL
        "u_ethernet_readout_interface/scalers_max_6_16" BEL
        "u_ethernet_readout_interface/scalers_max_6_17" BEL
        "u_ethernet_readout_interface/scalers_max_6_18" BEL
        "u_ethernet_readout_interface/scalers_max_6_19" BEL
        "u_ethernet_readout_interface/scalers_max_6_20" BEL
        "u_ethernet_readout_interface/scalers_max_6_21" BEL
        "u_ethernet_readout_interface/scalers_max_6_22" BEL
        "u_ethernet_readout_interface/scalers_max_6_23" BEL
        "u_ethernet_readout_interface/scalers_max_6_24" BEL
        "u_ethernet_readout_interface/scalers_max_6_25" BEL
        "u_ethernet_readout_interface/scalers_max_6_26" BEL
        "u_ethernet_readout_interface/scalers_max_6_27" BEL
        "u_ethernet_readout_interface/scalers_max_6_28" BEL
        "u_ethernet_readout_interface/scalers_max_6_29" BEL
        "u_ethernet_readout_interface/scalers_max_6_30" BEL
        "u_ethernet_readout_interface/scalers_max_5_0" BEL
        "u_ethernet_readout_interface/scalers_max_5_1" BEL
        "u_ethernet_readout_interface/scalers_max_5_2" BEL
        "u_ethernet_readout_interface/scalers_max_5_3" BEL
        "u_ethernet_readout_interface/scalers_max_5_4" BEL
        "u_ethernet_readout_interface/scalers_max_5_5" BEL
        "u_ethernet_readout_interface/scalers_max_5_6" BEL
        "u_ethernet_readout_interface/scalers_max_5_7" BEL
        "u_ethernet_readout_interface/scalers_max_5_8" BEL
        "u_ethernet_readout_interface/scalers_max_5_9" BEL
        "u_ethernet_readout_interface/scalers_max_5_10" BEL
        "u_ethernet_readout_interface/scalers_max_5_11" BEL
        "u_ethernet_readout_interface/scalers_max_5_12" BEL
        "u_ethernet_readout_interface/scalers_max_5_13" BEL
        "u_ethernet_readout_interface/scalers_max_5_14" BEL
        "u_ethernet_readout_interface/scalers_max_5_15" BEL
        "u_ethernet_readout_interface/scalers_max_5_16" BEL
        "u_ethernet_readout_interface/scalers_max_5_17" BEL
        "u_ethernet_readout_interface/scalers_max_5_18" BEL
        "u_ethernet_readout_interface/scalers_max_5_19" BEL
        "u_ethernet_readout_interface/scalers_max_5_20" BEL
        "u_ethernet_readout_interface/scalers_max_5_21" BEL
        "u_ethernet_readout_interface/scalers_max_5_22" BEL
        "u_ethernet_readout_interface/scalers_max_5_23" BEL
        "u_ethernet_readout_interface/scalers_max_5_24" BEL
        "u_ethernet_readout_interface/scalers_max_5_25" BEL
        "u_ethernet_readout_interface/scalers_max_5_26" BEL
        "u_ethernet_readout_interface/scalers_max_5_27" BEL
        "u_ethernet_readout_interface/scalers_max_5_28" BEL
        "u_ethernet_readout_interface/scalers_max_5_29" BEL
        "u_ethernet_readout_interface/scalers_max_5_30" BEL
        "u_ethernet_readout_interface/scalers_max_4_0" BEL
        "u_ethernet_readout_interface/scalers_max_4_1" BEL
        "u_ethernet_readout_interface/scalers_max_4_2" BEL
        "u_ethernet_readout_interface/scalers_max_4_3" BEL
        "u_ethernet_readout_interface/scalers_max_4_4" BEL
        "u_ethernet_readout_interface/scalers_max_4_5" BEL
        "u_ethernet_readout_interface/scalers_max_4_6" BEL
        "u_ethernet_readout_interface/scalers_max_4_7" BEL
        "u_ethernet_readout_interface/scalers_max_4_8" BEL
        "u_ethernet_readout_interface/scalers_max_4_9" BEL
        "u_ethernet_readout_interface/scalers_max_4_10" BEL
        "u_ethernet_readout_interface/scalers_max_4_11" BEL
        "u_ethernet_readout_interface/scalers_max_4_12" BEL
        "u_ethernet_readout_interface/scalers_max_4_13" BEL
        "u_ethernet_readout_interface/scalers_max_4_14" BEL
        "u_ethernet_readout_interface/scalers_max_4_15" BEL
        "u_ethernet_readout_interface/scalers_max_4_16" BEL
        "u_ethernet_readout_interface/scalers_max_4_17" BEL
        "u_ethernet_readout_interface/scalers_max_4_18" BEL
        "u_ethernet_readout_interface/scalers_max_4_19" BEL
        "u_ethernet_readout_interface/scalers_max_4_20" BEL
        "u_ethernet_readout_interface/scalers_max_4_21" BEL
        "u_ethernet_readout_interface/scalers_max_4_22" BEL
        "u_ethernet_readout_interface/scalers_max_4_23" BEL
        "u_ethernet_readout_interface/scalers_max_4_24" BEL
        "u_ethernet_readout_interface/scalers_max_4_25" BEL
        "u_ethernet_readout_interface/scalers_max_4_26" BEL
        "u_ethernet_readout_interface/scalers_max_4_27" BEL
        "u_ethernet_readout_interface/scalers_max_4_28" BEL
        "u_ethernet_readout_interface/scalers_max_4_29" BEL
        "u_ethernet_readout_interface/scalers_max_4_30" BEL
        "u_ethernet_readout_interface/scalers_max_1_0" BEL
        "u_ethernet_readout_interface/scalers_max_1_1" BEL
        "u_ethernet_readout_interface/scalers_max_1_2" BEL
        "u_ethernet_readout_interface/scalers_max_1_3" BEL
        "u_ethernet_readout_interface/scalers_max_1_4" BEL
        "u_ethernet_readout_interface/scalers_max_1_5" BEL
        "u_ethernet_readout_interface/scalers_max_1_6" BEL
        "u_ethernet_readout_interface/scalers_max_1_7" BEL
        "u_ethernet_readout_interface/scalers_max_1_8" BEL
        "u_ethernet_readout_interface/scalers_max_1_9" BEL
        "u_ethernet_readout_interface/scalers_max_1_10" BEL
        "u_ethernet_readout_interface/scalers_max_1_11" BEL
        "u_ethernet_readout_interface/scalers_max_1_12" BEL
        "u_ethernet_readout_interface/scalers_max_1_13" BEL
        "u_ethernet_readout_interface/scalers_max_1_14" BEL
        "u_ethernet_readout_interface/scalers_max_1_15" BEL
        "u_ethernet_readout_interface/scalers_max_1_16" BEL
        "u_ethernet_readout_interface/scalers_max_1_17" BEL
        "u_ethernet_readout_interface/scalers_max_1_18" BEL
        "u_ethernet_readout_interface/scalers_max_1_19" BEL
        "u_ethernet_readout_interface/scalers_max_1_20" BEL
        "u_ethernet_readout_interface/scalers_max_1_21" BEL
        "u_ethernet_readout_interface/scalers_max_1_22" BEL
        "u_ethernet_readout_interface/scalers_max_1_23" BEL
        "u_ethernet_readout_interface/scalers_max_1_24" BEL
        "u_ethernet_readout_interface/scalers_max_1_25" BEL
        "u_ethernet_readout_interface/scalers_max_1_26" BEL
        "u_ethernet_readout_interface/scalers_max_1_27" BEL
        "u_ethernet_readout_interface/scalers_max_1_28" BEL
        "u_ethernet_readout_interface/scalers_max_1_29" BEL
        "u_ethernet_readout_interface/scalers_max_1_30" BEL
        "u_ethernet_readout_interface/scalers_max_3_0" BEL
        "u_ethernet_readout_interface/scalers_max_3_1" BEL
        "u_ethernet_readout_interface/scalers_max_3_2" BEL
        "u_ethernet_readout_interface/scalers_max_3_3" BEL
        "u_ethernet_readout_interface/scalers_max_3_4" BEL
        "u_ethernet_readout_interface/scalers_max_3_5" BEL
        "u_ethernet_readout_interface/scalers_max_3_6" BEL
        "u_ethernet_readout_interface/scalers_max_3_7" BEL
        "u_ethernet_readout_interface/scalers_max_3_8" BEL
        "u_ethernet_readout_interface/scalers_max_3_9" BEL
        "u_ethernet_readout_interface/scalers_max_3_10" BEL
        "u_ethernet_readout_interface/scalers_max_3_11" BEL
        "u_ethernet_readout_interface/scalers_max_3_12" BEL
        "u_ethernet_readout_interface/scalers_max_3_13" BEL
        "u_ethernet_readout_interface/scalers_max_3_14" BEL
        "u_ethernet_readout_interface/scalers_max_3_15" BEL
        "u_ethernet_readout_interface/scalers_max_3_16" BEL
        "u_ethernet_readout_interface/scalers_max_3_17" BEL
        "u_ethernet_readout_interface/scalers_max_3_18" BEL
        "u_ethernet_readout_interface/scalers_max_3_19" BEL
        "u_ethernet_readout_interface/scalers_max_3_20" BEL
        "u_ethernet_readout_interface/scalers_max_3_21" BEL
        "u_ethernet_readout_interface/scalers_max_3_22" BEL
        "u_ethernet_readout_interface/scalers_max_3_23" BEL
        "u_ethernet_readout_interface/scalers_max_3_24" BEL
        "u_ethernet_readout_interface/scalers_max_3_25" BEL
        "u_ethernet_readout_interface/scalers_max_3_26" BEL
        "u_ethernet_readout_interface/scalers_max_3_27" BEL
        "u_ethernet_readout_interface/scalers_max_3_28" BEL
        "u_ethernet_readout_interface/scalers_max_3_29" BEL
        "u_ethernet_readout_interface/scalers_max_3_30" BEL
        "u_ethernet_readout_interface/scalers_max_2_0" BEL
        "u_ethernet_readout_interface/scalers_max_2_1" BEL
        "u_ethernet_readout_interface/scalers_max_2_2" BEL
        "u_ethernet_readout_interface/scalers_max_2_3" BEL
        "u_ethernet_readout_interface/scalers_max_2_4" BEL
        "u_ethernet_readout_interface/scalers_max_2_5" BEL
        "u_ethernet_readout_interface/scalers_max_2_6" BEL
        "u_ethernet_readout_interface/scalers_max_2_7" BEL
        "u_ethernet_readout_interface/scalers_max_2_8" BEL
        "u_ethernet_readout_interface/scalers_max_2_9" BEL
        "u_ethernet_readout_interface/scalers_max_2_10" BEL
        "u_ethernet_readout_interface/scalers_max_2_11" BEL
        "u_ethernet_readout_interface/scalers_max_2_12" BEL
        "u_ethernet_readout_interface/scalers_max_2_13" BEL
        "u_ethernet_readout_interface/scalers_max_2_14" BEL
        "u_ethernet_readout_interface/scalers_max_2_15" BEL
        "u_ethernet_readout_interface/scalers_max_2_16" BEL
        "u_ethernet_readout_interface/scalers_max_2_17" BEL
        "u_ethernet_readout_interface/scalers_max_2_18" BEL
        "u_ethernet_readout_interface/scalers_max_2_19" BEL
        "u_ethernet_readout_interface/scalers_max_2_20" BEL
        "u_ethernet_readout_interface/scalers_max_2_21" BEL
        "u_ethernet_readout_interface/scalers_max_2_22" BEL
        "u_ethernet_readout_interface/scalers_max_2_23" BEL
        "u_ethernet_readout_interface/scalers_max_2_24" BEL
        "u_ethernet_readout_interface/scalers_max_2_25" BEL
        "u_ethernet_readout_interface/scalers_max_2_26" BEL
        "u_ethernet_readout_interface/scalers_max_2_27" BEL
        "u_ethernet_readout_interface/scalers_max_2_28" BEL
        "u_ethernet_readout_interface/scalers_max_2_29" BEL
        "u_ethernet_readout_interface/scalers_max_2_30" BEL
        "u_ethernet_readout_interface/scalers_max_0_0" BEL
        "u_ethernet_readout_interface/scalers_max_0_1" BEL
        "u_ethernet_readout_interface/scalers_max_0_2" BEL
        "u_ethernet_readout_interface/scalers_max_0_3" BEL
        "u_ethernet_readout_interface/scalers_max_0_4" BEL
        "u_ethernet_readout_interface/scalers_max_0_5" BEL
        "u_ethernet_readout_interface/scalers_max_0_6" BEL
        "u_ethernet_readout_interface/scalers_max_0_7" BEL
        "u_ethernet_readout_interface/scalers_max_0_8" BEL
        "u_ethernet_readout_interface/scalers_max_0_9" BEL
        "u_ethernet_readout_interface/scalers_max_0_10" BEL
        "u_ethernet_readout_interface/scalers_max_0_11" BEL
        "u_ethernet_readout_interface/scalers_max_0_12" BEL
        "u_ethernet_readout_interface/scalers_max_0_13" BEL
        "u_ethernet_readout_interface/scalers_max_0_14" BEL
        "u_ethernet_readout_interface/scalers_max_0_15" BEL
        "u_ethernet_readout_interface/scalers_max_0_16" BEL
        "u_ethernet_readout_interface/scalers_max_0_17" BEL
        "u_ethernet_readout_interface/scalers_max_0_18" BEL
        "u_ethernet_readout_interface/scalers_max_0_19" BEL
        "u_ethernet_readout_interface/scalers_max_0_20" BEL
        "u_ethernet_readout_interface/scalers_max_0_21" BEL
        "u_ethernet_readout_interface/scalers_max_0_22" BEL
        "u_ethernet_readout_interface/scalers_max_0_23" BEL
        "u_ethernet_readout_interface/scalers_max_0_24" BEL
        "u_ethernet_readout_interface/scalers_max_0_25" BEL
        "u_ethernet_readout_interface/scalers_max_0_26" BEL
        "u_ethernet_readout_interface/scalers_max_0_27" BEL
        "u_ethernet_readout_interface/scalers_max_0_28" BEL
        "u_ethernet_readout_interface/scalers_max_0_29" BEL
        "u_ethernet_readout_interface/scalers_max_0_30" BEL
        "u_ethernet_readout_interface/calfill_type" BEL
        "u_ethernet_readout_interface/calfill_mode_1" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_0" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_1" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_2" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_3" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_4" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_5" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_6" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_7" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_8" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_9" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_10" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_11" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_12" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_13" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_14" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_15" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_16" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_17" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_18" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_19" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_20" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_21" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_22" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_23" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_24" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_25" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_26" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_27" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_28" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_29" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_30" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_31" BEL
        "u_ethernet_readout_interface/calfill_start01_0" BEL
        "u_ethernet_readout_interface/calfill_start01_1" BEL
        "u_ethernet_readout_interface/calfill_ch_mask_1" BEL
        "u_ethernet_readout_interface/cal_cur_TH_1" BEL
        "u_ethernet_readout_interface/cal_cur_TH_2" BEL
        "u_ethernet_readout_interface/cal_cur_TH_3" BEL
        "u_ethernet_readout_interface/cal_cur_TH_4" BEL
        "u_ethernet_readout_interface/cal_cur_TH_5" BEL
        "u_ethernet_readout_interface/cal_cur_TH_6" BEL
        "u_ethernet_readout_interface/cal_cur_TH_7" BEL
        "u_ethernet_readout_interface/cal_cur_TH_8" BEL
        "u_ethernet_readout_interface/cal_cur_TH_9" BEL
        "u_ethernet_readout_interface/cal_cur_TH_10" BEL
        "u_ethernet_readout_interface/cal_cur_TH_11" BEL
        "u_ethernet_readout_interface/_o44829_1" BEL
        "u_ethernet_readout_interface/_o44829_2" BEL
        "u_ethernet_readout_interface/_o44829_3" BEL
        "u_ethernet_readout_interface/_o44829_4" BEL
        "u_ethernet_readout_interface/_o44829_5" BEL
        "u_ethernet_readout_interface/_o44829_6" BEL
        "u_ethernet_readout_interface/_o44829_7" BEL
        "u_ethernet_readout_interface/_o44829_8" BEL
        "u_ethernet_readout_interface/_o44829_9" BEL
        "u_ethernet_readout_interface/_o44829_10" BEL
        "u_ethernet_readout_interface/_o44829_11" BEL
        "u_ethernet_readout_interface/_o45053_1" BEL
        "u_ethernet_readout_interface/_o45053_2" BEL
        "u_ethernet_readout_interface/_o45053_3" BEL
        "u_ethernet_readout_interface/_o45053_4" BEL
        "u_ethernet_readout_interface/_o45053_5" BEL
        "u_ethernet_readout_interface/_o45053_6" BEL
        "u_ethernet_readout_interface/_o45053_7" BEL
        "u_ethernet_readout_interface/_o45053_8" BEL
        "u_ethernet_readout_interface/_o45053_9" BEL
        "u_ethernet_readout_interface/_o45053_10" BEL
        "u_ethernet_readout_interface/_o45053_11" BEL
        "u_ethernet_readout_interface/_o45277_1" BEL
        "u_ethernet_readout_interface/_o45277_2" BEL
        "u_ethernet_readout_interface/_o45277_3" BEL
        "u_ethernet_readout_interface/_o45277_4" BEL
        "u_ethernet_readout_interface/_o45277_5" BEL
        "u_ethernet_readout_interface/_o45277_6" BEL
        "u_ethernet_readout_interface/_o45277_7" BEL
        "u_ethernet_readout_interface/_o45277_8" BEL
        "u_ethernet_readout_interface/_o45277_9" BEL
        "u_ethernet_readout_interface/_o45277_10" BEL
        "u_ethernet_readout_interface/_o45277_11" BEL
        "u_ethernet_readout_interface/_o45501_1" BEL
        "u_ethernet_readout_interface/_o45501_2" BEL
        "u_ethernet_readout_interface/_o45501_3" BEL
        "u_ethernet_readout_interface/_o45501_4" BEL
        "u_ethernet_readout_interface/_o45501_5" BEL
        "u_ethernet_readout_interface/_o45501_6" BEL
        "u_ethernet_readout_interface/_o45501_7" BEL
        "u_ethernet_readout_interface/_o45501_8" BEL
        "u_ethernet_readout_interface/_o45501_9" BEL
        "u_ethernet_readout_interface/_o45501_10" BEL
        "u_ethernet_readout_interface/_o45501_11" BEL
        "u_ethernet_readout_interface/_o45725_1" BEL
        "u_ethernet_readout_interface/_o45725_2" BEL
        "u_ethernet_readout_interface/_o45725_3" BEL
        "u_ethernet_readout_interface/_o45725_4" BEL
        "u_ethernet_readout_interface/_o45725_5" BEL
        "u_ethernet_readout_interface/_o45725_6" BEL
        "u_ethernet_readout_interface/_o45725_7" BEL
        "u_ethernet_readout_interface/_o45725_8" BEL
        "u_ethernet_readout_interface/_o45725_9" BEL
        "u_ethernet_readout_interface/_o45725_10" BEL
        "u_ethernet_readout_interface/_o45725_11" BEL
        "u_ethernet_readout_interface/_o45949_1" BEL
        "u_ethernet_readout_interface/_o45949_2" BEL
        "u_ethernet_readout_interface/_o45949_3" BEL
        "u_ethernet_readout_interface/_o45949_4" BEL
        "u_ethernet_readout_interface/_o45949_5" BEL
        "u_ethernet_readout_interface/_o45949_6" BEL
        "u_ethernet_readout_interface/_o45949_7" BEL
        "u_ethernet_readout_interface/_o45949_8" BEL
        "u_ethernet_readout_interface/_o45949_9" BEL
        "u_ethernet_readout_interface/_o45949_10" BEL
        "u_ethernet_readout_interface/_o45949_11" BEL
        "u_ethernet_readout_interface/_o46173_1" BEL
        "u_ethernet_readout_interface/_o46173_2" BEL
        "u_ethernet_readout_interface/_o46173_3" BEL
        "u_ethernet_readout_interface/_o46173_4" BEL
        "u_ethernet_readout_interface/_o46173_5" BEL
        "u_ethernet_readout_interface/_o46173_6" BEL
        "u_ethernet_readout_interface/_o46173_7" BEL
        "u_ethernet_readout_interface/_o46173_8" BEL
        "u_ethernet_readout_interface/_o46173_9" BEL
        "u_ethernet_readout_interface/_o46173_10" BEL
        "u_ethernet_readout_interface/_o46173_11" BEL
        "u_ethernet_readout_interface/_o46397_1" BEL
        "u_ethernet_readout_interface/_o46397_2" BEL
        "u_ethernet_readout_interface/_o46397_3" BEL
        "u_ethernet_readout_interface/_o46397_4" BEL
        "u_ethernet_readout_interface/_o46397_5" BEL
        "u_ethernet_readout_interface/_o46397_6" BEL
        "u_ethernet_readout_interface/_o46397_7" BEL
        "u_ethernet_readout_interface/_o46397_8" BEL
        "u_ethernet_readout_interface/_o46397_9" BEL
        "u_ethernet_readout_interface/_o46397_10" BEL
        "u_ethernet_readout_interface/_o46397_11" BEL
        "u_ethernet_readout_interface/_o46621_1" BEL
        "u_ethernet_readout_interface/_o46621_2" BEL
        "u_ethernet_readout_interface/_o46621_3" BEL
        "u_ethernet_readout_interface/_o46621_4" BEL
        "u_ethernet_readout_interface/_o46621_5" BEL
        "u_ethernet_readout_interface/_o46621_6" BEL
        "u_ethernet_readout_interface/_o46621_7" BEL
        "u_ethernet_readout_interface/_o46621_8" BEL
        "u_ethernet_readout_interface/_o46621_9" BEL
        "u_ethernet_readout_interface/_o46621_10" BEL
        "u_ethernet_readout_interface/_o46621_11" BEL
        "u_ethernet_readout_interface/_o46845_1" BEL
        "u_ethernet_readout_interface/_o46845_2" BEL
        "u_ethernet_readout_interface/_o46845_3" BEL
        "u_ethernet_readout_interface/_o46845_4" BEL
        "u_ethernet_readout_interface/_o46845_5" BEL
        "u_ethernet_readout_interface/_o46845_6" BEL
        "u_ethernet_readout_interface/_o46845_7" BEL
        "u_ethernet_readout_interface/_o46845_8" BEL
        "u_ethernet_readout_interface/_o46845_9" BEL
        "u_ethernet_readout_interface/_o46845_10" BEL
        "u_ethernet_readout_interface/_o46845_11" BEL
        "u_ethernet_readout_interface/calfill_THset_0" BEL
        "u_ethernet_readout_interface/calfill_THset_1" BEL
        "u_ethernet_readout_interface/calfill_THset_2" BEL
        "u_ethernet_readout_interface/calfill_THset_3" BEL
        "u_ethernet_readout_interface/calfill_THset_4" BEL
        "u_ethernet_readout_interface/calfill_THset_5" BEL
        "u_ethernet_readout_interface/calfill_THset_6" BEL
        "u_ethernet_readout_interface/calfill_THset_7" BEL
        "u_ethernet_readout_interface/calfill_THset_8" BEL
        "u_ethernet_readout_interface/calfill_THset_9" BEL
        "u_ethernet_readout_interface/calfill_THset_10" BEL
        "u_ethernet_readout_interface/calfill_THset_11" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_0" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_1" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_2" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_3" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_4" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_5" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_6" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_7" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_8" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_9" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_10" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_11" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_12" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_13" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_14" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_15" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_16" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_17" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_18" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_19" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_20" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_21" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_22" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_23" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_24" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_25" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_26" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_27" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_28" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_29" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_30" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_31" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_wr_en" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_0" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_1" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_2" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_3" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_4" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_5" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_6" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_7" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_8" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_9" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_10" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_11" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_16" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_17" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_18" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_19" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_20" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_21" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_22" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_23" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_24" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_25" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_26" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_27" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_28" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_29" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_30" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_31" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_0" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_1" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_2" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_3" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_4" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_5" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_6" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_7" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_8" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_9" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_10" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_11" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_12" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_13" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_14" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_15" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_16" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_17" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_18" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_19" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_20" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_21" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_22" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_23" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_24" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_25" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_26" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_27" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_28" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_29" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_30" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_31" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_15" BEL
        "u_ethernet_readout_interface/rcl_asic_num_0" BEL
        "u_ethernet_readout_interface/rcl_asic_num_1" BEL
        "u_ethernet_readout_interface/rcl_asic_num_2" BEL
        "u_ethernet_readout_interface/rcl_asic_num_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_15" BEL
        "u_ethernet_readout_interface/RR_val_0" BEL
        "u_ethernet_readout_interface/RR_val_1" BEL
        "u_ethernet_readout_interface/RR_val_2" BEL
        "u_ethernet_readout_interface/RR_val_3" BEL
        "u_ethernet_readout_interface/RR_val_4" BEL
        "u_ethernet_readout_interface/RR_val_5" BEL
        "u_ethernet_readout_interface/RR_val_6" BEL
        "u_ethernet_readout_interface/RR_val_7" BEL
        "u_ethernet_readout_interface/RR_val_8" BEL
        "u_ethernet_readout_interface/RR_val_9" BEL
        "u_ethernet_readout_interface/RR_val_10" BEL
        "u_ethernet_readout_interface/RR_val_11" BEL
        "u_ethernet_readout_interface/RR_val_12" BEL
        "u_ethernet_readout_interface/RR_val_13" BEL
        "u_ethernet_readout_interface/RR_val_14" BEL
        "u_ethernet_readout_interface/RR_val_15" BEL
        "u_ethernet_readout_interface/cal_start01_0" BEL
        "u_ethernet_readout_interface/cal_start01_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_15" BEL
        "u_ethernet_readout_interface/R_val_0" BEL
        "u_ethernet_readout_interface/R_val_1" BEL
        "u_ethernet_readout_interface/R_val_2" BEL
        "u_ethernet_readout_interface/R_val_3" BEL
        "u_ethernet_readout_interface/R_val_4" BEL
        "u_ethernet_readout_interface/R_val_5" BEL
        "u_ethernet_readout_interface/R_val_6" BEL
        "u_ethernet_readout_interface/R_val_7" BEL
        "u_ethernet_readout_interface/R_val_8" BEL
        "u_ethernet_readout_interface/R_val_9" BEL
        "u_ethernet_readout_interface/R_val_10" BEL
        "u_ethernet_readout_interface/R_val_11" BEL
        "u_ethernet_readout_interface/R_val_12" BEL
        "u_ethernet_readout_interface/R_val_13" BEL
        "u_ethernet_readout_interface/R_val_14" BEL
        "u_ethernet_readout_interface/R_val_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_15" BEL
        "u_ethernet_readout_interface/stat_fifo_din_0" BEL
        "u_ethernet_readout_interface/stat_fifo_din_1" BEL
        "u_ethernet_readout_interface/stat_fifo_din_2" BEL
        "u_ethernet_readout_interface/stat_fifo_din_3" BEL
        "u_ethernet_readout_interface/stat_fifo_din_4" BEL
        "u_ethernet_readout_interface/stat_fifo_din_5" BEL
        "u_ethernet_readout_interface/stat_fifo_din_6" BEL
        "u_ethernet_readout_interface/stat_fifo_din_7" BEL
        "u_ethernet_readout_interface/stat_fifo_din_8" BEL
        "u_ethernet_readout_interface/stat_fifo_din_9" BEL
        "u_ethernet_readout_interface/stat_fifo_din_10" BEL
        "u_ethernet_readout_interface/stat_fifo_din_11" BEL
        "u_ethernet_readout_interface/stat_fifo_din_12" BEL
        "u_ethernet_readout_interface/stat_fifo_din_13" BEL
        "u_ethernet_readout_interface/stat_fifo_din_14" BEL
        "u_ethernet_readout_interface/stat_fifo_din_15" BEL
        "u_ethernet_readout_interface/stat_fifo_din_16" BEL
        "u_ethernet_readout_interface/stat_fifo_din_17" BEL
        "u_ethernet_readout_interface/stat_fifo_din_18" BEL
        "u_ethernet_readout_interface/stat_fifo_din_19" BEL
        "u_ethernet_readout_interface/stat_fifo_din_20" BEL
        "u_ethernet_readout_interface/stat_fifo_din_21" BEL
        "u_ethernet_readout_interface/stat_fifo_din_22" BEL
        "u_ethernet_readout_interface/stat_fifo_din_23" BEL
        "u_ethernet_readout_interface/stat_fifo_din_24" BEL
        "u_ethernet_readout_interface/stat_fifo_din_26" BEL
        "u_ethernet_readout_interface/stat_fifo_din_27" BEL
        "u_ethernet_readout_interface/stat_fifo_din_29" BEL
        "u_ethernet_readout_interface/stat_fifo_din_30" BEL
        "u_ethernet_readout_interface/calfill_st_FSM_FFd3" BEL
        "u_ethernet_readout_interface/calfill_st_FSM_FFd2" BEL
        "u_ethernet_readout_interface/calfill_st_FSM_FFd1" BEL
        "u_ethernet_readout_interface/stat_cnt_0" BEL
        "u_ethernet_readout_interface/stat_cnt_1" BEL
        "u_ethernet_readout_interface/stat_cnt_2" BEL
        "u_ethernet_readout_interface/stat_cnt_3" BEL
        "u_ethernet_readout_interface/stat_cnt_4" BEL
        "u_ethernet_readout_interface/stat_cnt_5" BEL
        "u_ethernet_readout_interface/stat_cnt_6" BEL
        "u_ethernet_readout_interface/stat_cnt_7" BEL
        "u_ethernet_readout_interface/stat_cnt_8" BEL
        "u_ethernet_readout_interface/stat_cnt_9" BEL
        "u_ethernet_readout_interface/stat_cnt_10" BEL
        "u_ethernet_readout_interface/stat_cnt_11" BEL
        "u_ethernet_readout_interface/stat_cnt_12" BEL
        "u_ethernet_readout_interface/stat_cnt_13" BEL
        "u_ethernet_readout_interface/stat_cnt_14" BEL
        "u_ethernet_readout_interface/stat_cnt_15" BEL
        "u_ethernet_readout_interface/stat_cnt_16" BEL
        "u_ethernet_readout_interface/stat_cnt_17" BEL
        "u_ethernet_readout_interface/stat_cnt_18" BEL
        "u_ethernet_readout_interface/stat_cnt_19" BEL
        "u_ethernet_readout_interface/stat_cnt_20" BEL
        "u_ethernet_readout_interface/stat_cnt_21" BEL
        "u_ethernet_readout_interface/stat_cnt_22" BEL
        "u_ethernet_readout_interface/stat_cnt_23" BEL
        "u_ethernet_readout_interface/stat_cnt_24" BEL
        "u_ethernet_readout_interface/stat_cnt_25" BEL
        "u_ethernet_readout_interface/stat_cnt_26" BEL
        "u_ethernet_readout_interface/stat_cnt_27" BEL
        "u_ethernet_readout_interface/stat_cnt_28" BEL
        "u_ethernet_readout_interface/stat_cnt_29" BEL
        "u_ethernet_readout_interface/stat_cnt_30" BEL
        "u_ethernet_readout_interface/stat_cnt_31" BEL
        "u_ethernet_readout_interface/clk_enable_counter_0" BEL
        "u_ethernet_readout_interface/clk_enable_counter_1" BEL
        "u_ethernet_readout_interface/clk_enable_counter_2" BEL
        "u_ethernet_readout_interface/clk_enable_counter_3" BEL
        "u_ethernet_readout_interface/clk_enable_counter_4" BEL
        "u_ethernet_readout_interface/clk_enable_counter_5" BEL
        "u_ethernet_readout_interface/clk_enable_counter_6" BEL
        "u_ethernet_readout_interface/clk_enable_counter_7" BEL
        "u_ethernet_readout_interface/clk_enable_counter_8" BEL
        "u_ethernet_readout_interface/clk_enable_counter_9" BEL
        "u_ethernet_readout_interface/clk_enable_counter_10" BEL
        "u_ethernet_readout_interface/clk_enable_counter_11" BEL
        "u_ethernet_readout_interface/clk_enable_counter_12" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_0" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_1" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_2" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_3" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_4" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_5" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_6" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_7" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_8" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_9" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_10" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_11" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_12" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_13" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_14" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_15" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_16" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_17" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_18" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_19" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_20" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_21" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_22" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_23" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_24" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_25" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_26" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_27" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_28" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_29" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_30" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_31" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd2" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd4" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd3" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd1" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd5" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd2" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd4" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd3" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd1" BEL
        "u_ethernet_readout_interface/rcl_cnt_0" BEL
        "u_ethernet_readout_interface/rcl_cnt_1" BEL
        "u_ethernet_readout_interface/rcl_cnt_2" BEL
        "u_ethernet_readout_interface/rcl_cnt_3" BEL
        "u_ethernet_readout_interface/rcl_cnt_4" BEL
        "u_ethernet_readout_interface/rcl_cnt_5" BEL
        "u_ethernet_readout_interface/rcl_cnt_6" BEL
        "u_ethernet_readout_interface/rcl_cnt_7" BEL
        "u_ethernet_readout_interface/rcl_cnt_8" BEL
        "u_ethernet_readout_interface/rcl_cnt_9" BEL
        "u_ethernet_readout_interface/rcl_cnt_10" BEL
        "u_ethernet_readout_interface/rcl_cnt_11" BEL
        "u_ethernet_readout_interface/rcl_cnt_12" BEL
        "u_ethernet_readout_interface/rcl_cnt_13" BEL
        "u_ethernet_readout_interface/rcl_cnt_14" BEL
        "u_ethernet_readout_interface/rcl_cnt_15" BEL
        "u_ethernet_readout_interface/rcl_cnt_16" BEL
        "u_ethernet_readout_interface/rcl_cnt_17" BEL
        "u_ethernet_readout_interface/rcl_cnt_18" BEL
        "u_ethernet_readout_interface/rcl_cnt_19" BEL
        "u_ethernet_readout_interface/rcl_cnt_20" BEL
        "u_ethernet_readout_interface/rcl_cnt_21" BEL
        "u_ethernet_readout_interface/rcl_cnt_22" BEL
        "u_ethernet_readout_interface/rcl_cnt_23" BEL
        "u_ethernet_readout_interface/cal_cur_HV_0" BEL
        "u_ethernet_readout_interface/stat_fifo_wr_en" BEL
        "u_ethernet_readout_interface/stat_fifo_data_rdy" BEL
        "u_ethernet_readout_interface/calfill_start" BEL
        "u_ethernet_readout_interface/cmd_fifo_rd_en" BEL
        "u_ethernet_readout_interface/calfill_HVset_0" BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_13"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_13"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_12"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_11"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_11"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_1" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_2" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_3" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_4" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_5" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_1" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_2" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_3" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_4" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_5" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_1" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_2" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_3" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_4" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_5" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_1" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_2" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_3" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_4" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_5" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_1" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_2" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_3" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_4" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_5" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_1" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_2" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_3" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_4" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_5" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_1" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_2" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_3" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_4" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_5" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_1" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_2" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_3" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_4" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_5" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_1" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_2" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_3" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_4" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_5" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_1" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_2" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_3" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_4" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_5" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_COUNTER_0" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_COUNTER_1" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_COUNTER_2" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_clkout" BEL
        "u_ro_simple/trig_ctime_i_0" BEL "u_ro_simple/trig_ctime_i_1" BEL
        "u_ro_simple/trig_ctime_i_2" BEL "u_ro_simple/trig_ctime_i_3" BEL
        "u_ro_simple/trig_ctime_i_4" BEL "u_ro_simple/trig_ctime_i_5" BEL
        "u_ro_simple/trig_ctime_i_6" BEL "u_ro_simple/trig_ctime_i_7" BEL
        "u_ro_simple/trig_ctime_i_8" BEL "u_ro_simple/trig_ctime_i_9" BEL
        "u_ro_simple/trig_ctime_i_10" BEL "u_ro_simple/trig_ctime_i_11" BEL
        "u_ro_simple/trig_ctime_i_12" BEL "u_ro_simple/trig_ctime_i_13" BEL
        "u_ro_simple/trig_ctime_i_14" BEL "u_ro_simple/trig_ctime_i_15" BEL
        "u_ro_simple/smp_cnt_l_0" BEL "u_ro_simple/smp_cnt_l_1" BEL
        "u_ro_simple/smp_cnt_l_2" BEL "u_ro_simple/smp_cnt_l_3" BEL
        "u_ro_simple/smp_cnt_l_4" BEL "u_ro_simple/smp_cnt_l_5" BEL
        "u_ro_simple/smp_cnt_l_6" BEL "u_ro_simple/smp_cnt_l_7" BEL
        "u_ro_simple/smp_cnt_l_8" BEL "u_ro_simple/smp_cnt_l_31" BEL
        "u_ro_simple/trg_1" BEL "u_ro_simple/nch_0" BEL "u_ro_simple/nch_1"
        BEL "u_ro_simple/nch_2" BEL "u_ro_simple/nch_3" BEL
        "u_ro_simple/qt_din_0" BEL "u_ro_simple/qt_din_1" BEL
        "u_ro_simple/qt_din_2" BEL "u_ro_simple/qt_din_3" BEL
        "u_ro_simple/qt_din_4" BEL "u_ro_simple/qt_din_5" BEL
        "u_ro_simple/qt_din_6" BEL "u_ro_simple/qt_din_7" BEL
        "u_ro_simple/qt_din_8" BEL "u_ro_simple/qt_din_9" BEL
        "u_ro_simple/qt_din_10" BEL "u_ro_simple/qt_din_11" BEL
        "u_ro_simple/qt_din_12" BEL "u_ro_simple/qt_din_13" BEL
        "u_ro_simple/qt_din_14" BEL "u_ro_simple/qt_din_15" BEL
        "u_ro_simple/qt_din_16" BEL "u_ro_simple/qt_din_17" BEL
        "u_ro_simple/asic_no_0" BEL "u_ro_simple/asic_no_1" BEL
        "u_ro_simple/asic_no_2" BEL "u_ro_simple/asic_no_3" BEL
        "u_ro_simple/ro_st_FSM_FFd3" BEL "u_ro_simple/win_cnt_0" BEL
        "u_ro_simple/win_cnt_1" BEL "u_ro_simple/win_cnt_2" BEL
        "u_ro_simple/win_cnt_3" BEL "u_ro_simple/win_cnt_4" BEL
        "u_ro_simple/win_cnt_5" BEL "u_ro_simple/win_cnt_6" BEL
        "u_ro_simple/ro_st_FSM_FFd4" BEL "u_ro_simple/ro_st_FSM_FFd2" BEL
        "u_ro_simple/ro_st_FSM_FFd1" BEL "u_ro_simple/is_first_pack" BEL
        "u_ro_simple/busy" BEL "u_ro_simple/qt_fifo_evt_rdy" BEL
        "u_ro_simple/qt_wr_en" BEL "u_ro_simple/Mshreg_trg_0" BEL
        "u_ro_simple/trg_0" BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        PIN "u_COUNTER_auto_EXT_TRIG/st.DSP48E_3_pins<92>" BEL
        "uut_pedram/update_req_i0_0" BEL "uut_pedram/u_ram_iface[0].u_ri/dr_0"
        BEL "uut_pedram/u_ram_iface[0].u_ri/dr_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_8" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_9" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_10" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_11" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_12" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_13" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_14" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_15" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_16" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_17" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_18" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_19" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_20" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_21" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/update_i" BEL
        "uut_pedram/u_ram_iface[0].u_ri/rw_i" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/CE1b" BEL
        "uut_pedram/u_ram_iface[0].u_ri/CE2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/OEb" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_8" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_9" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_10" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_11" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_12" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_13" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_14" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_15" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_16" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_17" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_18" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_19" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_20" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_21" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tWEND_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tWEND_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tWEND_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tRDOUT_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tRDOUT_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/busy_i" BEL
        "uut_pedram/u_ram_iface[0].u_ri/bufstate" BEL
        "uut_pedram/u_ram_iface[0].u_ri/WEb" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tHZOE_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tREND_0" BEL
        "u_TARGETX_DAC_CONTROL/UPDATE_REG_0" BEL
        "u_TARGETX_DAC_CONTROL/UPDATE_REG_1" BEL
        "u_TARGETX_DAC_CONTROL/ENABLE_COUNTER" BEL
        "u_TARGETX_DAC_CONTROL/SCLK_i" BEL "u_TARGETX_DAC_CONTROL/SCLK" BEL
        "u_TARGETX_DAC_CONTROL/PCLK" BEL "u_TARGETX_DAC_CONTROL/SIN" BEL
        "u_TARGETX_DAC_CONTROL/cnt_0" BEL "u_TARGETX_DAC_CONTROL/cnt_1" BEL
        "u_TARGETX_DAC_CONTROL/cnt_2" BEL "u_TARGETX_DAC_CONTROL/cnt_3" BEL
        "u_TARGETX_DAC_CONTROL/cnt_4" BEL "u_TARGETX_DAC_CONTROL/cnt_5" BEL
        "u_TARGETX_DAC_CONTROL/cnt_6" BEL "u_TARGETX_DAC_CONTROL/cnt_7" BEL
        "u_TARGETX_DAC_CONTROL/cnt_8" BEL "u_TARGETX_DAC_CONTROL/cnt_9" BEL
        "u_TARGETX_DAC_CONTROL/cnt_10" BEL "u_TARGETX_DAC_CONTROL/cnt_11" BEL
        "u_TARGETX_DAC_CONTROL/cnt_12" BEL "u_TARGETX_DAC_CONTROL/cnt_13" BEL
        "u_TARGETX_DAC_CONTROL/cnt_14" BEL "u_TARGETX_DAC_CONTROL/cnt_15" BEL
        "u_TARGETX_DAC_CONTROL/cnt_16" BEL "u_TARGETX_DAC_CONTROL/cnt_17" BEL
        "u_TARGETX_DAC_CONTROL/cnt_18" BEL "u_TARGETX_DAC_CONTROL/cnt_19" BEL
        "u_TARGETX_DAC_CONTROL/cnt_20" BEL "u_TARGETX_DAC_CONTROL/cnt_21" BEL
        "u_TARGETX_DAC_CONTROL/cnt_22" BEL "u_TARGETX_DAC_CONTROL/cnt_23" BEL
        "u_TARGETX_DAC_CONTROL/cnt_24" BEL "u_TARGETX_DAC_CONTROL/cnt_25" BEL
        "u_TARGETX_DAC_CONTROL/cnt_26" BEL "u_TARGETX_DAC_CONTROL/cnt_27" BEL
        "u_TARGETX_DAC_CONTROL/cnt_28" BEL "u_TARGETX_DAC_CONTROL/cnt_29" BEL
        "u_TARGETX_DAC_CONTROL/cnt_30" BEL "u_TARGETX_DAC_CONTROL/cnt_31" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd5" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd4" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd3" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd2" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd1" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_0" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_1" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_2" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_3" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_4" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_5" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_6" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_7" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_8" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_9" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_10" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_11" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_12" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_13" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_14" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_15" BEL
        "u_TARGETX_DAC_CONTROL/PCLK_i" BEL "u_TARGETX_DAC_CONTROL/busy" BEL
        "u_TARGETX_DAC_CONTROL/SIN_i" BEL "u_SamplingLgc/cfg_i_0" BEL
        "u_SamplingLgc/cfg_i_1" BEL "u_SamplingLgc/sstin" BEL
        "u_SamplingLgc/MAIN_CNT_0" BEL "u_SamplingLgc/MAIN_CNT_1" BEL
        "u_SamplingLgc/MAIN_CNT_2" BEL "u_SamplingLgc/MAIN_CNT_3" BEL
        "u_SamplingLgc/MAIN_CNT_4" BEL "u_SamplingLgc/MAIN_CNT_5" BEL
        "u_SamplingLgc/MAIN_CNT_6" BEL "u_SamplingLgc/MAIN_CNT_7" BEL
        "u_SamplingLgc/MAIN_CNT_8" BEL "u_SamplingLgc/next_state_FSM_FFd1" BEL
        "u_SamplingLgc/clk_cntr_0" BEL "u_SamplingLgc/clk_cntr_1" BEL
        "u_SamplingLgc/wr_addrclr" BEL "u_SamplingLgc/trigram_wea" BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL "inst_mpc_adc/clkCounter_0" BEL "inst_mpc_adc/clkCounter_1" BEL
        "inst_mpc_adc/clkCounter_2" BEL "inst_mpc_adc/clkCounter_3" BEL
        "inst_mpc_adc/clkCounter_4" BEL "inst_mpc_adc/clkCounter_5" BEL
        "inst_mpc_adc/clkCounter_6" BEL "inst_mpc_adc/clkCounter_7" BEL
        "inst_mpc_adc/clkCounter_8" BEL "inst_mpc_adc/clkCounter_9" BEL
        "inst_mpc_adc/clkCounter_10" BEL "inst_mpc_adc/i_runADC" BEL
        "inst_pulse_extent/i_state" BEL "inst_pulse_extent/i_extended" BEL
        "inst_pulse_extent/i_counter_0" BEL "inst_pulse_extent/i_counter_1"
        BEL "inst_pulse_extent/i_counter_2" BEL
        "inst_pulse_extent/i_counter_3" BEL "inst_pulse_extent/i_counter_4"
        BEL "inst_pulse_extent/i_counter_5" BEL
        "inst_pulse_extent/i_counter_6" BEL "inst_pulse_extent/i_counter_7"
        BEL "inst_pulse_extent/i_counter_8" BEL
        "inst_pulse_extent/i_counter_9" BEL "inst_pulse_extent/i_counter_10"
        BEL "inst_pulse_extent/i_counter_11" BEL
        "inst_pulse_extent/i_counter_12" BEL "inst_pulse_extent/i_counter_13"
        BEL "inst_pulse_extent/i_counter_14" BEL
        "inst_pulse_extent/i_counter_15" BEL "inst_pulse_extent/i_counter_16"
        BEL "inst_pulse_extent/i_counter_17" BEL
        "inst_pulse_extent/i_counter_18" BEL "inst_pulse_extent/i_counter_19"
        BEL "inst_pulse_extent/i_counter_20" BEL
        "inst_pulse_extent/i_counter_21" BEL "inst_pulse_extent/i_counter_22"
        BEL "inst_pulse_extent/i_counter_23" BEL
        "inst_pulse_extent/i_counter_24" BEL "inst_pulse_extent/i_counter_25"
        BEL "inst_pulse_extent/i_counter_26" BEL
        "inst_pulse_extent/i_counter_27" BEL "inst_pulse_extent/i_counter_28"
        BEL "inst_pulse_extent/i_counter_29" BEL
        "inst_pulse_extent/i_counter_30" BEL "inst_pulse_extent/i_counter_31"
        BEL "inst_pulse_extent/inst_input_edge/i_signal" BEL
        "inst_pulse_extent/inst_input_edge/OUT_RISING" BEL "FDCE_inst_rx_trig"
        BEL "gen_TDC_AMUX_S[0].TOP_TDC_AMUX_S" BEL
        "gen_TDC_AMUX_S[1].TOP_TDC_AMUX_S" BEL
        "gen_TDC_AMUX_S[2].TOP_TDC_AMUX_S" BEL
        "gen_TDC_AMUX_S[3].TOP_TDC_AMUX_S" BEL
        "gen_TOP_AMUX_S[0].TOP_AMUX_FDCE" BEL
        "gen_TOP_AMUX_S[1].TOP_AMUX_FDCE" BEL
        "gen_TOP_AMUX_S[2].TOP_AMUX_FDCE" BEL
        "gen_TOP_AMUX_S[3].TOP_AMUX_FDCE" BEL
        "gen_trig_latch[1].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[1].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[1].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[1].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[1].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[1].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[1].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[1].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[1].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[1].gen_trig_latch2[5].trig_FDCE_avg1" BEL
        "gen_trig_latch[2].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[2].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[2].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[2].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[2].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[2].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[2].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[2].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[2].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[2].gen_trig_latch2[5].trig_FDCE_avg1" BEL
        "gen_trig_latch[3].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[3].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[3].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[3].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[3].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[3].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[3].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[3].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[3].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[3].gen_trig_latch2[5].trig_FDCE_avg1" BEL
        "gen_trig_latch[4].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[4].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[4].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[4].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[4].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[4].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[4].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[4].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[4].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[4].gen_trig_latch2[5].trig_FDCE_avg1" BEL
        "gen_trig_latch[5].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[5].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[5].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[5].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[5].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[5].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[5].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[5].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[5].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[5].gen_trig_latch2[5].trig_FDCE_avg1" BEL
        "gen_trig_latch[6].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[6].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[6].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[6].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[6].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[6].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[6].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[6].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[6].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[6].gen_trig_latch2[5].trig_FDCE_avg1" BEL
        "gen_trig_latch[7].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[7].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[7].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[7].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[7].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[7].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[7].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[7].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[7].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[7].gen_trig_latch2[5].trig_FDCE_avg1" BEL
        "gen_trig_latch[8].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[8].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[8].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[8].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[8].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[8].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[8].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[8].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[8].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[8].gen_trig_latch2[5].trig_FDCE_avg1" BEL
        "gen_trig_latch[9].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[9].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[9].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[9].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[9].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[9].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[9].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[9].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[9].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[9].gen_trig_latch2[5].trig_FDCE_avg1" BEL
        "gen_trig_latch[10].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[10].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[10].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[10].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[10].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[10].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[10].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[10].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[10].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[10].gen_trig_latch2[5].trig_FDCE_avg1" PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN "gen_wl_clk_to_asic[0].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[8].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[8].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[8].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[8].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[9].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[9].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[9].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[9].ODDR2_inst_pins<2>";
TIMEGRP klm_scrod_trig_interface_b2tt_ins_gen_useextclk0_map_clk_sig_clk3 =
        BEL "u_ethernet_readout_interface/internal_RR_175_0" BEL
        "u_ethernet_readout_interface/internal_RR_175_1" BEL
        "u_ethernet_readout_interface/internal_RR_175_2" BEL
        "u_ethernet_readout_interface/internal_RR_175_3" BEL
        "u_ethernet_readout_interface/internal_RR_175_4" BEL
        "u_ethernet_readout_interface/internal_RR_175_5" BEL
        "u_ethernet_readout_interface/internal_RR_175_6" BEL
        "u_ethernet_readout_interface/internal_RR_175_7" BEL
        "u_ethernet_readout_interface/internal_RR_175_8" BEL
        "u_ethernet_readout_interface/internal_RR_175_9" BEL
        "u_ethernet_readout_interface/internal_RR_175_10" BEL
        "u_ethernet_readout_interface/internal_RR_175_11" BEL
        "u_ethernet_readout_interface/internal_RR_175_12" BEL
        "u_ethernet_readout_interface/internal_RR_175_13" BEL
        "u_ethernet_readout_interface/internal_RR_175_14" BEL
        "u_ethernet_readout_interface/internal_RR_175_15" BEL
        "u_ethernet_readout_interface/internal_RR_177_0" BEL
        "u_ethernet_readout_interface/internal_RR_177_1" BEL
        "u_ethernet_readout_interface/internal_RR_177_2" BEL
        "u_ethernet_readout_interface/internal_RR_177_3" BEL
        "u_ethernet_readout_interface/internal_RR_177_4" BEL
        "u_ethernet_readout_interface/internal_RR_177_5" BEL
        "u_ethernet_readout_interface/internal_RR_177_6" BEL
        "u_ethernet_readout_interface/internal_RR_177_7" BEL
        "u_ethernet_readout_interface/internal_RR_177_8" BEL
        "u_ethernet_readout_interface/internal_RR_177_9" BEL
        "u_ethernet_readout_interface/internal_RR_177_10" BEL
        "u_ethernet_readout_interface/internal_RR_177_11" BEL
        "u_ethernet_readout_interface/internal_RR_177_12" BEL
        "u_ethernet_readout_interface/internal_RR_177_13" BEL
        "u_ethernet_readout_interface/internal_RR_177_14" BEL
        "u_ethernet_readout_interface/internal_RR_177_15" BEL
        "u_ethernet_readout_interface/internal_RR_176_0" BEL
        "u_ethernet_readout_interface/internal_RR_176_1" BEL
        "u_ethernet_readout_interface/internal_RR_176_2" BEL
        "u_ethernet_readout_interface/internal_RR_176_3" BEL
        "u_ethernet_readout_interface/internal_RR_176_4" BEL
        "u_ethernet_readout_interface/internal_RR_176_5" BEL
        "u_ethernet_readout_interface/internal_RR_176_6" BEL
        "u_ethernet_readout_interface/internal_RR_176_7" BEL
        "u_ethernet_readout_interface/internal_RR_176_8" BEL
        "u_ethernet_readout_interface/internal_RR_176_9" BEL
        "u_ethernet_readout_interface/internal_RR_176_10" BEL
        "u_ethernet_readout_interface/internal_RR_176_11" BEL
        "u_ethernet_readout_interface/internal_RR_176_12" BEL
        "u_ethernet_readout_interface/internal_RR_176_13" BEL
        "u_ethernet_readout_interface/internal_RR_176_14" BEL
        "u_ethernet_readout_interface/internal_RR_176_15" BEL
        "u_ethernet_readout_interface/internal_RR_174_0" BEL
        "u_ethernet_readout_interface/internal_RR_174_1" BEL
        "u_ethernet_readout_interface/internal_RR_174_2" BEL
        "u_ethernet_readout_interface/internal_RR_174_3" BEL
        "u_ethernet_readout_interface/internal_RR_174_4" BEL
        "u_ethernet_readout_interface/internal_RR_174_5" BEL
        "u_ethernet_readout_interface/internal_RR_174_6" BEL
        "u_ethernet_readout_interface/internal_RR_174_7" BEL
        "u_ethernet_readout_interface/internal_RR_174_8" BEL
        "u_ethernet_readout_interface/internal_RR_174_9" BEL
        "u_ethernet_readout_interface/internal_RR_174_10" BEL
        "u_ethernet_readout_interface/internal_RR_174_11" BEL
        "u_ethernet_readout_interface/internal_RR_174_12" BEL
        "u_ethernet_readout_interface/internal_RR_174_13" BEL
        "u_ethernet_readout_interface/internal_RR_174_14" BEL
        "u_ethernet_readout_interface/internal_RR_174_15" BEL
        "u_ethernet_readout_interface/internal_RR_173_0" BEL
        "u_ethernet_readout_interface/internal_RR_173_1" BEL
        "u_ethernet_readout_interface/internal_RR_173_2" BEL
        "u_ethernet_readout_interface/internal_RR_173_3" BEL
        "u_ethernet_readout_interface/internal_RR_173_4" BEL
        "u_ethernet_readout_interface/internal_RR_173_5" BEL
        "u_ethernet_readout_interface/internal_RR_173_6" BEL
        "u_ethernet_readout_interface/internal_RR_173_7" BEL
        "u_ethernet_readout_interface/internal_RR_173_8" BEL
        "u_ethernet_readout_interface/internal_RR_173_9" BEL
        "u_ethernet_readout_interface/internal_RR_173_10" BEL
        "u_ethernet_readout_interface/internal_RR_173_11" BEL
        "u_ethernet_readout_interface/internal_RR_173_12" BEL
        "u_ethernet_readout_interface/internal_RR_173_13" BEL
        "u_ethernet_readout_interface/internal_RR_173_14" BEL
        "u_ethernet_readout_interface/internal_RR_173_15" BEL
        "u_ethernet_readout_interface/internal_RR_172_0" BEL
        "u_ethernet_readout_interface/internal_RR_172_1" BEL
        "u_ethernet_readout_interface/internal_RR_172_2" BEL
        "u_ethernet_readout_interface/internal_RR_172_3" BEL
        "u_ethernet_readout_interface/internal_RR_172_4" BEL
        "u_ethernet_readout_interface/internal_RR_172_5" BEL
        "u_ethernet_readout_interface/internal_RR_172_6" BEL
        "u_ethernet_readout_interface/internal_RR_172_7" BEL
        "u_ethernet_readout_interface/internal_RR_172_8" BEL
        "u_ethernet_readout_interface/internal_RR_172_9" BEL
        "u_ethernet_readout_interface/internal_RR_172_10" BEL
        "u_ethernet_readout_interface/internal_RR_172_11" BEL
        "u_ethernet_readout_interface/internal_RR_172_12" BEL
        "u_ethernet_readout_interface/internal_RR_172_13" BEL
        "u_ethernet_readout_interface/internal_RR_172_14" BEL
        "u_ethernet_readout_interface/internal_RR_172_15" BEL
        "u_ethernet_readout_interface/internal_RR_171_0" BEL
        "u_ethernet_readout_interface/internal_RR_171_1" BEL
        "u_ethernet_readout_interface/internal_RR_171_2" BEL
        "u_ethernet_readout_interface/internal_RR_171_3" BEL
        "u_ethernet_readout_interface/internal_RR_171_4" BEL
        "u_ethernet_readout_interface/internal_RR_171_5" BEL
        "u_ethernet_readout_interface/internal_RR_171_6" BEL
        "u_ethernet_readout_interface/internal_RR_171_7" BEL
        "u_ethernet_readout_interface/internal_RR_171_8" BEL
        "u_ethernet_readout_interface/internal_RR_171_9" BEL
        "u_ethernet_readout_interface/internal_RR_171_10" BEL
        "u_ethernet_readout_interface/internal_RR_171_11" BEL
        "u_ethernet_readout_interface/internal_RR_171_12" BEL
        "u_ethernet_readout_interface/internal_RR_171_13" BEL
        "u_ethernet_readout_interface/internal_RR_171_14" BEL
        "u_ethernet_readout_interface/internal_RR_171_15" BEL
        "u_ethernet_readout_interface/internal_RR_170_0" BEL
        "u_ethernet_readout_interface/internal_RR_170_1" BEL
        "u_ethernet_readout_interface/internal_RR_170_2" BEL
        "u_ethernet_readout_interface/internal_RR_170_3" BEL
        "u_ethernet_readout_interface/internal_RR_170_4" BEL
        "u_ethernet_readout_interface/internal_RR_170_5" BEL
        "u_ethernet_readout_interface/internal_RR_170_6" BEL
        "u_ethernet_readout_interface/internal_RR_170_7" BEL
        "u_ethernet_readout_interface/internal_RR_170_8" BEL
        "u_ethernet_readout_interface/internal_RR_170_9" BEL
        "u_ethernet_readout_interface/internal_RR_170_10" BEL
        "u_ethernet_readout_interface/internal_RR_170_11" BEL
        "u_ethernet_readout_interface/internal_RR_170_12" BEL
        "u_ethernet_readout_interface/internal_RR_170_13" BEL
        "u_ethernet_readout_interface/internal_RR_170_14" BEL
        "u_ethernet_readout_interface/internal_RR_170_15" BEL
        "u_ethernet_readout_interface/internal_RR_169_0" BEL
        "u_ethernet_readout_interface/internal_RR_169_1" BEL
        "u_ethernet_readout_interface/internal_RR_169_2" BEL
        "u_ethernet_readout_interface/internal_RR_169_3" BEL
        "u_ethernet_readout_interface/internal_RR_169_4" BEL
        "u_ethernet_readout_interface/internal_RR_169_5" BEL
        "u_ethernet_readout_interface/internal_RR_169_6" BEL
        "u_ethernet_readout_interface/internal_RR_169_7" BEL
        "u_ethernet_readout_interface/internal_RR_169_8" BEL
        "u_ethernet_readout_interface/internal_RR_169_9" BEL
        "u_ethernet_readout_interface/internal_RR_169_10" BEL
        "u_ethernet_readout_interface/internal_RR_169_11" BEL
        "u_ethernet_readout_interface/internal_RR_169_12" BEL
        "u_ethernet_readout_interface/internal_RR_169_13" BEL
        "u_ethernet_readout_interface/internal_RR_169_14" BEL
        "u_ethernet_readout_interface/internal_RR_169_15" BEL
        "u_ethernet_readout_interface/internal_RR_168_0" BEL
        "u_ethernet_readout_interface/internal_RR_168_1" BEL
        "u_ethernet_readout_interface/internal_RR_168_2" BEL
        "u_ethernet_readout_interface/internal_RR_168_3" BEL
        "u_ethernet_readout_interface/internal_RR_168_4" BEL
        "u_ethernet_readout_interface/internal_RR_168_5" BEL
        "u_ethernet_readout_interface/internal_RR_168_6" BEL
        "u_ethernet_readout_interface/internal_RR_168_7" BEL
        "u_ethernet_readout_interface/internal_RR_168_8" BEL
        "u_ethernet_readout_interface/internal_RR_168_9" BEL
        "u_ethernet_readout_interface/internal_RR_168_10" BEL
        "u_ethernet_readout_interface/internal_RR_168_11" BEL
        "u_ethernet_readout_interface/internal_RR_168_12" BEL
        "u_ethernet_readout_interface/internal_RR_168_13" BEL
        "u_ethernet_readout_interface/internal_RR_168_14" BEL
        "u_ethernet_readout_interface/internal_RR_168_15" BEL
        "u_ethernet_readout_interface/internal_RR_151_0" BEL
        "u_ethernet_readout_interface/internal_RR_151_1" BEL
        "u_ethernet_readout_interface/internal_RR_151_2" BEL
        "u_ethernet_readout_interface/internal_RR_151_3" BEL
        "u_ethernet_readout_interface/internal_RR_151_4" BEL
        "u_ethernet_readout_interface/internal_RR_151_5" BEL
        "u_ethernet_readout_interface/internal_RR_151_6" BEL
        "u_ethernet_readout_interface/internal_RR_151_7" BEL
        "u_ethernet_readout_interface/internal_RR_151_8" BEL
        "u_ethernet_readout_interface/internal_RR_149_0" BEL
        "u_ethernet_readout_interface/internal_RR_149_1" BEL
        "u_ethernet_readout_interface/internal_RR_149_2" BEL
        "u_ethernet_readout_interface/internal_RR_149_3" BEL
        "u_ethernet_readout_interface/internal_RR_149_4" BEL
        "u_ethernet_readout_interface/internal_RR_149_5" BEL
        "u_ethernet_readout_interface/internal_RR_149_6" BEL
        "u_ethernet_readout_interface/internal_RR_149_7" BEL
        "u_ethernet_readout_interface/internal_RR_149_8" BEL
        "u_ethernet_readout_interface/internal_RR_149_9" BEL
        "u_ethernet_readout_interface/internal_RR_149_10" BEL
        "u_ethernet_readout_interface/internal_RR_149_11" BEL
        "u_ethernet_readout_interface/internal_RR_147_0" BEL
        "u_ethernet_readout_interface/internal_RR_147_1" BEL
        "u_ethernet_readout_interface/internal_RR_147_2" BEL
        "u_ethernet_readout_interface/internal_RR_147_3" BEL
        "u_ethernet_readout_interface/internal_RR_147_4" BEL
        "u_ethernet_readout_interface/internal_RR_147_5" BEL
        "u_ethernet_readout_interface/internal_RR_147_6" BEL
        "u_ethernet_readout_interface/internal_RR_147_7" BEL
        "u_ethernet_readout_interface/internal_RR_147_8" BEL
        "u_ethernet_readout_interface/internal_RR_147_9" BEL
        "u_ethernet_readout_interface/internal_RR_147_10" BEL
        "u_ethernet_readout_interface/internal_RR_147_11" BEL
        "u_ethernet_readout_interface/internal_RR_147_12" BEL
        "u_ethernet_readout_interface/internal_RR_147_13" BEL
        "u_ethernet_readout_interface/internal_RR_147_14" BEL
        "u_ethernet_readout_interface/internal_RR_147_15" BEL
        "u_ethernet_readout_interface/internal_RR_146_0" BEL
        "u_ethernet_readout_interface/internal_RR_146_1" BEL
        "u_ethernet_readout_interface/internal_RR_146_2" BEL
        "u_ethernet_readout_interface/internal_RR_146_3" BEL
        "u_ethernet_readout_interface/internal_RR_146_4" BEL
        "u_ethernet_readout_interface/internal_RR_146_5" BEL
        "u_ethernet_readout_interface/internal_RR_146_6" BEL
        "u_ethernet_readout_interface/internal_RR_146_7" BEL
        "u_ethernet_readout_interface/internal_RR_146_8" BEL
        "u_ethernet_readout_interface/internal_RR_146_9" BEL
        "u_ethernet_readout_interface/internal_RR_146_10" BEL
        "u_ethernet_readout_interface/internal_RR_146_11" BEL
        "u_ethernet_readout_interface/internal_RR_146_12" BEL
        "u_ethernet_readout_interface/internal_RR_146_13" BEL
        "u_ethernet_readout_interface/internal_RR_146_14" BEL
        "u_ethernet_readout_interface/internal_RR_146_15" BEL
        "u_ethernet_readout_interface/internal_RR_145_0" BEL
        "u_ethernet_readout_interface/internal_RR_145_1" BEL
        "u_ethernet_readout_interface/internal_RR_145_2" BEL
        "u_ethernet_readout_interface/internal_RR_145_3" BEL
        "u_ethernet_readout_interface/internal_RR_145_4" BEL
        "u_ethernet_readout_interface/internal_RR_145_5" BEL
        "u_ethernet_readout_interface/internal_RR_145_6" BEL
        "u_ethernet_readout_interface/internal_RR_145_7" BEL
        "u_ethernet_readout_interface/internal_RR_145_8" BEL
        "u_ethernet_readout_interface/internal_RR_145_9" BEL
        "u_ethernet_readout_interface/internal_RR_145_10" BEL
        "u_ethernet_readout_interface/internal_RR_145_11" BEL
        "u_ethernet_readout_interface/internal_RR_145_12" BEL
        "u_ethernet_readout_interface/internal_RR_145_13" BEL
        "u_ethernet_readout_interface/internal_RR_145_14" BEL
        "u_ethernet_readout_interface/internal_RR_145_15" BEL
        "u_ethernet_readout_interface/internal_RR_144_0" BEL
        "u_ethernet_readout_interface/internal_RR_144_1" BEL
        "u_ethernet_readout_interface/internal_RR_144_2" BEL
        "u_ethernet_readout_interface/internal_RR_144_3" BEL
        "u_ethernet_readout_interface/internal_RR_144_4" BEL
        "u_ethernet_readout_interface/internal_RR_144_5" BEL
        "u_ethernet_readout_interface/internal_RR_144_6" BEL
        "u_ethernet_readout_interface/internal_RR_144_7" BEL
        "u_ethernet_readout_interface/internal_RR_144_8" BEL
        "u_ethernet_readout_interface/internal_RR_144_9" BEL
        "u_ethernet_readout_interface/internal_RR_144_10" BEL
        "u_ethernet_readout_interface/internal_RR_144_11" BEL
        "u_ethernet_readout_interface/internal_RR_144_12" BEL
        "u_ethernet_readout_interface/internal_RR_144_13" BEL
        "u_ethernet_readout_interface/internal_RR_144_14" BEL
        "u_ethernet_readout_interface/internal_RR_144_15" BEL
        "u_ethernet_readout_interface/internal_RR_143_0" BEL
        "u_ethernet_readout_interface/internal_RR_143_1" BEL
        "u_ethernet_readout_interface/internal_RR_143_2" BEL
        "u_ethernet_readout_interface/internal_RR_143_3" BEL
        "u_ethernet_readout_interface/internal_RR_143_4" BEL
        "u_ethernet_readout_interface/internal_RR_143_5" BEL
        "u_ethernet_readout_interface/internal_RR_143_6" BEL
        "u_ethernet_readout_interface/internal_RR_143_7" BEL
        "u_ethernet_readout_interface/internal_RR_143_8" BEL
        "u_ethernet_readout_interface/internal_RR_143_9" BEL
        "u_ethernet_readout_interface/internal_RR_143_10" BEL
        "u_ethernet_readout_interface/internal_RR_143_11" BEL
        "u_ethernet_readout_interface/internal_RR_143_12" BEL
        "u_ethernet_readout_interface/internal_RR_143_13" BEL
        "u_ethernet_readout_interface/internal_RR_143_14" BEL
        "u_ethernet_readout_interface/internal_RR_143_15" BEL
        "u_ethernet_readout_interface/internal_RR_142_0" BEL
        "u_ethernet_readout_interface/internal_RR_142_1" BEL
        "u_ethernet_readout_interface/internal_RR_142_2" BEL
        "u_ethernet_readout_interface/internal_RR_142_3" BEL
        "u_ethernet_readout_interface/internal_RR_142_4" BEL
        "u_ethernet_readout_interface/internal_RR_142_5" BEL
        "u_ethernet_readout_interface/internal_RR_142_6" BEL
        "u_ethernet_readout_interface/internal_RR_142_7" BEL
        "u_ethernet_readout_interface/internal_RR_142_8" BEL
        "u_ethernet_readout_interface/internal_RR_142_9" BEL
        "u_ethernet_readout_interface/internal_RR_142_10" BEL
        "u_ethernet_readout_interface/internal_RR_142_11" BEL
        "u_ethernet_readout_interface/internal_RR_142_12" BEL
        "u_ethernet_readout_interface/internal_RR_142_13" BEL
        "u_ethernet_readout_interface/internal_RR_142_14" BEL
        "u_ethernet_readout_interface/internal_RR_142_15" BEL
        "u_ethernet_readout_interface/internal_RR_141_0" BEL
        "u_ethernet_readout_interface/internal_RR_141_1" BEL
        "u_ethernet_readout_interface/internal_RR_141_2" BEL
        "u_ethernet_readout_interface/internal_RR_141_3" BEL
        "u_ethernet_readout_interface/internal_RR_141_4" BEL
        "u_ethernet_readout_interface/internal_RR_141_5" BEL
        "u_ethernet_readout_interface/internal_RR_141_6" BEL
        "u_ethernet_readout_interface/internal_RR_141_7" BEL
        "u_ethernet_readout_interface/internal_RR_141_8" BEL
        "u_ethernet_readout_interface/internal_RR_141_9" BEL
        "u_ethernet_readout_interface/internal_RR_141_10" BEL
        "u_ethernet_readout_interface/internal_RR_141_11" BEL
        "u_ethernet_readout_interface/internal_RR_141_12" BEL
        "u_ethernet_readout_interface/internal_RR_141_13" BEL
        "u_ethernet_readout_interface/internal_RR_141_14" BEL
        "u_ethernet_readout_interface/internal_RR_141_15" BEL
        "u_ethernet_readout_interface/internal_RR_140_0" BEL
        "u_ethernet_readout_interface/internal_RR_140_1" BEL
        "u_ethernet_readout_interface/internal_RR_140_2" BEL
        "u_ethernet_readout_interface/internal_RR_140_3" BEL
        "u_ethernet_readout_interface/internal_RR_140_4" BEL
        "u_ethernet_readout_interface/internal_RR_140_5" BEL
        "u_ethernet_readout_interface/internal_RR_140_6" BEL
        "u_ethernet_readout_interface/internal_RR_140_7" BEL
        "u_ethernet_readout_interface/internal_RR_140_8" BEL
        "u_ethernet_readout_interface/internal_RR_140_9" BEL
        "u_ethernet_readout_interface/internal_RR_140_10" BEL
        "u_ethernet_readout_interface/internal_RR_140_11" BEL
        "u_ethernet_readout_interface/internal_RR_140_12" BEL
        "u_ethernet_readout_interface/internal_RR_140_13" BEL
        "u_ethernet_readout_interface/internal_RR_140_14" BEL
        "u_ethernet_readout_interface/internal_RR_140_15" BEL
        "u_ethernet_readout_interface/internal_RR_139_0" BEL
        "u_ethernet_readout_interface/internal_RR_139_1" BEL
        "u_ethernet_readout_interface/internal_RR_139_2" BEL
        "u_ethernet_readout_interface/internal_RR_139_3" BEL
        "u_ethernet_readout_interface/internal_RR_139_4" BEL
        "u_ethernet_readout_interface/internal_RR_139_5" BEL
        "u_ethernet_readout_interface/internal_RR_139_6" BEL
        "u_ethernet_readout_interface/internal_RR_139_7" BEL
        "u_ethernet_readout_interface/internal_RR_139_8" BEL
        "u_ethernet_readout_interface/internal_RR_139_9" BEL
        "u_ethernet_readout_interface/internal_RR_139_10" BEL
        "u_ethernet_readout_interface/internal_RR_139_11" BEL
        "u_ethernet_readout_interface/internal_RR_139_12" BEL
        "u_ethernet_readout_interface/internal_RR_139_13" BEL
        "u_ethernet_readout_interface/internal_RR_139_14" BEL
        "u_ethernet_readout_interface/internal_RR_139_15" BEL
        "u_ethernet_readout_interface/internal_RR_138_0" BEL
        "u_ethernet_readout_interface/internal_RR_138_1" BEL
        "u_ethernet_readout_interface/internal_RR_138_2" BEL
        "u_ethernet_readout_interface/internal_RR_138_3" BEL
        "u_ethernet_readout_interface/internal_RR_138_4" BEL
        "u_ethernet_readout_interface/internal_RR_138_5" BEL
        "u_ethernet_readout_interface/internal_RR_138_6" BEL
        "u_ethernet_readout_interface/internal_RR_138_7" BEL
        "u_ethernet_readout_interface/internal_RR_138_8" BEL
        "u_ethernet_readout_interface/internal_RR_138_9" BEL
        "u_ethernet_readout_interface/internal_RR_138_10" BEL
        "u_ethernet_readout_interface/internal_RR_138_11" BEL
        "u_ethernet_readout_interface/internal_RR_138_12" BEL
        "u_ethernet_readout_interface/internal_RR_138_13" BEL
        "u_ethernet_readout_interface/internal_RR_138_14" BEL
        "u_ethernet_readout_interface/internal_RR_138_15" BEL
        "u_ethernet_readout_interface/internal_RR_135_0" BEL
        "u_ethernet_readout_interface/internal_RR_135_1" BEL
        "u_ethernet_readout_interface/internal_RR_135_2" BEL
        "u_ethernet_readout_interface/internal_RR_135_3" BEL
        "u_ethernet_readout_interface/internal_RR_135_4" BEL
        "u_ethernet_readout_interface/internal_RR_135_5" BEL
        "u_ethernet_readout_interface/internal_RR_135_6" BEL
        "u_ethernet_readout_interface/internal_RR_135_7" BEL
        "u_ethernet_readout_interface/internal_RR_135_8" BEL
        "u_ethernet_readout_interface/internal_RR_135_9" BEL
        "u_ethernet_readout_interface/internal_RR_128_0" BEL
        "u_ethernet_readout_interface/internal_RR_128_1" BEL
        "u_ethernet_readout_interface/internal_RR_128_2" BEL
        "u_ethernet_readout_interface/internal_RR_128_3" BEL
        "u_ethernet_readout_interface/internal_RR_128_4" BEL
        "u_ethernet_readout_interface/internal_RR_128_5" BEL
        "u_ethernet_readout_interface/internal_RR_128_6" BEL
        "u_ethernet_readout_interface/internal_RR_128_7" BEL
        "u_ethernet_readout_interface/internal_RR_128_8" BEL
        "u_ethernet_readout_interface/internal_RR_125_0" BEL
        "u_ethernet_readout_interface/internal_RR_125_1" BEL
        "u_ethernet_readout_interface/internal_RR_125_2" BEL
        "u_ethernet_readout_interface/internal_RR_125_3" BEL
        "u_ethernet_readout_interface/internal_RR_125_4" BEL
        "u_ethernet_readout_interface/internal_RR_125_5" BEL
        "u_ethernet_readout_interface/internal_RR_125_6" BEL
        "u_ethernet_readout_interface/internal_RR_125_7" BEL
        "u_ethernet_readout_interface/internal_RR_125_8" BEL
        "u_ethernet_readout_interface/internal_RR_125_9" BEL
        "u_ethernet_readout_interface/internal_RR_125_10" BEL
        "u_ethernet_readout_interface/internal_RR_125_11" BEL
        "u_ethernet_readout_interface/internal_RR_125_12" BEL
        "u_ethernet_readout_interface/internal_RR_125_13" BEL
        "u_ethernet_readout_interface/internal_RR_125_14" BEL
        "u_ethernet_readout_interface/internal_RR_125_15" BEL
        "u_ethernet_readout_interface/internal_RR_127_0" BEL
        "u_ethernet_readout_interface/internal_RR_127_1" BEL
        "u_ethernet_readout_interface/internal_RR_127_2" BEL
        "u_ethernet_readout_interface/internal_RR_127_3" BEL
        "u_ethernet_readout_interface/internal_RR_127_4" BEL
        "u_ethernet_readout_interface/internal_RR_127_5" BEL
        "u_ethernet_readout_interface/internal_RR_127_6" BEL
        "u_ethernet_readout_interface/internal_RR_127_7" BEL
        "u_ethernet_readout_interface/internal_RR_127_8" BEL
        "u_ethernet_readout_interface/internal_RR_127_9" BEL
        "u_ethernet_readout_interface/internal_RR_127_10" BEL
        "u_ethernet_readout_interface/internal_RR_127_11" BEL
        "u_ethernet_readout_interface/internal_RR_127_12" BEL
        "u_ethernet_readout_interface/internal_RR_127_13" BEL
        "u_ethernet_readout_interface/internal_RR_127_14" BEL
        "u_ethernet_readout_interface/internal_RR_127_15" BEL
        "u_ethernet_readout_interface/internal_RR_126_0" BEL
        "u_ethernet_readout_interface/internal_RR_126_1" BEL
        "u_ethernet_readout_interface/internal_RR_126_2" BEL
        "u_ethernet_readout_interface/internal_RR_126_3" BEL
        "u_ethernet_readout_interface/internal_RR_126_4" BEL
        "u_ethernet_readout_interface/internal_RR_126_5" BEL
        "u_ethernet_readout_interface/internal_RR_126_6" BEL
        "u_ethernet_readout_interface/internal_RR_126_7" BEL
        "u_ethernet_readout_interface/internal_RR_126_8" BEL
        "u_ethernet_readout_interface/internal_RR_126_9" BEL
        "u_ethernet_readout_interface/internal_RR_126_10" BEL
        "u_ethernet_readout_interface/internal_RR_126_11" BEL
        "u_ethernet_readout_interface/internal_RR_126_12" BEL
        "u_ethernet_readout_interface/internal_RR_126_13" BEL
        "u_ethernet_readout_interface/internal_RR_126_14" BEL
        "u_ethernet_readout_interface/internal_RR_126_15" BEL
        "u_ethernet_readout_interface/internal_RR_124_0" BEL
        "u_ethernet_readout_interface/internal_RR_124_1" BEL
        "u_ethernet_readout_interface/internal_RR_124_2" BEL
        "u_ethernet_readout_interface/internal_RR_124_3" BEL
        "u_ethernet_readout_interface/internal_RR_124_4" BEL
        "u_ethernet_readout_interface/internal_RR_124_5" BEL
        "u_ethernet_readout_interface/internal_RR_124_6" BEL
        "u_ethernet_readout_interface/internal_RR_124_7" BEL
        "u_ethernet_readout_interface/internal_RR_124_8" BEL
        "u_ethernet_readout_interface/internal_RR_124_9" BEL
        "u_ethernet_readout_interface/internal_RR_124_10" BEL
        "u_ethernet_readout_interface/internal_RR_124_11" BEL
        "u_ethernet_readout_interface/internal_RR_124_12" BEL
        "u_ethernet_readout_interface/internal_RR_124_13" BEL
        "u_ethernet_readout_interface/internal_RR_124_14" BEL
        "u_ethernet_readout_interface/internal_RR_124_15" BEL
        "u_ethernet_readout_interface/internal_RR_123_0" BEL
        "u_ethernet_readout_interface/internal_RR_123_1" BEL
        "u_ethernet_readout_interface/internal_RR_123_2" BEL
        "u_ethernet_readout_interface/internal_RR_123_3" BEL
        "u_ethernet_readout_interface/internal_RR_123_4" BEL
        "u_ethernet_readout_interface/internal_RR_123_5" BEL
        "u_ethernet_readout_interface/internal_RR_123_6" BEL
        "u_ethernet_readout_interface/internal_RR_123_7" BEL
        "u_ethernet_readout_interface/internal_RR_123_8" BEL
        "u_ethernet_readout_interface/internal_RR_123_9" BEL
        "u_ethernet_readout_interface/internal_RR_123_10" BEL
        "u_ethernet_readout_interface/internal_RR_123_11" BEL
        "u_ethernet_readout_interface/internal_RR_123_12" BEL
        "u_ethernet_readout_interface/internal_RR_123_13" BEL
        "u_ethernet_readout_interface/internal_RR_123_14" BEL
        "u_ethernet_readout_interface/internal_RR_123_15" BEL
        "u_ethernet_readout_interface/internal_RR_122_0" BEL
        "u_ethernet_readout_interface/internal_RR_122_1" BEL
        "u_ethernet_readout_interface/internal_RR_122_2" BEL
        "u_ethernet_readout_interface/internal_RR_122_3" BEL
        "u_ethernet_readout_interface/internal_RR_122_4" BEL
        "u_ethernet_readout_interface/internal_RR_122_5" BEL
        "u_ethernet_readout_interface/internal_RR_122_6" BEL
        "u_ethernet_readout_interface/internal_RR_122_7" BEL
        "u_ethernet_readout_interface/internal_RR_122_8" BEL
        "u_ethernet_readout_interface/internal_RR_122_9" BEL
        "u_ethernet_readout_interface/internal_RR_122_10" BEL
        "u_ethernet_readout_interface/internal_RR_122_11" BEL
        "u_ethernet_readout_interface/internal_RR_122_12" BEL
        "u_ethernet_readout_interface/internal_RR_122_13" BEL
        "u_ethernet_readout_interface/internal_RR_122_14" BEL
        "u_ethernet_readout_interface/internal_RR_122_15" BEL
        "u_ethernet_readout_interface/internal_RR_121_0" BEL
        "u_ethernet_readout_interface/internal_RR_121_1" BEL
        "u_ethernet_readout_interface/internal_RR_121_2" BEL
        "u_ethernet_readout_interface/internal_RR_121_3" BEL
        "u_ethernet_readout_interface/internal_RR_121_4" BEL
        "u_ethernet_readout_interface/internal_RR_121_5" BEL
        "u_ethernet_readout_interface/internal_RR_121_6" BEL
        "u_ethernet_readout_interface/internal_RR_121_7" BEL
        "u_ethernet_readout_interface/internal_RR_121_8" BEL
        "u_ethernet_readout_interface/internal_RR_121_9" BEL
        "u_ethernet_readout_interface/internal_RR_121_10" BEL
        "u_ethernet_readout_interface/internal_RR_121_11" BEL
        "u_ethernet_readout_interface/internal_RR_121_12" BEL
        "u_ethernet_readout_interface/internal_RR_121_13" BEL
        "u_ethernet_readout_interface/internal_RR_121_14" BEL
        "u_ethernet_readout_interface/internal_RR_121_15" BEL
        "u_ethernet_readout_interface/internal_RR_120_0" BEL
        "u_ethernet_readout_interface/internal_RR_120_1" BEL
        "u_ethernet_readout_interface/internal_RR_120_2" BEL
        "u_ethernet_readout_interface/internal_RR_120_3" BEL
        "u_ethernet_readout_interface/internal_RR_120_4" BEL
        "u_ethernet_readout_interface/internal_RR_120_5" BEL
        "u_ethernet_readout_interface/internal_RR_120_6" BEL
        "u_ethernet_readout_interface/internal_RR_120_7" BEL
        "u_ethernet_readout_interface/internal_RR_120_8" BEL
        "u_ethernet_readout_interface/internal_RR_120_9" BEL
        "u_ethernet_readout_interface/internal_RR_120_10" BEL
        "u_ethernet_readout_interface/internal_RR_120_11" BEL
        "u_ethernet_readout_interface/internal_RR_120_12" BEL
        "u_ethernet_readout_interface/internal_RR_120_13" BEL
        "u_ethernet_readout_interface/internal_RR_120_14" BEL
        "u_ethernet_readout_interface/internal_RR_120_15" BEL
        "u_ethernet_readout_interface/internal_RR_119_0" BEL
        "u_ethernet_readout_interface/internal_RR_119_1" BEL
        "u_ethernet_readout_interface/internal_RR_119_2" BEL
        "u_ethernet_readout_interface/internal_RR_119_3" BEL
        "u_ethernet_readout_interface/internal_RR_119_4" BEL
        "u_ethernet_readout_interface/internal_RR_119_5" BEL
        "u_ethernet_readout_interface/internal_RR_119_6" BEL
        "u_ethernet_readout_interface/internal_RR_119_7" BEL
        "u_ethernet_readout_interface/internal_RR_119_8" BEL
        "u_ethernet_readout_interface/internal_RR_119_9" BEL
        "u_ethernet_readout_interface/internal_RR_119_10" BEL
        "u_ethernet_readout_interface/internal_RR_119_11" BEL
        "u_ethernet_readout_interface/internal_RR_119_12" BEL
        "u_ethernet_readout_interface/internal_RR_119_13" BEL
        "u_ethernet_readout_interface/internal_RR_119_14" BEL
        "u_ethernet_readout_interface/internal_RR_119_15" BEL
        "u_ethernet_readout_interface/internal_RR_118_0" BEL
        "u_ethernet_readout_interface/internal_RR_118_1" BEL
        "u_ethernet_readout_interface/internal_RR_118_2" BEL
        "u_ethernet_readout_interface/internal_RR_118_3" BEL
        "u_ethernet_readout_interface/internal_RR_118_4" BEL
        "u_ethernet_readout_interface/internal_RR_118_5" BEL
        "u_ethernet_readout_interface/internal_RR_118_6" BEL
        "u_ethernet_readout_interface/internal_RR_118_7" BEL
        "u_ethernet_readout_interface/internal_RR_118_8" BEL
        "u_ethernet_readout_interface/internal_RR_118_9" BEL
        "u_ethernet_readout_interface/internal_RR_118_10" BEL
        "u_ethernet_readout_interface/internal_RR_118_11" BEL
        "u_ethernet_readout_interface/internal_RR_118_12" BEL
        "u_ethernet_readout_interface/internal_RR_118_13" BEL
        "u_ethernet_readout_interface/internal_RR_118_14" BEL
        "u_ethernet_readout_interface/internal_RR_118_15" BEL
        "u_ethernet_readout_interface/internal_RR_117_0" BEL
        "u_ethernet_readout_interface/internal_RR_117_1" BEL
        "u_ethernet_readout_interface/internal_RR_117_2" BEL
        "u_ethernet_readout_interface/internal_RR_117_3" BEL
        "u_ethernet_readout_interface/internal_RR_117_4" BEL
        "u_ethernet_readout_interface/internal_RR_117_5" BEL
        "u_ethernet_readout_interface/internal_RR_117_6" BEL
        "u_ethernet_readout_interface/internal_RR_117_7" BEL
        "u_ethernet_readout_interface/internal_RR_117_8" BEL
        "u_ethernet_readout_interface/internal_RR_117_9" BEL
        "u_ethernet_readout_interface/internal_RR_117_10" BEL
        "u_ethernet_readout_interface/internal_RR_117_11" BEL
        "u_ethernet_readout_interface/internal_RR_117_12" BEL
        "u_ethernet_readout_interface/internal_RR_117_13" BEL
        "u_ethernet_readout_interface/internal_RR_117_14" BEL
        "u_ethernet_readout_interface/internal_RR_117_15" BEL
        "u_ethernet_readout_interface/internal_RR_116_0" BEL
        "u_ethernet_readout_interface/internal_RR_116_1" BEL
        "u_ethernet_readout_interface/internal_RR_116_2" BEL
        "u_ethernet_readout_interface/internal_RR_116_3" BEL
        "u_ethernet_readout_interface/internal_RR_116_4" BEL
        "u_ethernet_readout_interface/internal_RR_116_5" BEL
        "u_ethernet_readout_interface/internal_RR_116_6" BEL
        "u_ethernet_readout_interface/internal_RR_116_7" BEL
        "u_ethernet_readout_interface/internal_RR_116_8" BEL
        "u_ethernet_readout_interface/internal_RR_116_9" BEL
        "u_ethernet_readout_interface/internal_RR_116_10" BEL
        "u_ethernet_readout_interface/internal_RR_116_11" BEL
        "u_ethernet_readout_interface/internal_RR_116_12" BEL
        "u_ethernet_readout_interface/internal_RR_116_13" BEL
        "u_ethernet_readout_interface/internal_RR_116_14" BEL
        "u_ethernet_readout_interface/internal_RR_116_15" BEL
        "u_ethernet_readout_interface/internal_RR_115_0" BEL
        "u_ethernet_readout_interface/internal_RR_115_1" BEL
        "u_ethernet_readout_interface/internal_RR_115_2" BEL
        "u_ethernet_readout_interface/internal_RR_115_3" BEL
        "u_ethernet_readout_interface/internal_RR_115_4" BEL
        "u_ethernet_readout_interface/internal_RR_115_5" BEL
        "u_ethernet_readout_interface/internal_RR_115_6" BEL
        "u_ethernet_readout_interface/internal_RR_115_7" BEL
        "u_ethernet_readout_interface/internal_RR_115_8" BEL
        "u_ethernet_readout_interface/internal_RR_115_9" BEL
        "u_ethernet_readout_interface/internal_RR_115_10" BEL
        "u_ethernet_readout_interface/internal_RR_115_11" BEL
        "u_ethernet_readout_interface/internal_RR_115_12" BEL
        "u_ethernet_readout_interface/internal_RR_115_13" BEL
        "u_ethernet_readout_interface/internal_RR_115_14" BEL
        "u_ethernet_readout_interface/internal_RR_115_15" BEL
        "u_ethernet_readout_interface/internal_RR_114_0" BEL
        "u_ethernet_readout_interface/internal_RR_114_1" BEL
        "u_ethernet_readout_interface/internal_RR_114_2" BEL
        "u_ethernet_readout_interface/internal_RR_114_3" BEL
        "u_ethernet_readout_interface/internal_RR_114_4" BEL
        "u_ethernet_readout_interface/internal_RR_114_5" BEL
        "u_ethernet_readout_interface/internal_RR_114_6" BEL
        "u_ethernet_readout_interface/internal_RR_114_7" BEL
        "u_ethernet_readout_interface/internal_RR_114_8" BEL
        "u_ethernet_readout_interface/internal_RR_114_9" BEL
        "u_ethernet_readout_interface/internal_RR_114_10" BEL
        "u_ethernet_readout_interface/internal_RR_114_11" BEL
        "u_ethernet_readout_interface/internal_RR_114_12" BEL
        "u_ethernet_readout_interface/internal_RR_114_13" BEL
        "u_ethernet_readout_interface/internal_RR_114_14" BEL
        "u_ethernet_readout_interface/internal_RR_114_15" BEL
        "u_ethernet_readout_interface/internal_RR_113_0" BEL
        "u_ethernet_readout_interface/internal_RR_113_1" BEL
        "u_ethernet_readout_interface/internal_RR_113_2" BEL
        "u_ethernet_readout_interface/internal_RR_113_3" BEL
        "u_ethernet_readout_interface/internal_RR_113_4" BEL
        "u_ethernet_readout_interface/internal_RR_113_5" BEL
        "u_ethernet_readout_interface/internal_RR_113_6" BEL
        "u_ethernet_readout_interface/internal_RR_113_7" BEL
        "u_ethernet_readout_interface/internal_RR_113_8" BEL
        "u_ethernet_readout_interface/internal_RR_113_9" BEL
        "u_ethernet_readout_interface/internal_RR_113_10" BEL
        "u_ethernet_readout_interface/internal_RR_113_11" BEL
        "u_ethernet_readout_interface/internal_RR_113_12" BEL
        "u_ethernet_readout_interface/internal_RR_113_13" BEL
        "u_ethernet_readout_interface/internal_RR_113_14" BEL
        "u_ethernet_readout_interface/internal_RR_113_15" BEL
        "u_ethernet_readout_interface/internal_RR_112_0" BEL
        "u_ethernet_readout_interface/internal_RR_112_1" BEL
        "u_ethernet_readout_interface/internal_RR_112_2" BEL
        "u_ethernet_readout_interface/internal_RR_112_3" BEL
        "u_ethernet_readout_interface/internal_RR_112_4" BEL
        "u_ethernet_readout_interface/internal_RR_112_5" BEL
        "u_ethernet_readout_interface/internal_RR_112_6" BEL
        "u_ethernet_readout_interface/internal_RR_112_7" BEL
        "u_ethernet_readout_interface/internal_RR_112_8" BEL
        "u_ethernet_readout_interface/internal_RR_112_9" BEL
        "u_ethernet_readout_interface/internal_RR_112_10" BEL
        "u_ethernet_readout_interface/internal_RR_112_11" BEL
        "u_ethernet_readout_interface/internal_RR_112_12" BEL
        "u_ethernet_readout_interface/internal_RR_112_13" BEL
        "u_ethernet_readout_interface/internal_RR_112_14" BEL
        "u_ethernet_readout_interface/internal_RR_112_15" BEL
        "u_ethernet_readout_interface/internal_RR_111_0" BEL
        "u_ethernet_readout_interface/internal_RR_111_1" BEL
        "u_ethernet_readout_interface/internal_RR_111_2" BEL
        "u_ethernet_readout_interface/internal_RR_111_3" BEL
        "u_ethernet_readout_interface/internal_RR_111_4" BEL
        "u_ethernet_readout_interface/internal_RR_111_5" BEL
        "u_ethernet_readout_interface/internal_RR_111_6" BEL
        "u_ethernet_readout_interface/internal_RR_111_7" BEL
        "u_ethernet_readout_interface/internal_RR_111_8" BEL
        "u_ethernet_readout_interface/internal_RR_111_9" BEL
        "u_ethernet_readout_interface/internal_RR_111_10" BEL
        "u_ethernet_readout_interface/internal_RR_111_11" BEL
        "u_ethernet_readout_interface/internal_RR_111_12" BEL
        "u_ethernet_readout_interface/internal_RR_111_13" BEL
        "u_ethernet_readout_interface/internal_RR_111_14" BEL
        "u_ethernet_readout_interface/internal_RR_111_15" BEL
        "u_ethernet_readout_interface/internal_RR_110_0" BEL
        "u_ethernet_readout_interface/internal_RR_110_1" BEL
        "u_ethernet_readout_interface/internal_RR_110_2" BEL
        "u_ethernet_readout_interface/internal_RR_110_3" BEL
        "u_ethernet_readout_interface/internal_RR_110_4" BEL
        "u_ethernet_readout_interface/internal_RR_110_5" BEL
        "u_ethernet_readout_interface/internal_RR_110_6" BEL
        "u_ethernet_readout_interface/internal_RR_110_7" BEL
        "u_ethernet_readout_interface/internal_RR_110_8" BEL
        "u_ethernet_readout_interface/internal_RR_110_9" BEL
        "u_ethernet_readout_interface/internal_RR_110_10" BEL
        "u_ethernet_readout_interface/internal_RR_110_11" BEL
        "u_ethernet_readout_interface/internal_RR_110_12" BEL
        "u_ethernet_readout_interface/internal_RR_110_13" BEL
        "u_ethernet_readout_interface/internal_RR_110_14" BEL
        "u_ethernet_readout_interface/internal_RR_110_15" BEL
        "u_ethernet_readout_interface/internal_RR_109_0" BEL
        "u_ethernet_readout_interface/internal_RR_109_1" BEL
        "u_ethernet_readout_interface/internal_RR_109_2" BEL
        "u_ethernet_readout_interface/internal_RR_109_3" BEL
        "u_ethernet_readout_interface/internal_RR_109_4" BEL
        "u_ethernet_readout_interface/internal_RR_109_5" BEL
        "u_ethernet_readout_interface/internal_RR_109_6" BEL
        "u_ethernet_readout_interface/internal_RR_109_7" BEL
        "u_ethernet_readout_interface/internal_RR_109_8" BEL
        "u_ethernet_readout_interface/internal_RR_109_9" BEL
        "u_ethernet_readout_interface/internal_RR_109_10" BEL
        "u_ethernet_readout_interface/internal_RR_109_11" BEL
        "u_ethernet_readout_interface/internal_RR_109_12" BEL
        "u_ethernet_readout_interface/internal_RR_109_13" BEL
        "u_ethernet_readout_interface/internal_RR_109_14" BEL
        "u_ethernet_readout_interface/internal_RR_109_15" BEL
        "u_ethernet_readout_interface/internal_RR_108_0" BEL
        "u_ethernet_readout_interface/internal_RR_108_1" BEL
        "u_ethernet_readout_interface/internal_RR_108_2" BEL
        "u_ethernet_readout_interface/internal_RR_108_3" BEL
        "u_ethernet_readout_interface/internal_RR_108_4" BEL
        "u_ethernet_readout_interface/internal_RR_108_5" BEL
        "u_ethernet_readout_interface/internal_RR_108_6" BEL
        "u_ethernet_readout_interface/internal_RR_108_7" BEL
        "u_ethernet_readout_interface/internal_RR_108_8" BEL
        "u_ethernet_readout_interface/internal_RR_108_9" BEL
        "u_ethernet_readout_interface/internal_RR_108_10" BEL
        "u_ethernet_readout_interface/internal_RR_108_11" BEL
        "u_ethernet_readout_interface/internal_RR_108_12" BEL
        "u_ethernet_readout_interface/internal_RR_108_13" BEL
        "u_ethernet_readout_interface/internal_RR_108_14" BEL
        "u_ethernet_readout_interface/internal_RR_108_15" BEL
        "u_ethernet_readout_interface/internal_RR_107_0" BEL
        "u_ethernet_readout_interface/internal_RR_107_1" BEL
        "u_ethernet_readout_interface/internal_RR_107_2" BEL
        "u_ethernet_readout_interface/internal_RR_107_3" BEL
        "u_ethernet_readout_interface/internal_RR_107_4" BEL
        "u_ethernet_readout_interface/internal_RR_107_5" BEL
        "u_ethernet_readout_interface/internal_RR_107_6" BEL
        "u_ethernet_readout_interface/internal_RR_107_7" BEL
        "u_ethernet_readout_interface/internal_RR_107_8" BEL
        "u_ethernet_readout_interface/internal_RR_107_9" BEL
        "u_ethernet_readout_interface/internal_RR_107_10" BEL
        "u_ethernet_readout_interface/internal_RR_107_11" BEL
        "u_ethernet_readout_interface/internal_RR_107_12" BEL
        "u_ethernet_readout_interface/internal_RR_107_13" BEL
        "u_ethernet_readout_interface/internal_RR_107_14" BEL
        "u_ethernet_readout_interface/internal_RR_107_15" BEL
        "u_ethernet_readout_interface/internal_RR_106_0" BEL
        "u_ethernet_readout_interface/internal_RR_106_1" BEL
        "u_ethernet_readout_interface/internal_RR_106_2" BEL
        "u_ethernet_readout_interface/internal_RR_106_3" BEL
        "u_ethernet_readout_interface/internal_RR_106_4" BEL
        "u_ethernet_readout_interface/internal_RR_106_5" BEL
        "u_ethernet_readout_interface/internal_RR_106_6" BEL
        "u_ethernet_readout_interface/internal_RR_106_7" BEL
        "u_ethernet_readout_interface/internal_RR_106_8" BEL
        "u_ethernet_readout_interface/internal_RR_106_9" BEL
        "u_ethernet_readout_interface/internal_RR_106_10" BEL
        "u_ethernet_readout_interface/internal_RR_106_11" BEL
        "u_ethernet_readout_interface/internal_RR_106_12" BEL
        "u_ethernet_readout_interface/internal_RR_106_13" BEL
        "u_ethernet_readout_interface/internal_RR_106_14" BEL
        "u_ethernet_readout_interface/internal_RR_106_15" BEL
        "u_ethernet_readout_interface/internal_RR_105_0" BEL
        "u_ethernet_readout_interface/internal_RR_105_1" BEL
        "u_ethernet_readout_interface/internal_RR_105_2" BEL
        "u_ethernet_readout_interface/internal_RR_105_3" BEL
        "u_ethernet_readout_interface/internal_RR_105_4" BEL
        "u_ethernet_readout_interface/internal_RR_105_5" BEL
        "u_ethernet_readout_interface/internal_RR_105_6" BEL
        "u_ethernet_readout_interface/internal_RR_105_7" BEL
        "u_ethernet_readout_interface/internal_RR_105_8" BEL
        "u_ethernet_readout_interface/internal_RR_105_9" BEL
        "u_ethernet_readout_interface/internal_RR_105_10" BEL
        "u_ethernet_readout_interface/internal_RR_105_11" BEL
        "u_ethernet_readout_interface/internal_RR_105_12" BEL
        "u_ethernet_readout_interface/internal_RR_105_13" BEL
        "u_ethernet_readout_interface/internal_RR_105_14" BEL
        "u_ethernet_readout_interface/internal_RR_105_15" BEL
        "u_ethernet_readout_interface/internal_RR_104_0" BEL
        "u_ethernet_readout_interface/internal_RR_104_1" BEL
        "u_ethernet_readout_interface/internal_RR_104_2" BEL
        "u_ethernet_readout_interface/internal_RR_104_3" BEL
        "u_ethernet_readout_interface/internal_RR_104_4" BEL
        "u_ethernet_readout_interface/internal_RR_104_5" BEL
        "u_ethernet_readout_interface/internal_RR_104_6" BEL
        "u_ethernet_readout_interface/internal_RR_104_7" BEL
        "u_ethernet_readout_interface/internal_RR_104_8" BEL
        "u_ethernet_readout_interface/internal_RR_104_9" BEL
        "u_ethernet_readout_interface/internal_RR_104_10" BEL
        "u_ethernet_readout_interface/internal_RR_104_11" BEL
        "u_ethernet_readout_interface/internal_RR_104_12" BEL
        "u_ethernet_readout_interface/internal_RR_104_13" BEL
        "u_ethernet_readout_interface/internal_RR_104_14" BEL
        "u_ethernet_readout_interface/internal_RR_104_15" BEL
        "u_ethernet_readout_interface/internal_RR_103_0" BEL
        "u_ethernet_readout_interface/internal_RR_103_1" BEL
        "u_ethernet_readout_interface/internal_RR_103_2" BEL
        "u_ethernet_readout_interface/internal_RR_103_3" BEL
        "u_ethernet_readout_interface/internal_RR_103_4" BEL
        "u_ethernet_readout_interface/internal_RR_103_5" BEL
        "u_ethernet_readout_interface/internal_RR_103_6" BEL
        "u_ethernet_readout_interface/internal_RR_103_7" BEL
        "u_ethernet_readout_interface/internal_RR_103_8" BEL
        "u_ethernet_readout_interface/internal_RR_103_9" BEL
        "u_ethernet_readout_interface/internal_RR_103_10" BEL
        "u_ethernet_readout_interface/internal_RR_103_11" BEL
        "u_ethernet_readout_interface/internal_RR_103_12" BEL
        "u_ethernet_readout_interface/internal_RR_103_13" BEL
        "u_ethernet_readout_interface/internal_RR_103_14" BEL
        "u_ethernet_readout_interface/internal_RR_103_15" BEL
        "u_ethernet_readout_interface/internal_RR_102_0" BEL
        "u_ethernet_readout_interface/internal_RR_102_1" BEL
        "u_ethernet_readout_interface/internal_RR_102_2" BEL
        "u_ethernet_readout_interface/internal_RR_102_3" BEL
        "u_ethernet_readout_interface/internal_RR_102_4" BEL
        "u_ethernet_readout_interface/internal_RR_102_5" BEL
        "u_ethernet_readout_interface/internal_RR_102_6" BEL
        "u_ethernet_readout_interface/internal_RR_102_7" BEL
        "u_ethernet_readout_interface/internal_RR_102_8" BEL
        "u_ethernet_readout_interface/internal_RR_102_9" BEL
        "u_ethernet_readout_interface/internal_RR_102_10" BEL
        "u_ethernet_readout_interface/internal_RR_102_11" BEL
        "u_ethernet_readout_interface/internal_RR_102_12" BEL
        "u_ethernet_readout_interface/internal_RR_102_13" BEL
        "u_ethernet_readout_interface/internal_RR_102_14" BEL
        "u_ethernet_readout_interface/internal_RR_102_15" BEL
        "u_ethernet_readout_interface/internal_RR_101_0" BEL
        "u_ethernet_readout_interface/internal_RR_101_1" BEL
        "u_ethernet_readout_interface/internal_RR_101_2" BEL
        "u_ethernet_readout_interface/internal_RR_101_3" BEL
        "u_ethernet_readout_interface/internal_RR_101_4" BEL
        "u_ethernet_readout_interface/internal_RR_101_5" BEL
        "u_ethernet_readout_interface/internal_RR_101_6" BEL
        "u_ethernet_readout_interface/internal_RR_101_7" BEL
        "u_ethernet_readout_interface/internal_RR_101_8" BEL
        "u_ethernet_readout_interface/internal_RR_101_9" BEL
        "u_ethernet_readout_interface/internal_RR_101_10" BEL
        "u_ethernet_readout_interface/internal_RR_101_11" BEL
        "u_ethernet_readout_interface/internal_RR_101_12" BEL
        "u_ethernet_readout_interface/internal_RR_101_13" BEL
        "u_ethernet_readout_interface/internal_RR_101_14" BEL
        "u_ethernet_readout_interface/internal_RR_101_15" BEL
        "u_ethernet_readout_interface/internal_RR_100_0" BEL
        "u_ethernet_readout_interface/internal_RR_100_1" BEL
        "u_ethernet_readout_interface/internal_RR_100_2" BEL
        "u_ethernet_readout_interface/internal_RR_100_3" BEL
        "u_ethernet_readout_interface/internal_RR_100_4" BEL
        "u_ethernet_readout_interface/internal_RR_100_5" BEL
        "u_ethernet_readout_interface/internal_RR_100_6" BEL
        "u_ethernet_readout_interface/internal_RR_100_7" BEL
        "u_ethernet_readout_interface/internal_RR_100_8" BEL
        "u_ethernet_readout_interface/internal_RR_100_9" BEL
        "u_ethernet_readout_interface/internal_RR_100_10" BEL
        "u_ethernet_readout_interface/internal_RR_100_11" BEL
        "u_ethernet_readout_interface/internal_RR_100_12" BEL
        "u_ethernet_readout_interface/internal_RR_100_13" BEL
        "u_ethernet_readout_interface/internal_RR_100_14" BEL
        "u_ethernet_readout_interface/internal_RR_100_15" BEL
        "u_ethernet_readout_interface/internal_RR_99_0" BEL
        "u_ethernet_readout_interface/internal_RR_99_1" BEL
        "u_ethernet_readout_interface/internal_RR_99_2" BEL
        "u_ethernet_readout_interface/internal_RR_99_3" BEL
        "u_ethernet_readout_interface/internal_RR_99_4" BEL
        "u_ethernet_readout_interface/internal_RR_99_5" BEL
        "u_ethernet_readout_interface/internal_RR_99_6" BEL
        "u_ethernet_readout_interface/internal_RR_99_7" BEL
        "u_ethernet_readout_interface/internal_RR_99_8" BEL
        "u_ethernet_readout_interface/internal_RR_99_9" BEL
        "u_ethernet_readout_interface/internal_RR_99_10" BEL
        "u_ethernet_readout_interface/internal_RR_99_11" BEL
        "u_ethernet_readout_interface/internal_RR_99_12" BEL
        "u_ethernet_readout_interface/internal_RR_99_13" BEL
        "u_ethernet_readout_interface/internal_RR_99_14" BEL
        "u_ethernet_readout_interface/internal_RR_99_15" BEL
        "u_ethernet_readout_interface/internal_RR_98_0" BEL
        "u_ethernet_readout_interface/internal_RR_98_1" BEL
        "u_ethernet_readout_interface/internal_RR_98_2" BEL
        "u_ethernet_readout_interface/internal_RR_98_3" BEL
        "u_ethernet_readout_interface/internal_RR_98_4" BEL
        "u_ethernet_readout_interface/internal_RR_98_5" BEL
        "u_ethernet_readout_interface/internal_RR_98_6" BEL
        "u_ethernet_readout_interface/internal_RR_98_7" BEL
        "u_ethernet_readout_interface/internal_RR_98_8" BEL
        "u_ethernet_readout_interface/internal_RR_98_9" BEL
        "u_ethernet_readout_interface/internal_RR_98_10" BEL
        "u_ethernet_readout_interface/internal_RR_98_11" BEL
        "u_ethernet_readout_interface/internal_RR_98_12" BEL
        "u_ethernet_readout_interface/internal_RR_98_13" BEL
        "u_ethernet_readout_interface/internal_RR_98_14" BEL
        "u_ethernet_readout_interface/internal_RR_98_15" BEL
        "u_ethernet_readout_interface/internal_RR_97_0" BEL
        "u_ethernet_readout_interface/internal_RR_97_1" BEL
        "u_ethernet_readout_interface/internal_RR_97_2" BEL
        "u_ethernet_readout_interface/internal_RR_97_3" BEL
        "u_ethernet_readout_interface/internal_RR_97_4" BEL
        "u_ethernet_readout_interface/internal_RR_97_5" BEL
        "u_ethernet_readout_interface/internal_RR_97_6" BEL
        "u_ethernet_readout_interface/internal_RR_97_7" BEL
        "u_ethernet_readout_interface/internal_RR_97_8" BEL
        "u_ethernet_readout_interface/internal_RR_97_9" BEL
        "u_ethernet_readout_interface/internal_RR_97_10" BEL
        "u_ethernet_readout_interface/internal_RR_97_11" BEL
        "u_ethernet_readout_interface/internal_RR_97_12" BEL
        "u_ethernet_readout_interface/internal_RR_97_13" BEL
        "u_ethernet_readout_interface/internal_RR_97_14" BEL
        "u_ethernet_readout_interface/internal_RR_97_15" BEL
        "u_ethernet_readout_interface/internal_RR_96_0" BEL
        "u_ethernet_readout_interface/internal_RR_96_1" BEL
        "u_ethernet_readout_interface/internal_RR_96_2" BEL
        "u_ethernet_readout_interface/internal_RR_96_3" BEL
        "u_ethernet_readout_interface/internal_RR_96_4" BEL
        "u_ethernet_readout_interface/internal_RR_96_5" BEL
        "u_ethernet_readout_interface/internal_RR_96_6" BEL
        "u_ethernet_readout_interface/internal_RR_96_7" BEL
        "u_ethernet_readout_interface/internal_RR_96_8" BEL
        "u_ethernet_readout_interface/internal_RR_96_9" BEL
        "u_ethernet_readout_interface/internal_RR_96_10" BEL
        "u_ethernet_readout_interface/internal_RR_96_11" BEL
        "u_ethernet_readout_interface/internal_RR_96_12" BEL
        "u_ethernet_readout_interface/internal_RR_96_13" BEL
        "u_ethernet_readout_interface/internal_RR_96_14" BEL
        "u_ethernet_readout_interface/internal_RR_96_15" BEL
        "u_ethernet_readout_interface/internal_RR_95_0" BEL
        "u_ethernet_readout_interface/internal_RR_95_1" BEL
        "u_ethernet_readout_interface/internal_RR_95_2" BEL
        "u_ethernet_readout_interface/internal_RR_95_3" BEL
        "u_ethernet_readout_interface/internal_RR_95_4" BEL
        "u_ethernet_readout_interface/internal_RR_95_5" BEL
        "u_ethernet_readout_interface/internal_RR_95_6" BEL
        "u_ethernet_readout_interface/internal_RR_95_7" BEL
        "u_ethernet_readout_interface/internal_RR_95_8" BEL
        "u_ethernet_readout_interface/internal_RR_95_9" BEL
        "u_ethernet_readout_interface/internal_RR_95_10" BEL
        "u_ethernet_readout_interface/internal_RR_95_11" BEL
        "u_ethernet_readout_interface/internal_RR_95_12" BEL
        "u_ethernet_readout_interface/internal_RR_95_13" BEL
        "u_ethernet_readout_interface/internal_RR_95_14" BEL
        "u_ethernet_readout_interface/internal_RR_95_15" BEL
        "u_ethernet_readout_interface/internal_RR_92_0" BEL
        "u_ethernet_readout_interface/internal_RR_92_1" BEL
        "u_ethernet_readout_interface/internal_RR_92_2" BEL
        "u_ethernet_readout_interface/internal_RR_92_3" BEL
        "u_ethernet_readout_interface/internal_RR_92_4" BEL
        "u_ethernet_readout_interface/internal_RR_92_5" BEL
        "u_ethernet_readout_interface/internal_RR_92_6" BEL
        "u_ethernet_readout_interface/internal_RR_92_7" BEL
        "u_ethernet_readout_interface/internal_RR_92_8" BEL
        "u_ethernet_readout_interface/internal_RR_92_9" BEL
        "u_ethernet_readout_interface/internal_RR_92_10" BEL
        "u_ethernet_readout_interface/internal_RR_92_11" BEL
        "u_ethernet_readout_interface/internal_RR_92_12" BEL
        "u_ethernet_readout_interface/internal_RR_92_13" BEL
        "u_ethernet_readout_interface/internal_RR_92_14" BEL
        "u_ethernet_readout_interface/internal_RR_92_15" BEL
        "u_ethernet_readout_interface/internal_RR_94_0" BEL
        "u_ethernet_readout_interface/internal_RR_94_1" BEL
        "u_ethernet_readout_interface/internal_RR_94_2" BEL
        "u_ethernet_readout_interface/internal_RR_94_3" BEL
        "u_ethernet_readout_interface/internal_RR_94_4" BEL
        "u_ethernet_readout_interface/internal_RR_94_5" BEL
        "u_ethernet_readout_interface/internal_RR_94_6" BEL
        "u_ethernet_readout_interface/internal_RR_94_7" BEL
        "u_ethernet_readout_interface/internal_RR_94_8" BEL
        "u_ethernet_readout_interface/internal_RR_94_9" BEL
        "u_ethernet_readout_interface/internal_RR_94_10" BEL
        "u_ethernet_readout_interface/internal_RR_94_11" BEL
        "u_ethernet_readout_interface/internal_RR_94_12" BEL
        "u_ethernet_readout_interface/internal_RR_94_13" BEL
        "u_ethernet_readout_interface/internal_RR_94_14" BEL
        "u_ethernet_readout_interface/internal_RR_94_15" BEL
        "u_ethernet_readout_interface/internal_RR_93_0" BEL
        "u_ethernet_readout_interface/internal_RR_93_1" BEL
        "u_ethernet_readout_interface/internal_RR_93_2" BEL
        "u_ethernet_readout_interface/internal_RR_93_3" BEL
        "u_ethernet_readout_interface/internal_RR_93_4" BEL
        "u_ethernet_readout_interface/internal_RR_93_5" BEL
        "u_ethernet_readout_interface/internal_RR_93_6" BEL
        "u_ethernet_readout_interface/internal_RR_93_7" BEL
        "u_ethernet_readout_interface/internal_RR_93_8" BEL
        "u_ethernet_readout_interface/internal_RR_93_9" BEL
        "u_ethernet_readout_interface/internal_RR_93_10" BEL
        "u_ethernet_readout_interface/internal_RR_93_11" BEL
        "u_ethernet_readout_interface/internal_RR_93_12" BEL
        "u_ethernet_readout_interface/internal_RR_93_13" BEL
        "u_ethernet_readout_interface/internal_RR_93_14" BEL
        "u_ethernet_readout_interface/internal_RR_93_15" BEL
        "u_ethernet_readout_interface/internal_RR_91_0" BEL
        "u_ethernet_readout_interface/internal_RR_91_1" BEL
        "u_ethernet_readout_interface/internal_RR_91_2" BEL
        "u_ethernet_readout_interface/internal_RR_91_3" BEL
        "u_ethernet_readout_interface/internal_RR_91_4" BEL
        "u_ethernet_readout_interface/internal_RR_91_5" BEL
        "u_ethernet_readout_interface/internal_RR_91_6" BEL
        "u_ethernet_readout_interface/internal_RR_91_7" BEL
        "u_ethernet_readout_interface/internal_RR_91_8" BEL
        "u_ethernet_readout_interface/internal_RR_91_9" BEL
        "u_ethernet_readout_interface/internal_RR_91_10" BEL
        "u_ethernet_readout_interface/internal_RR_91_11" BEL
        "u_ethernet_readout_interface/internal_RR_91_12" BEL
        "u_ethernet_readout_interface/internal_RR_91_13" BEL
        "u_ethernet_readout_interface/internal_RR_91_14" BEL
        "u_ethernet_readout_interface/internal_RR_91_15" BEL
        "u_ethernet_readout_interface/internal_RR_90_0" BEL
        "u_ethernet_readout_interface/internal_RR_90_1" BEL
        "u_ethernet_readout_interface/internal_RR_90_2" BEL
        "u_ethernet_readout_interface/internal_RR_90_3" BEL
        "u_ethernet_readout_interface/internal_RR_90_4" BEL
        "u_ethernet_readout_interface/internal_RR_90_5" BEL
        "u_ethernet_readout_interface/internal_RR_90_6" BEL
        "u_ethernet_readout_interface/internal_RR_90_7" BEL
        "u_ethernet_readout_interface/internal_RR_90_8" BEL
        "u_ethernet_readout_interface/internal_RR_90_9" BEL
        "u_ethernet_readout_interface/internal_RR_90_10" BEL
        "u_ethernet_readout_interface/internal_RR_90_11" BEL
        "u_ethernet_readout_interface/internal_RR_90_12" BEL
        "u_ethernet_readout_interface/internal_RR_90_13" BEL
        "u_ethernet_readout_interface/internal_RR_90_14" BEL
        "u_ethernet_readout_interface/internal_RR_90_15" BEL
        "u_ethernet_readout_interface/internal_RR_89_0" BEL
        "u_ethernet_readout_interface/internal_RR_89_1" BEL
        "u_ethernet_readout_interface/internal_RR_89_2" BEL
        "u_ethernet_readout_interface/internal_RR_89_3" BEL
        "u_ethernet_readout_interface/internal_RR_89_4" BEL
        "u_ethernet_readout_interface/internal_RR_89_5" BEL
        "u_ethernet_readout_interface/internal_RR_89_6" BEL
        "u_ethernet_readout_interface/internal_RR_89_7" BEL
        "u_ethernet_readout_interface/internal_RR_89_8" BEL
        "u_ethernet_readout_interface/internal_RR_89_9" BEL
        "u_ethernet_readout_interface/internal_RR_89_10" BEL
        "u_ethernet_readout_interface/internal_RR_89_11" BEL
        "u_ethernet_readout_interface/internal_RR_89_12" BEL
        "u_ethernet_readout_interface/internal_RR_89_13" BEL
        "u_ethernet_readout_interface/internal_RR_89_14" BEL
        "u_ethernet_readout_interface/internal_RR_89_15" BEL
        "u_ethernet_readout_interface/internal_RR_88_0" BEL
        "u_ethernet_readout_interface/internal_RR_88_1" BEL
        "u_ethernet_readout_interface/internal_RR_88_2" BEL
        "u_ethernet_readout_interface/internal_RR_88_3" BEL
        "u_ethernet_readout_interface/internal_RR_88_4" BEL
        "u_ethernet_readout_interface/internal_RR_88_5" BEL
        "u_ethernet_readout_interface/internal_RR_88_6" BEL
        "u_ethernet_readout_interface/internal_RR_88_7" BEL
        "u_ethernet_readout_interface/internal_RR_88_8" BEL
        "u_ethernet_readout_interface/internal_RR_88_9" BEL
        "u_ethernet_readout_interface/internal_RR_88_10" BEL
        "u_ethernet_readout_interface/internal_RR_88_11" BEL
        "u_ethernet_readout_interface/internal_RR_88_12" BEL
        "u_ethernet_readout_interface/internal_RR_88_13" BEL
        "u_ethernet_readout_interface/internal_RR_88_14" BEL
        "u_ethernet_readout_interface/internal_RR_88_15" BEL
        "u_ethernet_readout_interface/internal_RR_87_0" BEL
        "u_ethernet_readout_interface/internal_RR_87_1" BEL
        "u_ethernet_readout_interface/internal_RR_87_2" BEL
        "u_ethernet_readout_interface/internal_RR_87_3" BEL
        "u_ethernet_readout_interface/internal_RR_87_4" BEL
        "u_ethernet_readout_interface/internal_RR_87_5" BEL
        "u_ethernet_readout_interface/internal_RR_87_6" BEL
        "u_ethernet_readout_interface/internal_RR_87_7" BEL
        "u_ethernet_readout_interface/internal_RR_87_8" BEL
        "u_ethernet_readout_interface/internal_RR_87_9" BEL
        "u_ethernet_readout_interface/internal_RR_87_10" BEL
        "u_ethernet_readout_interface/internal_RR_87_11" BEL
        "u_ethernet_readout_interface/internal_RR_87_12" BEL
        "u_ethernet_readout_interface/internal_RR_87_13" BEL
        "u_ethernet_readout_interface/internal_RR_87_14" BEL
        "u_ethernet_readout_interface/internal_RR_87_15" BEL
        "u_ethernet_readout_interface/internal_RR_86_0" BEL
        "u_ethernet_readout_interface/internal_RR_86_1" BEL
        "u_ethernet_readout_interface/internal_RR_86_2" BEL
        "u_ethernet_readout_interface/internal_RR_86_3" BEL
        "u_ethernet_readout_interface/internal_RR_86_4" BEL
        "u_ethernet_readout_interface/internal_RR_86_5" BEL
        "u_ethernet_readout_interface/internal_RR_86_6" BEL
        "u_ethernet_readout_interface/internal_RR_86_7" BEL
        "u_ethernet_readout_interface/internal_RR_86_8" BEL
        "u_ethernet_readout_interface/internal_RR_86_9" BEL
        "u_ethernet_readout_interface/internal_RR_86_10" BEL
        "u_ethernet_readout_interface/internal_RR_86_11" BEL
        "u_ethernet_readout_interface/internal_RR_86_12" BEL
        "u_ethernet_readout_interface/internal_RR_86_13" BEL
        "u_ethernet_readout_interface/internal_RR_86_14" BEL
        "u_ethernet_readout_interface/internal_RR_86_15" BEL
        "u_ethernet_readout_interface/internal_RR_85_0" BEL
        "u_ethernet_readout_interface/internal_RR_85_1" BEL
        "u_ethernet_readout_interface/internal_RR_85_2" BEL
        "u_ethernet_readout_interface/internal_RR_85_3" BEL
        "u_ethernet_readout_interface/internal_RR_85_4" BEL
        "u_ethernet_readout_interface/internal_RR_85_5" BEL
        "u_ethernet_readout_interface/internal_RR_85_6" BEL
        "u_ethernet_readout_interface/internal_RR_85_7" BEL
        "u_ethernet_readout_interface/internal_RR_85_8" BEL
        "u_ethernet_readout_interface/internal_RR_85_9" BEL
        "u_ethernet_readout_interface/internal_RR_85_10" BEL
        "u_ethernet_readout_interface/internal_RR_85_11" BEL
        "u_ethernet_readout_interface/internal_RR_85_12" BEL
        "u_ethernet_readout_interface/internal_RR_85_13" BEL
        "u_ethernet_readout_interface/internal_RR_85_14" BEL
        "u_ethernet_readout_interface/internal_RR_85_15" BEL
        "u_ethernet_readout_interface/internal_RR_84_0" BEL
        "u_ethernet_readout_interface/internal_RR_84_1" BEL
        "u_ethernet_readout_interface/internal_RR_84_2" BEL
        "u_ethernet_readout_interface/internal_RR_84_3" BEL
        "u_ethernet_readout_interface/internal_RR_84_4" BEL
        "u_ethernet_readout_interface/internal_RR_84_5" BEL
        "u_ethernet_readout_interface/internal_RR_84_6" BEL
        "u_ethernet_readout_interface/internal_RR_84_7" BEL
        "u_ethernet_readout_interface/internal_RR_84_8" BEL
        "u_ethernet_readout_interface/internal_RR_84_9" BEL
        "u_ethernet_readout_interface/internal_RR_84_10" BEL
        "u_ethernet_readout_interface/internal_RR_84_11" BEL
        "u_ethernet_readout_interface/internal_RR_84_12" BEL
        "u_ethernet_readout_interface/internal_RR_84_13" BEL
        "u_ethernet_readout_interface/internal_RR_84_14" BEL
        "u_ethernet_readout_interface/internal_RR_84_15" BEL
        "u_ethernet_readout_interface/internal_RR_83_0" BEL
        "u_ethernet_readout_interface/internal_RR_83_1" BEL
        "u_ethernet_readout_interface/internal_RR_83_2" BEL
        "u_ethernet_readout_interface/internal_RR_83_3" BEL
        "u_ethernet_readout_interface/internal_RR_83_4" BEL
        "u_ethernet_readout_interface/internal_RR_83_5" BEL
        "u_ethernet_readout_interface/internal_RR_83_6" BEL
        "u_ethernet_readout_interface/internal_RR_83_7" BEL
        "u_ethernet_readout_interface/internal_RR_83_8" BEL
        "u_ethernet_readout_interface/internal_RR_83_9" BEL
        "u_ethernet_readout_interface/internal_RR_83_10" BEL
        "u_ethernet_readout_interface/internal_RR_83_11" BEL
        "u_ethernet_readout_interface/internal_RR_83_12" BEL
        "u_ethernet_readout_interface/internal_RR_83_13" BEL
        "u_ethernet_readout_interface/internal_RR_83_14" BEL
        "u_ethernet_readout_interface/internal_RR_83_15" BEL
        "u_ethernet_readout_interface/internal_RR_82_0" BEL
        "u_ethernet_readout_interface/internal_RR_82_1" BEL
        "u_ethernet_readout_interface/internal_RR_82_2" BEL
        "u_ethernet_readout_interface/internal_RR_82_3" BEL
        "u_ethernet_readout_interface/internal_RR_82_4" BEL
        "u_ethernet_readout_interface/internal_RR_82_5" BEL
        "u_ethernet_readout_interface/internal_RR_82_6" BEL
        "u_ethernet_readout_interface/internal_RR_82_7" BEL
        "u_ethernet_readout_interface/internal_RR_82_8" BEL
        "u_ethernet_readout_interface/internal_RR_82_9" BEL
        "u_ethernet_readout_interface/internal_RR_82_10" BEL
        "u_ethernet_readout_interface/internal_RR_82_11" BEL
        "u_ethernet_readout_interface/internal_RR_82_12" BEL
        "u_ethernet_readout_interface/internal_RR_82_13" BEL
        "u_ethernet_readout_interface/internal_RR_82_14" BEL
        "u_ethernet_readout_interface/internal_RR_82_15" BEL
        "u_ethernet_readout_interface/internal_RR_81_0" BEL
        "u_ethernet_readout_interface/internal_RR_81_1" BEL
        "u_ethernet_readout_interface/internal_RR_81_2" BEL
        "u_ethernet_readout_interface/internal_RR_81_3" BEL
        "u_ethernet_readout_interface/internal_RR_81_4" BEL
        "u_ethernet_readout_interface/internal_RR_81_5" BEL
        "u_ethernet_readout_interface/internal_RR_81_6" BEL
        "u_ethernet_readout_interface/internal_RR_81_7" BEL
        "u_ethernet_readout_interface/internal_RR_81_8" BEL
        "u_ethernet_readout_interface/internal_RR_81_9" BEL
        "u_ethernet_readout_interface/internal_RR_81_10" BEL
        "u_ethernet_readout_interface/internal_RR_81_11" BEL
        "u_ethernet_readout_interface/internal_RR_81_12" BEL
        "u_ethernet_readout_interface/internal_RR_81_13" BEL
        "u_ethernet_readout_interface/internal_RR_81_14" BEL
        "u_ethernet_readout_interface/internal_RR_81_15" BEL
        "u_ethernet_readout_interface/internal_RR_80_0" BEL
        "u_ethernet_readout_interface/internal_RR_80_1" BEL
        "u_ethernet_readout_interface/internal_RR_80_2" BEL
        "u_ethernet_readout_interface/internal_RR_80_3" BEL
        "u_ethernet_readout_interface/internal_RR_80_4" BEL
        "u_ethernet_readout_interface/internal_RR_80_5" BEL
        "u_ethernet_readout_interface/internal_RR_80_6" BEL
        "u_ethernet_readout_interface/internal_RR_80_7" BEL
        "u_ethernet_readout_interface/internal_RR_80_8" BEL
        "u_ethernet_readout_interface/internal_RR_80_9" BEL
        "u_ethernet_readout_interface/internal_RR_80_10" BEL
        "u_ethernet_readout_interface/internal_RR_80_11" BEL
        "u_ethernet_readout_interface/internal_RR_80_12" BEL
        "u_ethernet_readout_interface/internal_RR_80_13" BEL
        "u_ethernet_readout_interface/internal_RR_80_14" BEL
        "u_ethernet_readout_interface/internal_RR_80_15" BEL
        "u_ethernet_readout_interface/internal_RR_79_0" BEL
        "u_ethernet_readout_interface/internal_RR_79_1" BEL
        "u_ethernet_readout_interface/internal_RR_79_2" BEL
        "u_ethernet_readout_interface/internal_RR_79_3" BEL
        "u_ethernet_readout_interface/internal_RR_79_4" BEL
        "u_ethernet_readout_interface/internal_RR_79_5" BEL
        "u_ethernet_readout_interface/internal_RR_79_6" BEL
        "u_ethernet_readout_interface/internal_RR_79_7" BEL
        "u_ethernet_readout_interface/internal_RR_79_8" BEL
        "u_ethernet_readout_interface/internal_RR_79_9" BEL
        "u_ethernet_readout_interface/internal_RR_79_10" BEL
        "u_ethernet_readout_interface/internal_RR_79_11" BEL
        "u_ethernet_readout_interface/internal_RR_79_12" BEL
        "u_ethernet_readout_interface/internal_RR_79_13" BEL
        "u_ethernet_readout_interface/internal_RR_79_14" BEL
        "u_ethernet_readout_interface/internal_RR_79_15" BEL
        "u_ethernet_readout_interface/internal_RR_78_0" BEL
        "u_ethernet_readout_interface/internal_RR_78_1" BEL
        "u_ethernet_readout_interface/internal_RR_78_2" BEL
        "u_ethernet_readout_interface/internal_RR_78_3" BEL
        "u_ethernet_readout_interface/internal_RR_78_4" BEL
        "u_ethernet_readout_interface/internal_RR_78_5" BEL
        "u_ethernet_readout_interface/internal_RR_78_6" BEL
        "u_ethernet_readout_interface/internal_RR_78_7" BEL
        "u_ethernet_readout_interface/internal_RR_78_8" BEL
        "u_ethernet_readout_interface/internal_RR_78_9" BEL
        "u_ethernet_readout_interface/internal_RR_78_10" BEL
        "u_ethernet_readout_interface/internal_RR_78_11" BEL
        "u_ethernet_readout_interface/internal_RR_78_12" BEL
        "u_ethernet_readout_interface/internal_RR_78_13" BEL
        "u_ethernet_readout_interface/internal_RR_78_14" BEL
        "u_ethernet_readout_interface/internal_RR_78_15" BEL
        "u_ethernet_readout_interface/internal_RR_77_0" BEL
        "u_ethernet_readout_interface/internal_RR_77_1" BEL
        "u_ethernet_readout_interface/internal_RR_77_2" BEL
        "u_ethernet_readout_interface/internal_RR_77_3" BEL
        "u_ethernet_readout_interface/internal_RR_77_4" BEL
        "u_ethernet_readout_interface/internal_RR_77_5" BEL
        "u_ethernet_readout_interface/internal_RR_77_6" BEL
        "u_ethernet_readout_interface/internal_RR_77_7" BEL
        "u_ethernet_readout_interface/internal_RR_77_8" BEL
        "u_ethernet_readout_interface/internal_RR_77_9" BEL
        "u_ethernet_readout_interface/internal_RR_77_10" BEL
        "u_ethernet_readout_interface/internal_RR_77_11" BEL
        "u_ethernet_readout_interface/internal_RR_77_12" BEL
        "u_ethernet_readout_interface/internal_RR_77_13" BEL
        "u_ethernet_readout_interface/internal_RR_77_14" BEL
        "u_ethernet_readout_interface/internal_RR_77_15" BEL
        "u_ethernet_readout_interface/internal_RR_76_0" BEL
        "u_ethernet_readout_interface/internal_RR_76_1" BEL
        "u_ethernet_readout_interface/internal_RR_76_2" BEL
        "u_ethernet_readout_interface/internal_RR_76_3" BEL
        "u_ethernet_readout_interface/internal_RR_76_4" BEL
        "u_ethernet_readout_interface/internal_RR_76_5" BEL
        "u_ethernet_readout_interface/internal_RR_76_6" BEL
        "u_ethernet_readout_interface/internal_RR_76_7" BEL
        "u_ethernet_readout_interface/internal_RR_76_8" BEL
        "u_ethernet_readout_interface/internal_RR_76_9" BEL
        "u_ethernet_readout_interface/internal_RR_76_10" BEL
        "u_ethernet_readout_interface/internal_RR_76_11" BEL
        "u_ethernet_readout_interface/internal_RR_76_12" BEL
        "u_ethernet_readout_interface/internal_RR_76_13" BEL
        "u_ethernet_readout_interface/internal_RR_76_14" BEL
        "u_ethernet_readout_interface/internal_RR_76_15" BEL
        "u_ethernet_readout_interface/internal_RR_75_0" BEL
        "u_ethernet_readout_interface/internal_RR_75_1" BEL
        "u_ethernet_readout_interface/internal_RR_75_2" BEL
        "u_ethernet_readout_interface/internal_RR_75_3" BEL
        "u_ethernet_readout_interface/internal_RR_75_4" BEL
        "u_ethernet_readout_interface/internal_RR_75_5" BEL
        "u_ethernet_readout_interface/internal_RR_75_6" BEL
        "u_ethernet_readout_interface/internal_RR_75_7" BEL
        "u_ethernet_readout_interface/internal_RR_75_8" BEL
        "u_ethernet_readout_interface/internal_RR_75_9" BEL
        "u_ethernet_readout_interface/internal_RR_75_10" BEL
        "u_ethernet_readout_interface/internal_RR_75_11" BEL
        "u_ethernet_readout_interface/internal_RR_75_12" BEL
        "u_ethernet_readout_interface/internal_RR_75_13" BEL
        "u_ethernet_readout_interface/internal_RR_75_14" BEL
        "u_ethernet_readout_interface/internal_RR_75_15" BEL
        "u_ethernet_readout_interface/internal_RR_74_0" BEL
        "u_ethernet_readout_interface/internal_RR_74_1" BEL
        "u_ethernet_readout_interface/internal_RR_74_2" BEL
        "u_ethernet_readout_interface/internal_RR_74_3" BEL
        "u_ethernet_readout_interface/internal_RR_74_4" BEL
        "u_ethernet_readout_interface/internal_RR_74_5" BEL
        "u_ethernet_readout_interface/internal_RR_74_6" BEL
        "u_ethernet_readout_interface/internal_RR_74_7" BEL
        "u_ethernet_readout_interface/internal_RR_74_8" BEL
        "u_ethernet_readout_interface/internal_RR_74_9" BEL
        "u_ethernet_readout_interface/internal_RR_74_10" BEL
        "u_ethernet_readout_interface/internal_RR_74_11" BEL
        "u_ethernet_readout_interface/internal_RR_74_12" BEL
        "u_ethernet_readout_interface/internal_RR_74_13" BEL
        "u_ethernet_readout_interface/internal_RR_74_14" BEL
        "u_ethernet_readout_interface/internal_RR_74_15" BEL
        "u_ethernet_readout_interface/internal_RR_73_0" BEL
        "u_ethernet_readout_interface/internal_RR_73_1" BEL
        "u_ethernet_readout_interface/internal_RR_73_2" BEL
        "u_ethernet_readout_interface/internal_RR_73_3" BEL
        "u_ethernet_readout_interface/internal_RR_73_4" BEL
        "u_ethernet_readout_interface/internal_RR_73_5" BEL
        "u_ethernet_readout_interface/internal_RR_73_6" BEL
        "u_ethernet_readout_interface/internal_RR_73_7" BEL
        "u_ethernet_readout_interface/internal_RR_73_8" BEL
        "u_ethernet_readout_interface/internal_RR_73_9" BEL
        "u_ethernet_readout_interface/internal_RR_73_10" BEL
        "u_ethernet_readout_interface/internal_RR_73_11" BEL
        "u_ethernet_readout_interface/internal_RR_73_12" BEL
        "u_ethernet_readout_interface/internal_RR_73_13" BEL
        "u_ethernet_readout_interface/internal_RR_73_14" BEL
        "u_ethernet_readout_interface/internal_RR_73_15" BEL
        "u_ethernet_readout_interface/internal_RR_72_0" BEL
        "u_ethernet_readout_interface/internal_RR_72_1" BEL
        "u_ethernet_readout_interface/internal_RR_72_2" BEL
        "u_ethernet_readout_interface/internal_RR_72_3" BEL
        "u_ethernet_readout_interface/internal_RR_72_4" BEL
        "u_ethernet_readout_interface/internal_RR_72_5" BEL
        "u_ethernet_readout_interface/internal_RR_72_6" BEL
        "u_ethernet_readout_interface/internal_RR_72_7" BEL
        "u_ethernet_readout_interface/internal_RR_72_8" BEL
        "u_ethernet_readout_interface/internal_RR_72_9" BEL
        "u_ethernet_readout_interface/internal_RR_72_10" BEL
        "u_ethernet_readout_interface/internal_RR_72_11" BEL
        "u_ethernet_readout_interface/internal_RR_72_12" BEL
        "u_ethernet_readout_interface/internal_RR_72_13" BEL
        "u_ethernet_readout_interface/internal_RR_72_14" BEL
        "u_ethernet_readout_interface/internal_RR_72_15" BEL
        "u_ethernet_readout_interface/internal_RR_71_0" BEL
        "u_ethernet_readout_interface/internal_RR_71_1" BEL
        "u_ethernet_readout_interface/internal_RR_71_2" BEL
        "u_ethernet_readout_interface/internal_RR_71_3" BEL
        "u_ethernet_readout_interface/internal_RR_71_4" BEL
        "u_ethernet_readout_interface/internal_RR_71_5" BEL
        "u_ethernet_readout_interface/internal_RR_71_6" BEL
        "u_ethernet_readout_interface/internal_RR_71_7" BEL
        "u_ethernet_readout_interface/internal_RR_71_8" BEL
        "u_ethernet_readout_interface/internal_RR_71_9" BEL
        "u_ethernet_readout_interface/internal_RR_71_10" BEL
        "u_ethernet_readout_interface/internal_RR_71_11" BEL
        "u_ethernet_readout_interface/internal_RR_71_12" BEL
        "u_ethernet_readout_interface/internal_RR_71_13" BEL
        "u_ethernet_readout_interface/internal_RR_71_14" BEL
        "u_ethernet_readout_interface/internal_RR_71_15" BEL
        "u_ethernet_readout_interface/internal_RR_70_0" BEL
        "u_ethernet_readout_interface/internal_RR_70_1" BEL
        "u_ethernet_readout_interface/internal_RR_70_2" BEL
        "u_ethernet_readout_interface/internal_RR_70_3" BEL
        "u_ethernet_readout_interface/internal_RR_70_4" BEL
        "u_ethernet_readout_interface/internal_RR_70_5" BEL
        "u_ethernet_readout_interface/internal_RR_70_6" BEL
        "u_ethernet_readout_interface/internal_RR_70_7" BEL
        "u_ethernet_readout_interface/internal_RR_70_8" BEL
        "u_ethernet_readout_interface/internal_RR_70_9" BEL
        "u_ethernet_readout_interface/internal_RR_70_10" BEL
        "u_ethernet_readout_interface/internal_RR_70_11" BEL
        "u_ethernet_readout_interface/internal_RR_70_12" BEL
        "u_ethernet_readout_interface/internal_RR_70_13" BEL
        "u_ethernet_readout_interface/internal_RR_70_14" BEL
        "u_ethernet_readout_interface/internal_RR_70_15" BEL
        "u_ethernet_readout_interface/internal_RR_69_0" BEL
        "u_ethernet_readout_interface/internal_RR_69_1" BEL
        "u_ethernet_readout_interface/internal_RR_69_2" BEL
        "u_ethernet_readout_interface/internal_RR_69_3" BEL
        "u_ethernet_readout_interface/internal_RR_69_4" BEL
        "u_ethernet_readout_interface/internal_RR_69_5" BEL
        "u_ethernet_readout_interface/internal_RR_69_6" BEL
        "u_ethernet_readout_interface/internal_RR_69_7" BEL
        "u_ethernet_readout_interface/internal_RR_69_8" BEL
        "u_ethernet_readout_interface/internal_RR_69_9" BEL
        "u_ethernet_readout_interface/internal_RR_69_10" BEL
        "u_ethernet_readout_interface/internal_RR_69_11" BEL
        "u_ethernet_readout_interface/internal_RR_69_12" BEL
        "u_ethernet_readout_interface/internal_RR_69_13" BEL
        "u_ethernet_readout_interface/internal_RR_69_14" BEL
        "u_ethernet_readout_interface/internal_RR_69_15" BEL
        "u_ethernet_readout_interface/internal_RR_68_0" BEL
        "u_ethernet_readout_interface/internal_RR_68_1" BEL
        "u_ethernet_readout_interface/internal_RR_68_2" BEL
        "u_ethernet_readout_interface/internal_RR_68_3" BEL
        "u_ethernet_readout_interface/internal_RR_68_4" BEL
        "u_ethernet_readout_interface/internal_RR_68_5" BEL
        "u_ethernet_readout_interface/internal_RR_68_6" BEL
        "u_ethernet_readout_interface/internal_RR_68_7" BEL
        "u_ethernet_readout_interface/internal_RR_68_8" BEL
        "u_ethernet_readout_interface/internal_RR_68_9" BEL
        "u_ethernet_readout_interface/internal_RR_68_10" BEL
        "u_ethernet_readout_interface/internal_RR_68_11" BEL
        "u_ethernet_readout_interface/internal_RR_68_12" BEL
        "u_ethernet_readout_interface/internal_RR_68_13" BEL
        "u_ethernet_readout_interface/internal_RR_68_14" BEL
        "u_ethernet_readout_interface/internal_RR_68_15" BEL
        "u_ethernet_readout_interface/internal_RR_67_0" BEL
        "u_ethernet_readout_interface/internal_RR_67_1" BEL
        "u_ethernet_readout_interface/internal_RR_67_2" BEL
        "u_ethernet_readout_interface/internal_RR_67_3" BEL
        "u_ethernet_readout_interface/internal_RR_67_4" BEL
        "u_ethernet_readout_interface/internal_RR_67_5" BEL
        "u_ethernet_readout_interface/internal_RR_67_6" BEL
        "u_ethernet_readout_interface/internal_RR_67_7" BEL
        "u_ethernet_readout_interface/internal_RR_67_8" BEL
        "u_ethernet_readout_interface/internal_RR_67_9" BEL
        "u_ethernet_readout_interface/internal_RR_67_10" BEL
        "u_ethernet_readout_interface/internal_RR_67_11" BEL
        "u_ethernet_readout_interface/internal_RR_67_12" BEL
        "u_ethernet_readout_interface/internal_RR_67_13" BEL
        "u_ethernet_readout_interface/internal_RR_67_14" BEL
        "u_ethernet_readout_interface/internal_RR_67_15" BEL
        "u_ethernet_readout_interface/internal_RR_66_0" BEL
        "u_ethernet_readout_interface/internal_RR_66_1" BEL
        "u_ethernet_readout_interface/internal_RR_66_2" BEL
        "u_ethernet_readout_interface/internal_RR_66_3" BEL
        "u_ethernet_readout_interface/internal_RR_66_4" BEL
        "u_ethernet_readout_interface/internal_RR_66_5" BEL
        "u_ethernet_readout_interface/internal_RR_66_6" BEL
        "u_ethernet_readout_interface/internal_RR_66_7" BEL
        "u_ethernet_readout_interface/internal_RR_66_8" BEL
        "u_ethernet_readout_interface/internal_RR_66_9" BEL
        "u_ethernet_readout_interface/internal_RR_66_10" BEL
        "u_ethernet_readout_interface/internal_RR_66_11" BEL
        "u_ethernet_readout_interface/internal_RR_66_12" BEL
        "u_ethernet_readout_interface/internal_RR_66_13" BEL
        "u_ethernet_readout_interface/internal_RR_66_14" BEL
        "u_ethernet_readout_interface/internal_RR_66_15" BEL
        "u_ethernet_readout_interface/internal_RR_65_0" BEL
        "u_ethernet_readout_interface/internal_RR_65_1" BEL
        "u_ethernet_readout_interface/internal_RR_65_2" BEL
        "u_ethernet_readout_interface/internal_RR_65_3" BEL
        "u_ethernet_readout_interface/internal_RR_65_4" BEL
        "u_ethernet_readout_interface/internal_RR_65_5" BEL
        "u_ethernet_readout_interface/internal_RR_65_6" BEL
        "u_ethernet_readout_interface/internal_RR_65_7" BEL
        "u_ethernet_readout_interface/internal_RR_65_8" BEL
        "u_ethernet_readout_interface/internal_RR_65_9" BEL
        "u_ethernet_readout_interface/internal_RR_65_10" BEL
        "u_ethernet_readout_interface/internal_RR_65_11" BEL
        "u_ethernet_readout_interface/internal_RR_65_12" BEL
        "u_ethernet_readout_interface/internal_RR_65_13" BEL
        "u_ethernet_readout_interface/internal_RR_65_14" BEL
        "u_ethernet_readout_interface/internal_RR_65_15" BEL
        "u_ethernet_readout_interface/internal_RR_64_0" BEL
        "u_ethernet_readout_interface/internal_RR_64_1" BEL
        "u_ethernet_readout_interface/internal_RR_64_2" BEL
        "u_ethernet_readout_interface/internal_RR_64_3" BEL
        "u_ethernet_readout_interface/internal_RR_64_4" BEL
        "u_ethernet_readout_interface/internal_RR_64_5" BEL
        "u_ethernet_readout_interface/internal_RR_64_6" BEL
        "u_ethernet_readout_interface/internal_RR_64_7" BEL
        "u_ethernet_readout_interface/internal_RR_64_8" BEL
        "u_ethernet_readout_interface/internal_RR_64_9" BEL
        "u_ethernet_readout_interface/internal_RR_64_10" BEL
        "u_ethernet_readout_interface/internal_RR_64_11" BEL
        "u_ethernet_readout_interface/internal_RR_64_12" BEL
        "u_ethernet_readout_interface/internal_RR_64_13" BEL
        "u_ethernet_readout_interface/internal_RR_64_14" BEL
        "u_ethernet_readout_interface/internal_RR_64_15" BEL
        "u_ethernet_readout_interface/internal_RR_63_0" BEL
        "u_ethernet_readout_interface/internal_RR_63_1" BEL
        "u_ethernet_readout_interface/internal_RR_63_2" BEL
        "u_ethernet_readout_interface/internal_RR_63_3" BEL
        "u_ethernet_readout_interface/internal_RR_63_4" BEL
        "u_ethernet_readout_interface/internal_RR_63_5" BEL
        "u_ethernet_readout_interface/internal_RR_63_6" BEL
        "u_ethernet_readout_interface/internal_RR_63_7" BEL
        "u_ethernet_readout_interface/internal_RR_63_8" BEL
        "u_ethernet_readout_interface/internal_RR_63_9" BEL
        "u_ethernet_readout_interface/internal_RR_63_10" BEL
        "u_ethernet_readout_interface/internal_RR_63_11" BEL
        "u_ethernet_readout_interface/internal_RR_63_12" BEL
        "u_ethernet_readout_interface/internal_RR_63_13" BEL
        "u_ethernet_readout_interface/internal_RR_63_14" BEL
        "u_ethernet_readout_interface/internal_RR_63_15" BEL
        "u_ethernet_readout_interface/internal_RR_62_0" BEL
        "u_ethernet_readout_interface/internal_RR_62_1" BEL
        "u_ethernet_readout_interface/internal_RR_62_2" BEL
        "u_ethernet_readout_interface/internal_RR_62_3" BEL
        "u_ethernet_readout_interface/internal_RR_62_4" BEL
        "u_ethernet_readout_interface/internal_RR_62_5" BEL
        "u_ethernet_readout_interface/internal_RR_62_6" BEL
        "u_ethernet_readout_interface/internal_RR_62_7" BEL
        "u_ethernet_readout_interface/internal_RR_62_8" BEL
        "u_ethernet_readout_interface/internal_RR_62_9" BEL
        "u_ethernet_readout_interface/internal_RR_62_10" BEL
        "u_ethernet_readout_interface/internal_RR_62_11" BEL
        "u_ethernet_readout_interface/internal_RR_62_12" BEL
        "u_ethernet_readout_interface/internal_RR_62_13" BEL
        "u_ethernet_readout_interface/internal_RR_62_14" BEL
        "u_ethernet_readout_interface/internal_RR_62_15" BEL
        "u_ethernet_readout_interface/internal_RR_61_0" BEL
        "u_ethernet_readout_interface/internal_RR_61_1" BEL
        "u_ethernet_readout_interface/internal_RR_61_2" BEL
        "u_ethernet_readout_interface/internal_RR_61_3" BEL
        "u_ethernet_readout_interface/internal_RR_61_4" BEL
        "u_ethernet_readout_interface/internal_RR_61_5" BEL
        "u_ethernet_readout_interface/internal_RR_61_6" BEL
        "u_ethernet_readout_interface/internal_RR_61_7" BEL
        "u_ethernet_readout_interface/internal_RR_61_8" BEL
        "u_ethernet_readout_interface/internal_RR_61_9" BEL
        "u_ethernet_readout_interface/internal_RR_61_10" BEL
        "u_ethernet_readout_interface/internal_RR_61_11" BEL
        "u_ethernet_readout_interface/internal_RR_61_12" BEL
        "u_ethernet_readout_interface/internal_RR_61_13" BEL
        "u_ethernet_readout_interface/internal_RR_61_14" BEL
        "u_ethernet_readout_interface/internal_RR_61_15" BEL
        "u_ethernet_readout_interface/internal_RR_60_0" BEL
        "u_ethernet_readout_interface/internal_RR_60_1" BEL
        "u_ethernet_readout_interface/internal_RR_60_2" BEL
        "u_ethernet_readout_interface/internal_RR_60_3" BEL
        "u_ethernet_readout_interface/internal_RR_60_4" BEL
        "u_ethernet_readout_interface/internal_RR_60_5" BEL
        "u_ethernet_readout_interface/internal_RR_60_6" BEL
        "u_ethernet_readout_interface/internal_RR_60_7" BEL
        "u_ethernet_readout_interface/internal_RR_60_8" BEL
        "u_ethernet_readout_interface/internal_RR_60_9" BEL
        "u_ethernet_readout_interface/internal_RR_60_10" BEL
        "u_ethernet_readout_interface/internal_RR_60_11" BEL
        "u_ethernet_readout_interface/internal_RR_60_12" BEL
        "u_ethernet_readout_interface/internal_RR_60_13" BEL
        "u_ethernet_readout_interface/internal_RR_60_14" BEL
        "u_ethernet_readout_interface/internal_RR_60_15" BEL
        "u_ethernet_readout_interface/internal_RR_59_0" BEL
        "u_ethernet_readout_interface/internal_RR_59_1" BEL
        "u_ethernet_readout_interface/internal_RR_59_2" BEL
        "u_ethernet_readout_interface/internal_RR_59_3" BEL
        "u_ethernet_readout_interface/internal_RR_59_4" BEL
        "u_ethernet_readout_interface/internal_RR_59_5" BEL
        "u_ethernet_readout_interface/internal_RR_59_6" BEL
        "u_ethernet_readout_interface/internal_RR_59_7" BEL
        "u_ethernet_readout_interface/internal_RR_59_8" BEL
        "u_ethernet_readout_interface/internal_RR_59_9" BEL
        "u_ethernet_readout_interface/internal_RR_59_10" BEL
        "u_ethernet_readout_interface/internal_RR_59_11" BEL
        "u_ethernet_readout_interface/internal_RR_59_12" BEL
        "u_ethernet_readout_interface/internal_RR_59_13" BEL
        "u_ethernet_readout_interface/internal_RR_59_14" BEL
        "u_ethernet_readout_interface/internal_RR_59_15" BEL
        "u_ethernet_readout_interface/internal_RR_58_0" BEL
        "u_ethernet_readout_interface/internal_RR_58_1" BEL
        "u_ethernet_readout_interface/internal_RR_58_2" BEL
        "u_ethernet_readout_interface/internal_RR_58_3" BEL
        "u_ethernet_readout_interface/internal_RR_58_4" BEL
        "u_ethernet_readout_interface/internal_RR_58_5" BEL
        "u_ethernet_readout_interface/internal_RR_58_6" BEL
        "u_ethernet_readout_interface/internal_RR_58_7" BEL
        "u_ethernet_readout_interface/internal_RR_58_8" BEL
        "u_ethernet_readout_interface/internal_RR_58_9" BEL
        "u_ethernet_readout_interface/internal_RR_58_10" BEL
        "u_ethernet_readout_interface/internal_RR_58_11" BEL
        "u_ethernet_readout_interface/internal_RR_58_12" BEL
        "u_ethernet_readout_interface/internal_RR_58_13" BEL
        "u_ethernet_readout_interface/internal_RR_58_14" BEL
        "u_ethernet_readout_interface/internal_RR_58_15" BEL
        "u_ethernet_readout_interface/internal_RR_57_0" BEL
        "u_ethernet_readout_interface/internal_RR_57_1" BEL
        "u_ethernet_readout_interface/internal_RR_57_2" BEL
        "u_ethernet_readout_interface/internal_RR_57_3" BEL
        "u_ethernet_readout_interface/internal_RR_57_4" BEL
        "u_ethernet_readout_interface/internal_RR_57_5" BEL
        "u_ethernet_readout_interface/internal_RR_57_6" BEL
        "u_ethernet_readout_interface/internal_RR_57_7" BEL
        "u_ethernet_readout_interface/internal_RR_57_8" BEL
        "u_ethernet_readout_interface/internal_RR_57_9" BEL
        "u_ethernet_readout_interface/internal_RR_57_10" BEL
        "u_ethernet_readout_interface/internal_RR_57_11" BEL
        "u_ethernet_readout_interface/internal_RR_57_12" BEL
        "u_ethernet_readout_interface/internal_RR_57_13" BEL
        "u_ethernet_readout_interface/internal_RR_57_14" BEL
        "u_ethernet_readout_interface/internal_RR_57_15" BEL
        "u_ethernet_readout_interface/internal_RR_56_0" BEL
        "u_ethernet_readout_interface/internal_RR_56_1" BEL
        "u_ethernet_readout_interface/internal_RR_56_2" BEL
        "u_ethernet_readout_interface/internal_RR_56_3" BEL
        "u_ethernet_readout_interface/internal_RR_56_4" BEL
        "u_ethernet_readout_interface/internal_RR_56_5" BEL
        "u_ethernet_readout_interface/internal_RR_56_6" BEL
        "u_ethernet_readout_interface/internal_RR_56_7" BEL
        "u_ethernet_readout_interface/internal_RR_56_8" BEL
        "u_ethernet_readout_interface/internal_RR_56_9" BEL
        "u_ethernet_readout_interface/internal_RR_56_10" BEL
        "u_ethernet_readout_interface/internal_RR_56_11" BEL
        "u_ethernet_readout_interface/internal_RR_56_12" BEL
        "u_ethernet_readout_interface/internal_RR_56_13" BEL
        "u_ethernet_readout_interface/internal_RR_56_14" BEL
        "u_ethernet_readout_interface/internal_RR_56_15" BEL
        "u_ethernet_readout_interface/internal_RR_55_0" BEL
        "u_ethernet_readout_interface/internal_RR_55_1" BEL
        "u_ethernet_readout_interface/internal_RR_55_2" BEL
        "u_ethernet_readout_interface/internal_RR_55_3" BEL
        "u_ethernet_readout_interface/internal_RR_55_4" BEL
        "u_ethernet_readout_interface/internal_RR_55_5" BEL
        "u_ethernet_readout_interface/internal_RR_55_6" BEL
        "u_ethernet_readout_interface/internal_RR_55_7" BEL
        "u_ethernet_readout_interface/internal_RR_55_8" BEL
        "u_ethernet_readout_interface/internal_RR_55_9" BEL
        "u_ethernet_readout_interface/internal_RR_55_10" BEL
        "u_ethernet_readout_interface/internal_RR_55_11" BEL
        "u_ethernet_readout_interface/internal_RR_55_12" BEL
        "u_ethernet_readout_interface/internal_RR_55_13" BEL
        "u_ethernet_readout_interface/internal_RR_55_14" BEL
        "u_ethernet_readout_interface/internal_RR_55_15" BEL
        "u_ethernet_readout_interface/internal_RR_54_0" BEL
        "u_ethernet_readout_interface/internal_RR_54_1" BEL
        "u_ethernet_readout_interface/internal_RR_54_2" BEL
        "u_ethernet_readout_interface/internal_RR_54_3" BEL
        "u_ethernet_readout_interface/internal_RR_54_4" BEL
        "u_ethernet_readout_interface/internal_RR_54_5" BEL
        "u_ethernet_readout_interface/internal_RR_54_6" BEL
        "u_ethernet_readout_interface/internal_RR_54_7" BEL
        "u_ethernet_readout_interface/internal_RR_54_8" BEL
        "u_ethernet_readout_interface/internal_RR_54_9" BEL
        "u_ethernet_readout_interface/internal_RR_54_10" BEL
        "u_ethernet_readout_interface/internal_RR_54_11" BEL
        "u_ethernet_readout_interface/internal_RR_54_12" BEL
        "u_ethernet_readout_interface/internal_RR_54_13" BEL
        "u_ethernet_readout_interface/internal_RR_54_14" BEL
        "u_ethernet_readout_interface/internal_RR_54_15" BEL
        "u_ethernet_readout_interface/internal_RR_53_0" BEL
        "u_ethernet_readout_interface/internal_RR_53_1" BEL
        "u_ethernet_readout_interface/internal_RR_53_2" BEL
        "u_ethernet_readout_interface/internal_RR_53_3" BEL
        "u_ethernet_readout_interface/internal_RR_53_4" BEL
        "u_ethernet_readout_interface/internal_RR_53_5" BEL
        "u_ethernet_readout_interface/internal_RR_53_6" BEL
        "u_ethernet_readout_interface/internal_RR_53_7" BEL
        "u_ethernet_readout_interface/internal_RR_53_8" BEL
        "u_ethernet_readout_interface/internal_RR_53_9" BEL
        "u_ethernet_readout_interface/internal_RR_53_10" BEL
        "u_ethernet_readout_interface/internal_RR_53_11" BEL
        "u_ethernet_readout_interface/internal_RR_53_12" BEL
        "u_ethernet_readout_interface/internal_RR_53_13" BEL
        "u_ethernet_readout_interface/internal_RR_53_14" BEL
        "u_ethernet_readout_interface/internal_RR_53_15" BEL
        "u_ethernet_readout_interface/internal_RR_52_0" BEL
        "u_ethernet_readout_interface/internal_RR_52_1" BEL
        "u_ethernet_readout_interface/internal_RR_52_2" BEL
        "u_ethernet_readout_interface/internal_RR_52_3" BEL
        "u_ethernet_readout_interface/internal_RR_52_4" BEL
        "u_ethernet_readout_interface/internal_RR_52_5" BEL
        "u_ethernet_readout_interface/internal_RR_52_6" BEL
        "u_ethernet_readout_interface/internal_RR_52_7" BEL
        "u_ethernet_readout_interface/internal_RR_52_8" BEL
        "u_ethernet_readout_interface/internal_RR_52_9" BEL
        "u_ethernet_readout_interface/internal_RR_52_10" BEL
        "u_ethernet_readout_interface/internal_RR_52_11" BEL
        "u_ethernet_readout_interface/internal_RR_52_12" BEL
        "u_ethernet_readout_interface/internal_RR_52_13" BEL
        "u_ethernet_readout_interface/internal_RR_52_14" BEL
        "u_ethernet_readout_interface/internal_RR_52_15" BEL
        "u_ethernet_readout_interface/internal_RR_51_0" BEL
        "u_ethernet_readout_interface/internal_RR_51_1" BEL
        "u_ethernet_readout_interface/internal_RR_51_2" BEL
        "u_ethernet_readout_interface/internal_RR_51_3" BEL
        "u_ethernet_readout_interface/internal_RR_51_4" BEL
        "u_ethernet_readout_interface/internal_RR_51_5" BEL
        "u_ethernet_readout_interface/internal_RR_51_6" BEL
        "u_ethernet_readout_interface/internal_RR_51_7" BEL
        "u_ethernet_readout_interface/internal_RR_51_8" BEL
        "u_ethernet_readout_interface/internal_RR_51_9" BEL
        "u_ethernet_readout_interface/internal_RR_51_10" BEL
        "u_ethernet_readout_interface/internal_RR_51_11" BEL
        "u_ethernet_readout_interface/internal_RR_51_12" BEL
        "u_ethernet_readout_interface/internal_RR_51_13" BEL
        "u_ethernet_readout_interface/internal_RR_51_14" BEL
        "u_ethernet_readout_interface/internal_RR_51_15" BEL
        "u_ethernet_readout_interface/internal_RR_50_0" BEL
        "u_ethernet_readout_interface/internal_RR_50_1" BEL
        "u_ethernet_readout_interface/internal_RR_50_2" BEL
        "u_ethernet_readout_interface/internal_RR_50_3" BEL
        "u_ethernet_readout_interface/internal_RR_50_4" BEL
        "u_ethernet_readout_interface/internal_RR_50_5" BEL
        "u_ethernet_readout_interface/internal_RR_50_6" BEL
        "u_ethernet_readout_interface/internal_RR_50_7" BEL
        "u_ethernet_readout_interface/internal_RR_50_8" BEL
        "u_ethernet_readout_interface/internal_RR_50_9" BEL
        "u_ethernet_readout_interface/internal_RR_50_10" BEL
        "u_ethernet_readout_interface/internal_RR_50_11" BEL
        "u_ethernet_readout_interface/internal_RR_50_12" BEL
        "u_ethernet_readout_interface/internal_RR_50_13" BEL
        "u_ethernet_readout_interface/internal_RR_50_14" BEL
        "u_ethernet_readout_interface/internal_RR_50_15" BEL
        "u_ethernet_readout_interface/internal_RR_49_0" BEL
        "u_ethernet_readout_interface/internal_RR_49_1" BEL
        "u_ethernet_readout_interface/internal_RR_49_2" BEL
        "u_ethernet_readout_interface/internal_RR_49_3" BEL
        "u_ethernet_readout_interface/internal_RR_49_4" BEL
        "u_ethernet_readout_interface/internal_RR_49_5" BEL
        "u_ethernet_readout_interface/internal_RR_49_6" BEL
        "u_ethernet_readout_interface/internal_RR_49_7" BEL
        "u_ethernet_readout_interface/internal_RR_49_8" BEL
        "u_ethernet_readout_interface/internal_RR_49_9" BEL
        "u_ethernet_readout_interface/internal_RR_49_10" BEL
        "u_ethernet_readout_interface/internal_RR_49_11" BEL
        "u_ethernet_readout_interface/internal_RR_49_12" BEL
        "u_ethernet_readout_interface/internal_RR_49_13" BEL
        "u_ethernet_readout_interface/internal_RR_49_14" BEL
        "u_ethernet_readout_interface/internal_RR_49_15" BEL
        "u_ethernet_readout_interface/internal_RR_48_0" BEL
        "u_ethernet_readout_interface/internal_RR_48_1" BEL
        "u_ethernet_readout_interface/internal_RR_48_2" BEL
        "u_ethernet_readout_interface/internal_RR_48_3" BEL
        "u_ethernet_readout_interface/internal_RR_48_4" BEL
        "u_ethernet_readout_interface/internal_RR_48_5" BEL
        "u_ethernet_readout_interface/internal_RR_48_6" BEL
        "u_ethernet_readout_interface/internal_RR_48_7" BEL
        "u_ethernet_readout_interface/internal_RR_48_8" BEL
        "u_ethernet_readout_interface/internal_RR_48_9" BEL
        "u_ethernet_readout_interface/internal_RR_48_10" BEL
        "u_ethernet_readout_interface/internal_RR_48_11" BEL
        "u_ethernet_readout_interface/internal_RR_48_12" BEL
        "u_ethernet_readout_interface/internal_RR_48_13" BEL
        "u_ethernet_readout_interface/internal_RR_48_14" BEL
        "u_ethernet_readout_interface/internal_RR_48_15" BEL
        "u_ethernet_readout_interface/internal_RR_47_0" BEL
        "u_ethernet_readout_interface/internal_RR_47_1" BEL
        "u_ethernet_readout_interface/internal_RR_47_2" BEL
        "u_ethernet_readout_interface/internal_RR_47_3" BEL
        "u_ethernet_readout_interface/internal_RR_47_4" BEL
        "u_ethernet_readout_interface/internal_RR_47_5" BEL
        "u_ethernet_readout_interface/internal_RR_47_6" BEL
        "u_ethernet_readout_interface/internal_RR_47_7" BEL
        "u_ethernet_readout_interface/internal_RR_47_8" BEL
        "u_ethernet_readout_interface/internal_RR_47_9" BEL
        "u_ethernet_readout_interface/internal_RR_47_10" BEL
        "u_ethernet_readout_interface/internal_RR_47_11" BEL
        "u_ethernet_readout_interface/internal_RR_47_12" BEL
        "u_ethernet_readout_interface/internal_RR_47_13" BEL
        "u_ethernet_readout_interface/internal_RR_47_14" BEL
        "u_ethernet_readout_interface/internal_RR_47_15" BEL
        "u_ethernet_readout_interface/internal_RR_46_0" BEL
        "u_ethernet_readout_interface/internal_RR_46_1" BEL
        "u_ethernet_readout_interface/internal_RR_46_2" BEL
        "u_ethernet_readout_interface/internal_RR_46_3" BEL
        "u_ethernet_readout_interface/internal_RR_46_4" BEL
        "u_ethernet_readout_interface/internal_RR_46_5" BEL
        "u_ethernet_readout_interface/internal_RR_46_6" BEL
        "u_ethernet_readout_interface/internal_RR_46_7" BEL
        "u_ethernet_readout_interface/internal_RR_46_8" BEL
        "u_ethernet_readout_interface/internal_RR_46_9" BEL
        "u_ethernet_readout_interface/internal_RR_46_10" BEL
        "u_ethernet_readout_interface/internal_RR_46_11" BEL
        "u_ethernet_readout_interface/internal_RR_46_12" BEL
        "u_ethernet_readout_interface/internal_RR_46_13" BEL
        "u_ethernet_readout_interface/internal_RR_46_14" BEL
        "u_ethernet_readout_interface/internal_RR_46_15" BEL
        "u_ethernet_readout_interface/internal_RR_45_0" BEL
        "u_ethernet_readout_interface/internal_RR_45_1" BEL
        "u_ethernet_readout_interface/internal_RR_45_2" BEL
        "u_ethernet_readout_interface/internal_RR_45_3" BEL
        "u_ethernet_readout_interface/internal_RR_45_4" BEL
        "u_ethernet_readout_interface/internal_RR_45_5" BEL
        "u_ethernet_readout_interface/internal_RR_45_6" BEL
        "u_ethernet_readout_interface/internal_RR_45_7" BEL
        "u_ethernet_readout_interface/internal_RR_45_8" BEL
        "u_ethernet_readout_interface/internal_RR_45_9" BEL
        "u_ethernet_readout_interface/internal_RR_45_10" BEL
        "u_ethernet_readout_interface/internal_RR_45_11" BEL
        "u_ethernet_readout_interface/internal_RR_45_12" BEL
        "u_ethernet_readout_interface/internal_RR_45_13" BEL
        "u_ethernet_readout_interface/internal_RR_45_14" BEL
        "u_ethernet_readout_interface/internal_RR_45_15" BEL
        "u_ethernet_readout_interface/internal_RR_44_0" BEL
        "u_ethernet_readout_interface/internal_RR_44_1" BEL
        "u_ethernet_readout_interface/internal_RR_44_2" BEL
        "u_ethernet_readout_interface/internal_RR_44_3" BEL
        "u_ethernet_readout_interface/internal_RR_44_4" BEL
        "u_ethernet_readout_interface/internal_RR_44_5" BEL
        "u_ethernet_readout_interface/internal_RR_44_6" BEL
        "u_ethernet_readout_interface/internal_RR_44_7" BEL
        "u_ethernet_readout_interface/internal_RR_44_8" BEL
        "u_ethernet_readout_interface/internal_RR_44_9" BEL
        "u_ethernet_readout_interface/internal_RR_44_10" BEL
        "u_ethernet_readout_interface/internal_RR_44_11" BEL
        "u_ethernet_readout_interface/internal_RR_44_12" BEL
        "u_ethernet_readout_interface/internal_RR_44_13" BEL
        "u_ethernet_readout_interface/internal_RR_44_14" BEL
        "u_ethernet_readout_interface/internal_RR_44_15" BEL
        "u_ethernet_readout_interface/internal_RR_43_0" BEL
        "u_ethernet_readout_interface/internal_RR_43_1" BEL
        "u_ethernet_readout_interface/internal_RR_43_2" BEL
        "u_ethernet_readout_interface/internal_RR_43_3" BEL
        "u_ethernet_readout_interface/internal_RR_43_4" BEL
        "u_ethernet_readout_interface/internal_RR_43_5" BEL
        "u_ethernet_readout_interface/internal_RR_43_6" BEL
        "u_ethernet_readout_interface/internal_RR_43_7" BEL
        "u_ethernet_readout_interface/internal_RR_43_8" BEL
        "u_ethernet_readout_interface/internal_RR_43_9" BEL
        "u_ethernet_readout_interface/internal_RR_43_10" BEL
        "u_ethernet_readout_interface/internal_RR_43_11" BEL
        "u_ethernet_readout_interface/internal_RR_43_12" BEL
        "u_ethernet_readout_interface/internal_RR_43_13" BEL
        "u_ethernet_readout_interface/internal_RR_43_14" BEL
        "u_ethernet_readout_interface/internal_RR_43_15" BEL
        "u_ethernet_readout_interface/internal_RR_42_0" BEL
        "u_ethernet_readout_interface/internal_RR_42_1" BEL
        "u_ethernet_readout_interface/internal_RR_42_2" BEL
        "u_ethernet_readout_interface/internal_RR_42_3" BEL
        "u_ethernet_readout_interface/internal_RR_42_4" BEL
        "u_ethernet_readout_interface/internal_RR_42_5" BEL
        "u_ethernet_readout_interface/internal_RR_42_6" BEL
        "u_ethernet_readout_interface/internal_RR_42_7" BEL
        "u_ethernet_readout_interface/internal_RR_42_8" BEL
        "u_ethernet_readout_interface/internal_RR_42_9" BEL
        "u_ethernet_readout_interface/internal_RR_42_10" BEL
        "u_ethernet_readout_interface/internal_RR_42_11" BEL
        "u_ethernet_readout_interface/internal_RR_42_12" BEL
        "u_ethernet_readout_interface/internal_RR_42_13" BEL
        "u_ethernet_readout_interface/internal_RR_42_14" BEL
        "u_ethernet_readout_interface/internal_RR_42_15" BEL
        "u_ethernet_readout_interface/internal_RR_41_0" BEL
        "u_ethernet_readout_interface/internal_RR_41_1" BEL
        "u_ethernet_readout_interface/internal_RR_41_2" BEL
        "u_ethernet_readout_interface/internal_RR_41_3" BEL
        "u_ethernet_readout_interface/internal_RR_41_4" BEL
        "u_ethernet_readout_interface/internal_RR_41_5" BEL
        "u_ethernet_readout_interface/internal_RR_41_6" BEL
        "u_ethernet_readout_interface/internal_RR_41_7" BEL
        "u_ethernet_readout_interface/internal_RR_41_8" BEL
        "u_ethernet_readout_interface/internal_RR_41_9" BEL
        "u_ethernet_readout_interface/internal_RR_41_10" BEL
        "u_ethernet_readout_interface/internal_RR_41_11" BEL
        "u_ethernet_readout_interface/internal_RR_41_12" BEL
        "u_ethernet_readout_interface/internal_RR_41_13" BEL
        "u_ethernet_readout_interface/internal_RR_41_14" BEL
        "u_ethernet_readout_interface/internal_RR_41_15" BEL
        "u_ethernet_readout_interface/internal_RR_40_0" BEL
        "u_ethernet_readout_interface/internal_RR_40_1" BEL
        "u_ethernet_readout_interface/internal_RR_40_2" BEL
        "u_ethernet_readout_interface/internal_RR_40_3" BEL
        "u_ethernet_readout_interface/internal_RR_40_4" BEL
        "u_ethernet_readout_interface/internal_RR_40_5" BEL
        "u_ethernet_readout_interface/internal_RR_40_6" BEL
        "u_ethernet_readout_interface/internal_RR_40_7" BEL
        "u_ethernet_readout_interface/internal_RR_40_8" BEL
        "u_ethernet_readout_interface/internal_RR_40_9" BEL
        "u_ethernet_readout_interface/internal_RR_40_10" BEL
        "u_ethernet_readout_interface/internal_RR_40_11" BEL
        "u_ethernet_readout_interface/internal_RR_40_12" BEL
        "u_ethernet_readout_interface/internal_RR_40_13" BEL
        "u_ethernet_readout_interface/internal_RR_40_14" BEL
        "u_ethernet_readout_interface/internal_RR_40_15" BEL
        "u_ethernet_readout_interface/internal_RR_39_0" BEL
        "u_ethernet_readout_interface/internal_RR_39_1" BEL
        "u_ethernet_readout_interface/internal_RR_39_2" BEL
        "u_ethernet_readout_interface/internal_RR_39_3" BEL
        "u_ethernet_readout_interface/internal_RR_39_4" BEL
        "u_ethernet_readout_interface/internal_RR_39_5" BEL
        "u_ethernet_readout_interface/internal_RR_39_6" BEL
        "u_ethernet_readout_interface/internal_RR_39_7" BEL
        "u_ethernet_readout_interface/internal_RR_39_8" BEL
        "u_ethernet_readout_interface/internal_RR_39_9" BEL
        "u_ethernet_readout_interface/internal_RR_39_10" BEL
        "u_ethernet_readout_interface/internal_RR_39_11" BEL
        "u_ethernet_readout_interface/internal_RR_39_12" BEL
        "u_ethernet_readout_interface/internal_RR_39_13" BEL
        "u_ethernet_readout_interface/internal_RR_39_14" BEL
        "u_ethernet_readout_interface/internal_RR_39_15" BEL
        "u_ethernet_readout_interface/internal_RR_38_0" BEL
        "u_ethernet_readout_interface/internal_RR_38_1" BEL
        "u_ethernet_readout_interface/internal_RR_38_2" BEL
        "u_ethernet_readout_interface/internal_RR_38_3" BEL
        "u_ethernet_readout_interface/internal_RR_38_4" BEL
        "u_ethernet_readout_interface/internal_RR_38_5" BEL
        "u_ethernet_readout_interface/internal_RR_38_6" BEL
        "u_ethernet_readout_interface/internal_RR_38_7" BEL
        "u_ethernet_readout_interface/internal_RR_38_8" BEL
        "u_ethernet_readout_interface/internal_RR_38_9" BEL
        "u_ethernet_readout_interface/internal_RR_38_10" BEL
        "u_ethernet_readout_interface/internal_RR_38_11" BEL
        "u_ethernet_readout_interface/internal_RR_38_12" BEL
        "u_ethernet_readout_interface/internal_RR_38_13" BEL
        "u_ethernet_readout_interface/internal_RR_38_14" BEL
        "u_ethernet_readout_interface/internal_RR_38_15" BEL
        "u_ethernet_readout_interface/internal_RR_37_0" BEL
        "u_ethernet_readout_interface/internal_RR_37_1" BEL
        "u_ethernet_readout_interface/internal_RR_37_2" BEL
        "u_ethernet_readout_interface/internal_RR_37_3" BEL
        "u_ethernet_readout_interface/internal_RR_37_4" BEL
        "u_ethernet_readout_interface/internal_RR_37_5" BEL
        "u_ethernet_readout_interface/internal_RR_37_6" BEL
        "u_ethernet_readout_interface/internal_RR_37_7" BEL
        "u_ethernet_readout_interface/internal_RR_37_8" BEL
        "u_ethernet_readout_interface/internal_RR_37_9" BEL
        "u_ethernet_readout_interface/internal_RR_37_10" BEL
        "u_ethernet_readout_interface/internal_RR_37_11" BEL
        "u_ethernet_readout_interface/internal_RR_37_12" BEL
        "u_ethernet_readout_interface/internal_RR_37_13" BEL
        "u_ethernet_readout_interface/internal_RR_37_14" BEL
        "u_ethernet_readout_interface/internal_RR_37_15" BEL
        "u_ethernet_readout_interface/internal_RR_36_0" BEL
        "u_ethernet_readout_interface/internal_RR_36_1" BEL
        "u_ethernet_readout_interface/internal_RR_36_2" BEL
        "u_ethernet_readout_interface/internal_RR_36_3" BEL
        "u_ethernet_readout_interface/internal_RR_36_4" BEL
        "u_ethernet_readout_interface/internal_RR_36_5" BEL
        "u_ethernet_readout_interface/internal_RR_36_6" BEL
        "u_ethernet_readout_interface/internal_RR_36_7" BEL
        "u_ethernet_readout_interface/internal_RR_36_8" BEL
        "u_ethernet_readout_interface/internal_RR_36_9" BEL
        "u_ethernet_readout_interface/internal_RR_36_10" BEL
        "u_ethernet_readout_interface/internal_RR_36_11" BEL
        "u_ethernet_readout_interface/internal_RR_36_12" BEL
        "u_ethernet_readout_interface/internal_RR_36_13" BEL
        "u_ethernet_readout_interface/internal_RR_36_14" BEL
        "u_ethernet_readout_interface/internal_RR_36_15" BEL
        "u_ethernet_readout_interface/internal_RR_35_0" BEL
        "u_ethernet_readout_interface/internal_RR_35_1" BEL
        "u_ethernet_readout_interface/internal_RR_35_2" BEL
        "u_ethernet_readout_interface/internal_RR_35_3" BEL
        "u_ethernet_readout_interface/internal_RR_35_4" BEL
        "u_ethernet_readout_interface/internal_RR_35_5" BEL
        "u_ethernet_readout_interface/internal_RR_35_6" BEL
        "u_ethernet_readout_interface/internal_RR_35_7" BEL
        "u_ethernet_readout_interface/internal_RR_35_8" BEL
        "u_ethernet_readout_interface/internal_RR_35_9" BEL
        "u_ethernet_readout_interface/internal_RR_35_10" BEL
        "u_ethernet_readout_interface/internal_RR_35_11" BEL
        "u_ethernet_readout_interface/internal_RR_35_12" BEL
        "u_ethernet_readout_interface/internal_RR_35_13" BEL
        "u_ethernet_readout_interface/internal_RR_35_14" BEL
        "u_ethernet_readout_interface/internal_RR_35_15" BEL
        "u_ethernet_readout_interface/internal_RR_34_0" BEL
        "u_ethernet_readout_interface/internal_RR_34_1" BEL
        "u_ethernet_readout_interface/internal_RR_34_2" BEL
        "u_ethernet_readout_interface/internal_RR_34_3" BEL
        "u_ethernet_readout_interface/internal_RR_34_4" BEL
        "u_ethernet_readout_interface/internal_RR_34_5" BEL
        "u_ethernet_readout_interface/internal_RR_34_6" BEL
        "u_ethernet_readout_interface/internal_RR_34_7" BEL
        "u_ethernet_readout_interface/internal_RR_34_8" BEL
        "u_ethernet_readout_interface/internal_RR_34_9" BEL
        "u_ethernet_readout_interface/internal_RR_34_10" BEL
        "u_ethernet_readout_interface/internal_RR_34_11" BEL
        "u_ethernet_readout_interface/internal_RR_34_12" BEL
        "u_ethernet_readout_interface/internal_RR_34_13" BEL
        "u_ethernet_readout_interface/internal_RR_34_14" BEL
        "u_ethernet_readout_interface/internal_RR_34_15" BEL
        "u_ethernet_readout_interface/internal_RR_33_0" BEL
        "u_ethernet_readout_interface/internal_RR_33_1" BEL
        "u_ethernet_readout_interface/internal_RR_33_2" BEL
        "u_ethernet_readout_interface/internal_RR_33_3" BEL
        "u_ethernet_readout_interface/internal_RR_33_4" BEL
        "u_ethernet_readout_interface/internal_RR_33_5" BEL
        "u_ethernet_readout_interface/internal_RR_33_6" BEL
        "u_ethernet_readout_interface/internal_RR_33_7" BEL
        "u_ethernet_readout_interface/internal_RR_33_8" BEL
        "u_ethernet_readout_interface/internal_RR_33_9" BEL
        "u_ethernet_readout_interface/internal_RR_33_10" BEL
        "u_ethernet_readout_interface/internal_RR_33_11" BEL
        "u_ethernet_readout_interface/internal_RR_33_12" BEL
        "u_ethernet_readout_interface/internal_RR_33_13" BEL
        "u_ethernet_readout_interface/internal_RR_33_14" BEL
        "u_ethernet_readout_interface/internal_RR_33_15" BEL
        "u_ethernet_readout_interface/internal_RR_32_0" BEL
        "u_ethernet_readout_interface/internal_RR_32_1" BEL
        "u_ethernet_readout_interface/internal_RR_32_2" BEL
        "u_ethernet_readout_interface/internal_RR_32_3" BEL
        "u_ethernet_readout_interface/internal_RR_32_4" BEL
        "u_ethernet_readout_interface/internal_RR_32_5" BEL
        "u_ethernet_readout_interface/internal_RR_32_6" BEL
        "u_ethernet_readout_interface/internal_RR_32_7" BEL
        "u_ethernet_readout_interface/internal_RR_32_8" BEL
        "u_ethernet_readout_interface/internal_RR_32_9" BEL
        "u_ethernet_readout_interface/internal_RR_32_10" BEL
        "u_ethernet_readout_interface/internal_RR_32_11" BEL
        "u_ethernet_readout_interface/internal_RR_32_12" BEL
        "u_ethernet_readout_interface/internal_RR_32_13" BEL
        "u_ethernet_readout_interface/internal_RR_32_14" BEL
        "u_ethernet_readout_interface/internal_RR_32_15" BEL
        "u_ethernet_readout_interface/internal_RR_31_0" BEL
        "u_ethernet_readout_interface/internal_RR_31_1" BEL
        "u_ethernet_readout_interface/internal_RR_31_2" BEL
        "u_ethernet_readout_interface/internal_RR_31_3" BEL
        "u_ethernet_readout_interface/internal_RR_31_4" BEL
        "u_ethernet_readout_interface/internal_RR_31_5" BEL
        "u_ethernet_readout_interface/internal_RR_31_6" BEL
        "u_ethernet_readout_interface/internal_RR_31_7" BEL
        "u_ethernet_readout_interface/internal_RR_31_8" BEL
        "u_ethernet_readout_interface/internal_RR_31_9" BEL
        "u_ethernet_readout_interface/internal_RR_31_10" BEL
        "u_ethernet_readout_interface/internal_RR_31_11" BEL
        "u_ethernet_readout_interface/internal_RR_31_12" BEL
        "u_ethernet_readout_interface/internal_RR_31_13" BEL
        "u_ethernet_readout_interface/internal_RR_31_14" BEL
        "u_ethernet_readout_interface/internal_RR_31_15" BEL
        "u_ethernet_readout_interface/internal_RR_30_0" BEL
        "u_ethernet_readout_interface/internal_RR_30_1" BEL
        "u_ethernet_readout_interface/internal_RR_30_2" BEL
        "u_ethernet_readout_interface/internal_RR_30_3" BEL
        "u_ethernet_readout_interface/internal_RR_30_4" BEL
        "u_ethernet_readout_interface/internal_RR_30_5" BEL
        "u_ethernet_readout_interface/internal_RR_30_6" BEL
        "u_ethernet_readout_interface/internal_RR_30_7" BEL
        "u_ethernet_readout_interface/internal_RR_30_8" BEL
        "u_ethernet_readout_interface/internal_RR_30_9" BEL
        "u_ethernet_readout_interface/internal_RR_30_10" BEL
        "u_ethernet_readout_interface/internal_RR_30_11" BEL
        "u_ethernet_readout_interface/internal_RR_30_12" BEL
        "u_ethernet_readout_interface/internal_RR_30_13" BEL
        "u_ethernet_readout_interface/internal_RR_30_14" BEL
        "u_ethernet_readout_interface/internal_RR_30_15" BEL
        "u_ethernet_readout_interface/internal_RR_27_0" BEL
        "u_ethernet_readout_interface/internal_RR_27_1" BEL
        "u_ethernet_readout_interface/internal_RR_27_2" BEL
        "u_ethernet_readout_interface/internal_RR_27_3" BEL
        "u_ethernet_readout_interface/internal_RR_27_4" BEL
        "u_ethernet_readout_interface/internal_RR_27_5" BEL
        "u_ethernet_readout_interface/internal_RR_27_6" BEL
        "u_ethernet_readout_interface/internal_RR_27_7" BEL
        "u_ethernet_readout_interface/internal_RR_27_8" BEL
        "u_ethernet_readout_interface/internal_RR_27_9" BEL
        "u_ethernet_readout_interface/internal_RR_27_10" BEL
        "u_ethernet_readout_interface/internal_RR_27_11" BEL
        "u_ethernet_readout_interface/internal_RR_27_12" BEL
        "u_ethernet_readout_interface/internal_RR_27_13" BEL
        "u_ethernet_readout_interface/internal_RR_27_14" BEL
        "u_ethernet_readout_interface/internal_RR_27_15" BEL
        "u_ethernet_readout_interface/internal_RR_29_0" BEL
        "u_ethernet_readout_interface/internal_RR_29_1" BEL
        "u_ethernet_readout_interface/internal_RR_29_2" BEL
        "u_ethernet_readout_interface/internal_RR_29_3" BEL
        "u_ethernet_readout_interface/internal_RR_29_4" BEL
        "u_ethernet_readout_interface/internal_RR_29_5" BEL
        "u_ethernet_readout_interface/internal_RR_29_6" BEL
        "u_ethernet_readout_interface/internal_RR_29_7" BEL
        "u_ethernet_readout_interface/internal_RR_29_8" BEL
        "u_ethernet_readout_interface/internal_RR_29_9" BEL
        "u_ethernet_readout_interface/internal_RR_29_10" BEL
        "u_ethernet_readout_interface/internal_RR_29_11" BEL
        "u_ethernet_readout_interface/internal_RR_29_12" BEL
        "u_ethernet_readout_interface/internal_RR_29_13" BEL
        "u_ethernet_readout_interface/internal_RR_29_14" BEL
        "u_ethernet_readout_interface/internal_RR_29_15" BEL
        "u_ethernet_readout_interface/internal_RR_28_0" BEL
        "u_ethernet_readout_interface/internal_RR_28_1" BEL
        "u_ethernet_readout_interface/internal_RR_28_2" BEL
        "u_ethernet_readout_interface/internal_RR_28_3" BEL
        "u_ethernet_readout_interface/internal_RR_28_4" BEL
        "u_ethernet_readout_interface/internal_RR_28_5" BEL
        "u_ethernet_readout_interface/internal_RR_28_6" BEL
        "u_ethernet_readout_interface/internal_RR_28_7" BEL
        "u_ethernet_readout_interface/internal_RR_28_8" BEL
        "u_ethernet_readout_interface/internal_RR_28_9" BEL
        "u_ethernet_readout_interface/internal_RR_28_10" BEL
        "u_ethernet_readout_interface/internal_RR_28_11" BEL
        "u_ethernet_readout_interface/internal_RR_28_12" BEL
        "u_ethernet_readout_interface/internal_RR_28_13" BEL
        "u_ethernet_readout_interface/internal_RR_28_14" BEL
        "u_ethernet_readout_interface/internal_RR_28_15" BEL
        "u_ethernet_readout_interface/internal_RR_26_0" BEL
        "u_ethernet_readout_interface/internal_RR_26_1" BEL
        "u_ethernet_readout_interface/internal_RR_26_2" BEL
        "u_ethernet_readout_interface/internal_RR_26_3" BEL
        "u_ethernet_readout_interface/internal_RR_26_4" BEL
        "u_ethernet_readout_interface/internal_RR_26_5" BEL
        "u_ethernet_readout_interface/internal_RR_26_6" BEL
        "u_ethernet_readout_interface/internal_RR_26_7" BEL
        "u_ethernet_readout_interface/internal_RR_26_8" BEL
        "u_ethernet_readout_interface/internal_RR_26_9" BEL
        "u_ethernet_readout_interface/internal_RR_26_10" BEL
        "u_ethernet_readout_interface/internal_RR_26_11" BEL
        "u_ethernet_readout_interface/internal_RR_26_12" BEL
        "u_ethernet_readout_interface/internal_RR_26_13" BEL
        "u_ethernet_readout_interface/internal_RR_26_14" BEL
        "u_ethernet_readout_interface/internal_RR_26_15" BEL
        "u_ethernet_readout_interface/internal_RR_25_0" BEL
        "u_ethernet_readout_interface/internal_RR_25_1" BEL
        "u_ethernet_readout_interface/internal_RR_25_2" BEL
        "u_ethernet_readout_interface/internal_RR_25_3" BEL
        "u_ethernet_readout_interface/internal_RR_25_4" BEL
        "u_ethernet_readout_interface/internal_RR_25_5" BEL
        "u_ethernet_readout_interface/internal_RR_25_6" BEL
        "u_ethernet_readout_interface/internal_RR_25_7" BEL
        "u_ethernet_readout_interface/internal_RR_25_8" BEL
        "u_ethernet_readout_interface/internal_RR_25_9" BEL
        "u_ethernet_readout_interface/internal_RR_25_10" BEL
        "u_ethernet_readout_interface/internal_RR_25_11" BEL
        "u_ethernet_readout_interface/internal_RR_25_12" BEL
        "u_ethernet_readout_interface/internal_RR_25_13" BEL
        "u_ethernet_readout_interface/internal_RR_25_14" BEL
        "u_ethernet_readout_interface/internal_RR_25_15" BEL
        "u_ethernet_readout_interface/internal_RR_24_0" BEL
        "u_ethernet_readout_interface/internal_RR_24_1" BEL
        "u_ethernet_readout_interface/internal_RR_24_2" BEL
        "u_ethernet_readout_interface/internal_RR_24_3" BEL
        "u_ethernet_readout_interface/internal_RR_24_4" BEL
        "u_ethernet_readout_interface/internal_RR_24_5" BEL
        "u_ethernet_readout_interface/internal_RR_24_6" BEL
        "u_ethernet_readout_interface/internal_RR_24_7" BEL
        "u_ethernet_readout_interface/internal_RR_24_8" BEL
        "u_ethernet_readout_interface/internal_RR_24_9" BEL
        "u_ethernet_readout_interface/internal_RR_24_10" BEL
        "u_ethernet_readout_interface/internal_RR_24_11" BEL
        "u_ethernet_readout_interface/internal_RR_24_12" BEL
        "u_ethernet_readout_interface/internal_RR_24_13" BEL
        "u_ethernet_readout_interface/internal_RR_24_14" BEL
        "u_ethernet_readout_interface/internal_RR_24_15" BEL
        "u_ethernet_readout_interface/internal_RR_23_0" BEL
        "u_ethernet_readout_interface/internal_RR_23_1" BEL
        "u_ethernet_readout_interface/internal_RR_23_2" BEL
        "u_ethernet_readout_interface/internal_RR_23_3" BEL
        "u_ethernet_readout_interface/internal_RR_23_4" BEL
        "u_ethernet_readout_interface/internal_RR_23_5" BEL
        "u_ethernet_readout_interface/internal_RR_23_6" BEL
        "u_ethernet_readout_interface/internal_RR_23_7" BEL
        "u_ethernet_readout_interface/internal_RR_23_8" BEL
        "u_ethernet_readout_interface/internal_RR_23_9" BEL
        "u_ethernet_readout_interface/internal_RR_23_10" BEL
        "u_ethernet_readout_interface/internal_RR_23_11" BEL
        "u_ethernet_readout_interface/internal_RR_23_12" BEL
        "u_ethernet_readout_interface/internal_RR_23_13" BEL
        "u_ethernet_readout_interface/internal_RR_23_14" BEL
        "u_ethernet_readout_interface/internal_RR_23_15" BEL
        "u_ethernet_readout_interface/internal_RR_22_0" BEL
        "u_ethernet_readout_interface/internal_RR_22_1" BEL
        "u_ethernet_readout_interface/internal_RR_22_2" BEL
        "u_ethernet_readout_interface/internal_RR_22_3" BEL
        "u_ethernet_readout_interface/internal_RR_22_4" BEL
        "u_ethernet_readout_interface/internal_RR_22_5" BEL
        "u_ethernet_readout_interface/internal_RR_22_6" BEL
        "u_ethernet_readout_interface/internal_RR_22_7" BEL
        "u_ethernet_readout_interface/internal_RR_22_8" BEL
        "u_ethernet_readout_interface/internal_RR_22_9" BEL
        "u_ethernet_readout_interface/internal_RR_22_10" BEL
        "u_ethernet_readout_interface/internal_RR_22_11" BEL
        "u_ethernet_readout_interface/internal_RR_22_12" BEL
        "u_ethernet_readout_interface/internal_RR_22_13" BEL
        "u_ethernet_readout_interface/internal_RR_22_14" BEL
        "u_ethernet_readout_interface/internal_RR_22_15" BEL
        "u_ethernet_readout_interface/internal_RR_21_0" BEL
        "u_ethernet_readout_interface/internal_RR_21_1" BEL
        "u_ethernet_readout_interface/internal_RR_21_2" BEL
        "u_ethernet_readout_interface/internal_RR_21_3" BEL
        "u_ethernet_readout_interface/internal_RR_21_4" BEL
        "u_ethernet_readout_interface/internal_RR_21_5" BEL
        "u_ethernet_readout_interface/internal_RR_21_6" BEL
        "u_ethernet_readout_interface/internal_RR_21_7" BEL
        "u_ethernet_readout_interface/internal_RR_21_8" BEL
        "u_ethernet_readout_interface/internal_RR_21_9" BEL
        "u_ethernet_readout_interface/internal_RR_21_10" BEL
        "u_ethernet_readout_interface/internal_RR_21_11" BEL
        "u_ethernet_readout_interface/internal_RR_21_12" BEL
        "u_ethernet_readout_interface/internal_RR_21_13" BEL
        "u_ethernet_readout_interface/internal_RR_21_14" BEL
        "u_ethernet_readout_interface/internal_RR_21_15" BEL
        "u_ethernet_readout_interface/internal_RR_20_0" BEL
        "u_ethernet_readout_interface/internal_RR_20_1" BEL
        "u_ethernet_readout_interface/internal_RR_20_2" BEL
        "u_ethernet_readout_interface/internal_RR_20_3" BEL
        "u_ethernet_readout_interface/internal_RR_20_4" BEL
        "u_ethernet_readout_interface/internal_RR_20_5" BEL
        "u_ethernet_readout_interface/internal_RR_20_6" BEL
        "u_ethernet_readout_interface/internal_RR_20_7" BEL
        "u_ethernet_readout_interface/internal_RR_20_8" BEL
        "u_ethernet_readout_interface/internal_RR_20_9" BEL
        "u_ethernet_readout_interface/internal_RR_20_10" BEL
        "u_ethernet_readout_interface/internal_RR_20_11" BEL
        "u_ethernet_readout_interface/internal_RR_20_12" BEL
        "u_ethernet_readout_interface/internal_RR_20_13" BEL
        "u_ethernet_readout_interface/internal_RR_20_14" BEL
        "u_ethernet_readout_interface/internal_RR_20_15" BEL
        "u_ethernet_readout_interface/internal_RR_19_0" BEL
        "u_ethernet_readout_interface/internal_RR_19_1" BEL
        "u_ethernet_readout_interface/internal_RR_19_2" BEL
        "u_ethernet_readout_interface/internal_RR_19_3" BEL
        "u_ethernet_readout_interface/internal_RR_19_4" BEL
        "u_ethernet_readout_interface/internal_RR_19_5" BEL
        "u_ethernet_readout_interface/internal_RR_19_6" BEL
        "u_ethernet_readout_interface/internal_RR_19_7" BEL
        "u_ethernet_readout_interface/internal_RR_19_8" BEL
        "u_ethernet_readout_interface/internal_RR_19_9" BEL
        "u_ethernet_readout_interface/internal_RR_19_10" BEL
        "u_ethernet_readout_interface/internal_RR_19_11" BEL
        "u_ethernet_readout_interface/internal_RR_19_12" BEL
        "u_ethernet_readout_interface/internal_RR_19_13" BEL
        "u_ethernet_readout_interface/internal_RR_19_14" BEL
        "u_ethernet_readout_interface/internal_RR_19_15" BEL
        "u_ethernet_readout_interface/internal_RR_18_0" BEL
        "u_ethernet_readout_interface/internal_RR_18_1" BEL
        "u_ethernet_readout_interface/internal_RR_18_2" BEL
        "u_ethernet_readout_interface/internal_RR_18_3" BEL
        "u_ethernet_readout_interface/internal_RR_18_4" BEL
        "u_ethernet_readout_interface/internal_RR_18_5" BEL
        "u_ethernet_readout_interface/internal_RR_18_6" BEL
        "u_ethernet_readout_interface/internal_RR_18_7" BEL
        "u_ethernet_readout_interface/internal_RR_18_8" BEL
        "u_ethernet_readout_interface/internal_RR_18_9" BEL
        "u_ethernet_readout_interface/internal_RR_18_10" BEL
        "u_ethernet_readout_interface/internal_RR_18_11" BEL
        "u_ethernet_readout_interface/internal_RR_18_12" BEL
        "u_ethernet_readout_interface/internal_RR_18_13" BEL
        "u_ethernet_readout_interface/internal_RR_18_14" BEL
        "u_ethernet_readout_interface/internal_RR_18_15" BEL
        "u_ethernet_readout_interface/internal_RR_17_0" BEL
        "u_ethernet_readout_interface/internal_RR_17_1" BEL
        "u_ethernet_readout_interface/internal_RR_17_2" BEL
        "u_ethernet_readout_interface/internal_RR_17_3" BEL
        "u_ethernet_readout_interface/internal_RR_17_4" BEL
        "u_ethernet_readout_interface/internal_RR_17_5" BEL
        "u_ethernet_readout_interface/internal_RR_17_6" BEL
        "u_ethernet_readout_interface/internal_RR_17_7" BEL
        "u_ethernet_readout_interface/internal_RR_17_8" BEL
        "u_ethernet_readout_interface/internal_RR_17_9" BEL
        "u_ethernet_readout_interface/internal_RR_17_10" BEL
        "u_ethernet_readout_interface/internal_RR_17_11" BEL
        "u_ethernet_readout_interface/internal_RR_17_12" BEL
        "u_ethernet_readout_interface/internal_RR_17_13" BEL
        "u_ethernet_readout_interface/internal_RR_17_14" BEL
        "u_ethernet_readout_interface/internal_RR_17_15" BEL
        "u_ethernet_readout_interface/internal_RR_16_0" BEL
        "u_ethernet_readout_interface/internal_RR_16_1" BEL
        "u_ethernet_readout_interface/internal_RR_16_2" BEL
        "u_ethernet_readout_interface/internal_RR_16_3" BEL
        "u_ethernet_readout_interface/internal_RR_16_4" BEL
        "u_ethernet_readout_interface/internal_RR_16_5" BEL
        "u_ethernet_readout_interface/internal_RR_16_6" BEL
        "u_ethernet_readout_interface/internal_RR_16_7" BEL
        "u_ethernet_readout_interface/internal_RR_16_8" BEL
        "u_ethernet_readout_interface/internal_RR_16_9" BEL
        "u_ethernet_readout_interface/internal_RR_16_10" BEL
        "u_ethernet_readout_interface/internal_RR_16_11" BEL
        "u_ethernet_readout_interface/internal_RR_16_12" BEL
        "u_ethernet_readout_interface/internal_RR_16_13" BEL
        "u_ethernet_readout_interface/internal_RR_16_14" BEL
        "u_ethernet_readout_interface/internal_RR_16_15" BEL
        "u_ethernet_readout_interface/internal_RR_15_0" BEL
        "u_ethernet_readout_interface/internal_RR_15_1" BEL
        "u_ethernet_readout_interface/internal_RR_15_2" BEL
        "u_ethernet_readout_interface/internal_RR_15_3" BEL
        "u_ethernet_readout_interface/internal_RR_15_4" BEL
        "u_ethernet_readout_interface/internal_RR_15_5" BEL
        "u_ethernet_readout_interface/internal_RR_15_6" BEL
        "u_ethernet_readout_interface/internal_RR_15_7" BEL
        "u_ethernet_readout_interface/internal_RR_15_8" BEL
        "u_ethernet_readout_interface/internal_RR_15_9" BEL
        "u_ethernet_readout_interface/internal_RR_15_10" BEL
        "u_ethernet_readout_interface/internal_RR_15_11" BEL
        "u_ethernet_readout_interface/internal_RR_15_12" BEL
        "u_ethernet_readout_interface/internal_RR_15_13" BEL
        "u_ethernet_readout_interface/internal_RR_15_14" BEL
        "u_ethernet_readout_interface/internal_RR_15_15" BEL
        "u_ethernet_readout_interface/internal_RR_14_0" BEL
        "u_ethernet_readout_interface/internal_RR_14_1" BEL
        "u_ethernet_readout_interface/internal_RR_14_2" BEL
        "u_ethernet_readout_interface/internal_RR_14_3" BEL
        "u_ethernet_readout_interface/internal_RR_14_4" BEL
        "u_ethernet_readout_interface/internal_RR_14_5" BEL
        "u_ethernet_readout_interface/internal_RR_14_6" BEL
        "u_ethernet_readout_interface/internal_RR_14_7" BEL
        "u_ethernet_readout_interface/internal_RR_14_8" BEL
        "u_ethernet_readout_interface/internal_RR_14_9" BEL
        "u_ethernet_readout_interface/internal_RR_14_10" BEL
        "u_ethernet_readout_interface/internal_RR_14_11" BEL
        "u_ethernet_readout_interface/internal_RR_14_12" BEL
        "u_ethernet_readout_interface/internal_RR_14_13" BEL
        "u_ethernet_readout_interface/internal_RR_14_14" BEL
        "u_ethernet_readout_interface/internal_RR_14_15" BEL
        "u_ethernet_readout_interface/internal_RR_13_0" BEL
        "u_ethernet_readout_interface/internal_RR_13_1" BEL
        "u_ethernet_readout_interface/internal_RR_13_2" BEL
        "u_ethernet_readout_interface/internal_RR_13_3" BEL
        "u_ethernet_readout_interface/internal_RR_13_4" BEL
        "u_ethernet_readout_interface/internal_RR_13_5" BEL
        "u_ethernet_readout_interface/internal_RR_13_6" BEL
        "u_ethernet_readout_interface/internal_RR_13_7" BEL
        "u_ethernet_readout_interface/internal_RR_13_8" BEL
        "u_ethernet_readout_interface/internal_RR_13_9" BEL
        "u_ethernet_readout_interface/internal_RR_13_10" BEL
        "u_ethernet_readout_interface/internal_RR_13_11" BEL
        "u_ethernet_readout_interface/internal_RR_13_12" BEL
        "u_ethernet_readout_interface/internal_RR_13_13" BEL
        "u_ethernet_readout_interface/internal_RR_13_14" BEL
        "u_ethernet_readout_interface/internal_RR_13_15" BEL
        "u_ethernet_readout_interface/internal_RR_12_0" BEL
        "u_ethernet_readout_interface/internal_RR_12_1" BEL
        "u_ethernet_readout_interface/internal_RR_12_2" BEL
        "u_ethernet_readout_interface/internal_RR_12_3" BEL
        "u_ethernet_readout_interface/internal_RR_12_4" BEL
        "u_ethernet_readout_interface/internal_RR_12_5" BEL
        "u_ethernet_readout_interface/internal_RR_12_6" BEL
        "u_ethernet_readout_interface/internal_RR_12_7" BEL
        "u_ethernet_readout_interface/internal_RR_12_8" BEL
        "u_ethernet_readout_interface/internal_RR_12_9" BEL
        "u_ethernet_readout_interface/internal_RR_12_10" BEL
        "u_ethernet_readout_interface/internal_RR_12_11" BEL
        "u_ethernet_readout_interface/internal_RR_12_12" BEL
        "u_ethernet_readout_interface/internal_RR_12_13" BEL
        "u_ethernet_readout_interface/internal_RR_12_14" BEL
        "u_ethernet_readout_interface/internal_RR_12_15" BEL
        "u_ethernet_readout_interface/internal_RR_11_0" BEL
        "u_ethernet_readout_interface/internal_RR_11_1" BEL
        "u_ethernet_readout_interface/internal_RR_11_2" BEL
        "u_ethernet_readout_interface/internal_RR_11_3" BEL
        "u_ethernet_readout_interface/internal_RR_11_4" BEL
        "u_ethernet_readout_interface/internal_RR_11_5" BEL
        "u_ethernet_readout_interface/internal_RR_11_6" BEL
        "u_ethernet_readout_interface/internal_RR_11_7" BEL
        "u_ethernet_readout_interface/internal_RR_11_8" BEL
        "u_ethernet_readout_interface/internal_RR_11_9" BEL
        "u_ethernet_readout_interface/internal_RR_11_10" BEL
        "u_ethernet_readout_interface/internal_RR_11_11" BEL
        "u_ethernet_readout_interface/internal_RR_11_12" BEL
        "u_ethernet_readout_interface/internal_RR_11_13" BEL
        "u_ethernet_readout_interface/internal_RR_11_14" BEL
        "u_ethernet_readout_interface/internal_RR_11_15" BEL
        "u_ethernet_readout_interface/internal_RR_10_0" BEL
        "u_ethernet_readout_interface/internal_RR_10_1" BEL
        "u_ethernet_readout_interface/internal_RR_10_2" BEL
        "u_ethernet_readout_interface/internal_RR_10_3" BEL
        "u_ethernet_readout_interface/internal_RR_10_4" BEL
        "u_ethernet_readout_interface/internal_RR_10_5" BEL
        "u_ethernet_readout_interface/internal_RR_10_6" BEL
        "u_ethernet_readout_interface/internal_RR_10_7" BEL
        "u_ethernet_readout_interface/internal_RR_10_8" BEL
        "u_ethernet_readout_interface/internal_RR_10_9" BEL
        "u_ethernet_readout_interface/internal_RR_10_10" BEL
        "u_ethernet_readout_interface/internal_RR_10_11" BEL
        "u_ethernet_readout_interface/internal_RR_10_12" BEL
        "u_ethernet_readout_interface/internal_RR_10_13" BEL
        "u_ethernet_readout_interface/internal_RR_10_14" BEL
        "u_ethernet_readout_interface/internal_RR_10_15" BEL
        "u_ethernet_readout_interface/internal_RR_9_0" BEL
        "u_ethernet_readout_interface/internal_RR_9_1" BEL
        "u_ethernet_readout_interface/internal_RR_9_2" BEL
        "u_ethernet_readout_interface/internal_RR_9_3" BEL
        "u_ethernet_readout_interface/internal_RR_9_4" BEL
        "u_ethernet_readout_interface/internal_RR_9_5" BEL
        "u_ethernet_readout_interface/internal_RR_9_6" BEL
        "u_ethernet_readout_interface/internal_RR_9_7" BEL
        "u_ethernet_readout_interface/internal_RR_9_8" BEL
        "u_ethernet_readout_interface/internal_RR_9_9" BEL
        "u_ethernet_readout_interface/internal_RR_9_10" BEL
        "u_ethernet_readout_interface/internal_RR_9_11" BEL
        "u_ethernet_readout_interface/internal_RR_9_12" BEL
        "u_ethernet_readout_interface/internal_RR_9_13" BEL
        "u_ethernet_readout_interface/internal_RR_9_14" BEL
        "u_ethernet_readout_interface/internal_RR_9_15" BEL
        "u_ethernet_readout_interface/internal_RR_8_0" BEL
        "u_ethernet_readout_interface/internal_RR_8_1" BEL
        "u_ethernet_readout_interface/internal_RR_8_2" BEL
        "u_ethernet_readout_interface/internal_RR_8_3" BEL
        "u_ethernet_readout_interface/internal_RR_8_4" BEL
        "u_ethernet_readout_interface/internal_RR_8_5" BEL
        "u_ethernet_readout_interface/internal_RR_8_6" BEL
        "u_ethernet_readout_interface/internal_RR_8_7" BEL
        "u_ethernet_readout_interface/internal_RR_8_8" BEL
        "u_ethernet_readout_interface/internal_RR_8_9" BEL
        "u_ethernet_readout_interface/internal_RR_8_10" BEL
        "u_ethernet_readout_interface/internal_RR_8_11" BEL
        "u_ethernet_readout_interface/internal_RR_8_12" BEL
        "u_ethernet_readout_interface/internal_RR_8_13" BEL
        "u_ethernet_readout_interface/internal_RR_8_14" BEL
        "u_ethernet_readout_interface/internal_RR_8_15" BEL
        "u_ethernet_readout_interface/internal_RR_7_0" BEL
        "u_ethernet_readout_interface/internal_RR_7_1" BEL
        "u_ethernet_readout_interface/internal_RR_7_2" BEL
        "u_ethernet_readout_interface/internal_RR_7_3" BEL
        "u_ethernet_readout_interface/internal_RR_7_4" BEL
        "u_ethernet_readout_interface/internal_RR_7_5" BEL
        "u_ethernet_readout_interface/internal_RR_7_6" BEL
        "u_ethernet_readout_interface/internal_RR_7_7" BEL
        "u_ethernet_readout_interface/internal_RR_7_8" BEL
        "u_ethernet_readout_interface/internal_RR_7_9" BEL
        "u_ethernet_readout_interface/internal_RR_7_10" BEL
        "u_ethernet_readout_interface/internal_RR_7_11" BEL
        "u_ethernet_readout_interface/internal_RR_7_12" BEL
        "u_ethernet_readout_interface/internal_RR_7_13" BEL
        "u_ethernet_readout_interface/internal_RR_7_14" BEL
        "u_ethernet_readout_interface/internal_RR_7_15" BEL
        "u_ethernet_readout_interface/internal_RR_6_0" BEL
        "u_ethernet_readout_interface/internal_RR_6_1" BEL
        "u_ethernet_readout_interface/internal_RR_6_2" BEL
        "u_ethernet_readout_interface/internal_RR_6_3" BEL
        "u_ethernet_readout_interface/internal_RR_6_4" BEL
        "u_ethernet_readout_interface/internal_RR_6_5" BEL
        "u_ethernet_readout_interface/internal_RR_6_6" BEL
        "u_ethernet_readout_interface/internal_RR_6_7" BEL
        "u_ethernet_readout_interface/internal_RR_6_8" BEL
        "u_ethernet_readout_interface/internal_RR_6_9" BEL
        "u_ethernet_readout_interface/internal_RR_6_10" BEL
        "u_ethernet_readout_interface/internal_RR_6_11" BEL
        "u_ethernet_readout_interface/internal_RR_6_12" BEL
        "u_ethernet_readout_interface/internal_RR_6_13" BEL
        "u_ethernet_readout_interface/internal_RR_6_14" BEL
        "u_ethernet_readout_interface/internal_RR_6_15" BEL
        "u_ethernet_readout_interface/internal_RR_5_0" BEL
        "u_ethernet_readout_interface/internal_RR_5_1" BEL
        "u_ethernet_readout_interface/internal_RR_5_2" BEL
        "u_ethernet_readout_interface/internal_RR_5_3" BEL
        "u_ethernet_readout_interface/internal_RR_5_4" BEL
        "u_ethernet_readout_interface/internal_RR_5_5" BEL
        "u_ethernet_readout_interface/internal_RR_5_6" BEL
        "u_ethernet_readout_interface/internal_RR_5_7" BEL
        "u_ethernet_readout_interface/internal_RR_5_8" BEL
        "u_ethernet_readout_interface/internal_RR_5_9" BEL
        "u_ethernet_readout_interface/internal_RR_5_10" BEL
        "u_ethernet_readout_interface/internal_RR_5_11" BEL
        "u_ethernet_readout_interface/internal_RR_5_12" BEL
        "u_ethernet_readout_interface/internal_RR_5_13" BEL
        "u_ethernet_readout_interface/internal_RR_5_14" BEL
        "u_ethernet_readout_interface/internal_RR_5_15" BEL
        "u_ethernet_readout_interface/internal_RR_4_0" BEL
        "u_ethernet_readout_interface/internal_RR_4_1" BEL
        "u_ethernet_readout_interface/internal_RR_4_2" BEL
        "u_ethernet_readout_interface/internal_RR_4_3" BEL
        "u_ethernet_readout_interface/internal_RR_4_4" BEL
        "u_ethernet_readout_interface/internal_RR_4_5" BEL
        "u_ethernet_readout_interface/internal_RR_4_6" BEL
        "u_ethernet_readout_interface/internal_RR_4_7" BEL
        "u_ethernet_readout_interface/internal_RR_4_8" BEL
        "u_ethernet_readout_interface/internal_RR_4_9" BEL
        "u_ethernet_readout_interface/internal_RR_4_10" BEL
        "u_ethernet_readout_interface/internal_RR_4_11" BEL
        "u_ethernet_readout_interface/internal_RR_4_12" BEL
        "u_ethernet_readout_interface/internal_RR_4_13" BEL
        "u_ethernet_readout_interface/internal_RR_4_14" BEL
        "u_ethernet_readout_interface/internal_RR_4_15" BEL
        "u_ethernet_readout_interface/internal_RR_3_0" BEL
        "u_ethernet_readout_interface/internal_RR_3_1" BEL
        "u_ethernet_readout_interface/internal_RR_3_2" BEL
        "u_ethernet_readout_interface/internal_RR_3_3" BEL
        "u_ethernet_readout_interface/internal_RR_3_4" BEL
        "u_ethernet_readout_interface/internal_RR_3_5" BEL
        "u_ethernet_readout_interface/internal_RR_3_6" BEL
        "u_ethernet_readout_interface/internal_RR_3_7" BEL
        "u_ethernet_readout_interface/internal_RR_3_8" BEL
        "u_ethernet_readout_interface/internal_RR_3_9" BEL
        "u_ethernet_readout_interface/internal_RR_3_10" BEL
        "u_ethernet_readout_interface/internal_RR_3_11" BEL
        "u_ethernet_readout_interface/internal_RR_3_12" BEL
        "u_ethernet_readout_interface/internal_RR_3_13" BEL
        "u_ethernet_readout_interface/internal_RR_3_14" BEL
        "u_ethernet_readout_interface/internal_RR_3_15" BEL
        "u_ethernet_readout_interface/internal_RR_2_0" BEL
        "u_ethernet_readout_interface/internal_RR_2_1" BEL
        "u_ethernet_readout_interface/internal_RR_2_2" BEL
        "u_ethernet_readout_interface/internal_RR_2_3" BEL
        "u_ethernet_readout_interface/internal_RR_2_4" BEL
        "u_ethernet_readout_interface/internal_RR_2_5" BEL
        "u_ethernet_readout_interface/internal_RR_2_6" BEL
        "u_ethernet_readout_interface/internal_RR_2_7" BEL
        "u_ethernet_readout_interface/internal_RR_2_8" BEL
        "u_ethernet_readout_interface/internal_RR_2_9" BEL
        "u_ethernet_readout_interface/internal_RR_2_10" BEL
        "u_ethernet_readout_interface/internal_RR_2_11" BEL
        "u_ethernet_readout_interface/internal_RR_2_12" BEL
        "u_ethernet_readout_interface/internal_RR_2_13" BEL
        "u_ethernet_readout_interface/internal_RR_2_14" BEL
        "u_ethernet_readout_interface/internal_RR_2_15" BEL
        "u_ethernet_readout_interface/internal_RR_1_0" BEL
        "u_ethernet_readout_interface/internal_RR_1_1" BEL
        "u_ethernet_readout_interface/internal_RR_1_2" BEL
        "u_ethernet_readout_interface/internal_RR_1_3" BEL
        "u_ethernet_readout_interface/internal_RR_1_4" BEL
        "u_ethernet_readout_interface/internal_RR_1_5" BEL
        "u_ethernet_readout_interface/internal_RR_1_6" BEL
        "u_ethernet_readout_interface/internal_RR_1_7" BEL
        "u_ethernet_readout_interface/internal_RR_1_8" BEL
        "u_ethernet_readout_interface/internal_RR_1_9" BEL
        "u_ethernet_readout_interface/internal_RR_1_10" BEL
        "u_ethernet_readout_interface/internal_RR_1_11" BEL
        "u_ethernet_readout_interface/internal_RR_1_12" BEL
        "u_ethernet_readout_interface/internal_RR_1_13" BEL
        "u_ethernet_readout_interface/internal_RR_1_14" BEL
        "u_ethernet_readout_interface/internal_RR_1_15" BEL
        "u_ethernet_readout_interface/internal_RR_0_0" BEL
        "u_ethernet_readout_interface/internal_RR_0_1" BEL
        "u_ethernet_readout_interface/internal_RR_0_2" BEL
        "u_ethernet_readout_interface/internal_RR_0_3" BEL
        "u_ethernet_readout_interface/internal_RR_0_4" BEL
        "u_ethernet_readout_interface/internal_RR_0_5" BEL
        "u_ethernet_readout_interface/internal_RR_0_6" BEL
        "u_ethernet_readout_interface/internal_RR_0_7" BEL
        "u_ethernet_readout_interface/internal_RR_0_8" BEL
        "u_ethernet_readout_interface/internal_RR_0_9" BEL
        "u_ethernet_readout_interface/internal_RR_0_10" BEL
        "u_ethernet_readout_interface/internal_RR_0_11" BEL
        "u_ethernet_readout_interface/internal_RR_0_12" BEL
        "u_ethernet_readout_interface/internal_RR_0_13" BEL
        "u_ethernet_readout_interface/internal_RR_0_14" BEL
        "u_ethernet_readout_interface/internal_RR_0_15" BEL
        "u_ethernet_readout_interface/mppc_dac_busy_i" BEL
        "u_ethernet_readout_interface/tx_dac_busy_i" BEL
        "u_ethernet_readout_interface/clk_en_cal" BEL
        "u_ethernet_readout_interface/stat_cnt_end_0" BEL
        "u_ethernet_readout_interface/stat_cnt_end_1" BEL
        "u_ethernet_readout_interface/stat_cnt_end_2" BEL
        "u_ethernet_readout_interface/stat_cnt_end_3" BEL
        "u_ethernet_readout_interface/stat_cnt_end_4" BEL
        "u_ethernet_readout_interface/stat_cnt_end_5" BEL
        "u_ethernet_readout_interface/stat_cnt_end_6" BEL
        "u_ethernet_readout_interface/stat_cnt_end_7" BEL
        "u_ethernet_readout_interface/scalers_max_9_0" BEL
        "u_ethernet_readout_interface/scalers_max_9_1" BEL
        "u_ethernet_readout_interface/scalers_max_9_2" BEL
        "u_ethernet_readout_interface/scalers_max_9_3" BEL
        "u_ethernet_readout_interface/scalers_max_9_4" BEL
        "u_ethernet_readout_interface/scalers_max_9_5" BEL
        "u_ethernet_readout_interface/scalers_max_9_6" BEL
        "u_ethernet_readout_interface/scalers_max_9_7" BEL
        "u_ethernet_readout_interface/scalers_max_9_8" BEL
        "u_ethernet_readout_interface/scalers_max_9_9" BEL
        "u_ethernet_readout_interface/scalers_max_9_10" BEL
        "u_ethernet_readout_interface/scalers_max_9_11" BEL
        "u_ethernet_readout_interface/scalers_max_9_12" BEL
        "u_ethernet_readout_interface/scalers_max_9_13" BEL
        "u_ethernet_readout_interface/scalers_max_9_14" BEL
        "u_ethernet_readout_interface/scalers_max_9_15" BEL
        "u_ethernet_readout_interface/scalers_max_9_16" BEL
        "u_ethernet_readout_interface/scalers_max_9_17" BEL
        "u_ethernet_readout_interface/scalers_max_9_18" BEL
        "u_ethernet_readout_interface/scalers_max_9_19" BEL
        "u_ethernet_readout_interface/scalers_max_9_20" BEL
        "u_ethernet_readout_interface/scalers_max_9_21" BEL
        "u_ethernet_readout_interface/scalers_max_9_22" BEL
        "u_ethernet_readout_interface/scalers_max_9_23" BEL
        "u_ethernet_readout_interface/scalers_max_9_24" BEL
        "u_ethernet_readout_interface/scalers_max_9_25" BEL
        "u_ethernet_readout_interface/scalers_max_9_26" BEL
        "u_ethernet_readout_interface/scalers_max_9_27" BEL
        "u_ethernet_readout_interface/scalers_max_9_28" BEL
        "u_ethernet_readout_interface/scalers_max_9_29" BEL
        "u_ethernet_readout_interface/scalers_max_9_30" BEL
        "u_ethernet_readout_interface/scalers_max_9_31" BEL
        "u_ethernet_readout_interface/scalers_max_8_0" BEL
        "u_ethernet_readout_interface/scalers_max_8_1" BEL
        "u_ethernet_readout_interface/scalers_max_8_2" BEL
        "u_ethernet_readout_interface/scalers_max_8_3" BEL
        "u_ethernet_readout_interface/scalers_max_8_4" BEL
        "u_ethernet_readout_interface/scalers_max_8_5" BEL
        "u_ethernet_readout_interface/scalers_max_8_6" BEL
        "u_ethernet_readout_interface/scalers_max_8_7" BEL
        "u_ethernet_readout_interface/scalers_max_8_8" BEL
        "u_ethernet_readout_interface/scalers_max_8_9" BEL
        "u_ethernet_readout_interface/scalers_max_8_10" BEL
        "u_ethernet_readout_interface/scalers_max_8_11" BEL
        "u_ethernet_readout_interface/scalers_max_8_12" BEL
        "u_ethernet_readout_interface/scalers_max_8_13" BEL
        "u_ethernet_readout_interface/scalers_max_8_14" BEL
        "u_ethernet_readout_interface/scalers_max_8_15" BEL
        "u_ethernet_readout_interface/scalers_max_8_16" BEL
        "u_ethernet_readout_interface/scalers_max_8_17" BEL
        "u_ethernet_readout_interface/scalers_max_8_18" BEL
        "u_ethernet_readout_interface/scalers_max_8_19" BEL
        "u_ethernet_readout_interface/scalers_max_8_20" BEL
        "u_ethernet_readout_interface/scalers_max_8_21" BEL
        "u_ethernet_readout_interface/scalers_max_8_22" BEL
        "u_ethernet_readout_interface/scalers_max_8_23" BEL
        "u_ethernet_readout_interface/scalers_max_8_24" BEL
        "u_ethernet_readout_interface/scalers_max_8_25" BEL
        "u_ethernet_readout_interface/scalers_max_8_26" BEL
        "u_ethernet_readout_interface/scalers_max_8_27" BEL
        "u_ethernet_readout_interface/scalers_max_8_28" BEL
        "u_ethernet_readout_interface/scalers_max_8_29" BEL
        "u_ethernet_readout_interface/scalers_max_8_30" BEL
        "u_ethernet_readout_interface/scalers_max_7_0" BEL
        "u_ethernet_readout_interface/scalers_max_7_1" BEL
        "u_ethernet_readout_interface/scalers_max_7_2" BEL
        "u_ethernet_readout_interface/scalers_max_7_3" BEL
        "u_ethernet_readout_interface/scalers_max_7_4" BEL
        "u_ethernet_readout_interface/scalers_max_7_5" BEL
        "u_ethernet_readout_interface/scalers_max_7_6" BEL
        "u_ethernet_readout_interface/scalers_max_7_7" BEL
        "u_ethernet_readout_interface/scalers_max_7_8" BEL
        "u_ethernet_readout_interface/scalers_max_7_9" BEL
        "u_ethernet_readout_interface/scalers_max_7_10" BEL
        "u_ethernet_readout_interface/scalers_max_7_11" BEL
        "u_ethernet_readout_interface/scalers_max_7_12" BEL
        "u_ethernet_readout_interface/scalers_max_7_13" BEL
        "u_ethernet_readout_interface/scalers_max_7_14" BEL
        "u_ethernet_readout_interface/scalers_max_7_15" BEL
        "u_ethernet_readout_interface/scalers_max_7_16" BEL
        "u_ethernet_readout_interface/scalers_max_7_17" BEL
        "u_ethernet_readout_interface/scalers_max_7_18" BEL
        "u_ethernet_readout_interface/scalers_max_7_19" BEL
        "u_ethernet_readout_interface/scalers_max_7_20" BEL
        "u_ethernet_readout_interface/scalers_max_7_21" BEL
        "u_ethernet_readout_interface/scalers_max_7_22" BEL
        "u_ethernet_readout_interface/scalers_max_7_23" BEL
        "u_ethernet_readout_interface/scalers_max_7_24" BEL
        "u_ethernet_readout_interface/scalers_max_7_25" BEL
        "u_ethernet_readout_interface/scalers_max_7_26" BEL
        "u_ethernet_readout_interface/scalers_max_7_27" BEL
        "u_ethernet_readout_interface/scalers_max_7_28" BEL
        "u_ethernet_readout_interface/scalers_max_7_29" BEL
        "u_ethernet_readout_interface/scalers_max_7_30" BEL
        "u_ethernet_readout_interface/scalers_max_6_0" BEL
        "u_ethernet_readout_interface/scalers_max_6_1" BEL
        "u_ethernet_readout_interface/scalers_max_6_2" BEL
        "u_ethernet_readout_interface/scalers_max_6_3" BEL
        "u_ethernet_readout_interface/scalers_max_6_4" BEL
        "u_ethernet_readout_interface/scalers_max_6_5" BEL
        "u_ethernet_readout_interface/scalers_max_6_6" BEL
        "u_ethernet_readout_interface/scalers_max_6_7" BEL
        "u_ethernet_readout_interface/scalers_max_6_8" BEL
        "u_ethernet_readout_interface/scalers_max_6_9" BEL
        "u_ethernet_readout_interface/scalers_max_6_10" BEL
        "u_ethernet_readout_interface/scalers_max_6_11" BEL
        "u_ethernet_readout_interface/scalers_max_6_12" BEL
        "u_ethernet_readout_interface/scalers_max_6_13" BEL
        "u_ethernet_readout_interface/scalers_max_6_14" BEL
        "u_ethernet_readout_interface/scalers_max_6_15" BEL
        "u_ethernet_readout_interface/scalers_max_6_16" BEL
        "u_ethernet_readout_interface/scalers_max_6_17" BEL
        "u_ethernet_readout_interface/scalers_max_6_18" BEL
        "u_ethernet_readout_interface/scalers_max_6_19" BEL
        "u_ethernet_readout_interface/scalers_max_6_20" BEL
        "u_ethernet_readout_interface/scalers_max_6_21" BEL
        "u_ethernet_readout_interface/scalers_max_6_22" BEL
        "u_ethernet_readout_interface/scalers_max_6_23" BEL
        "u_ethernet_readout_interface/scalers_max_6_24" BEL
        "u_ethernet_readout_interface/scalers_max_6_25" BEL
        "u_ethernet_readout_interface/scalers_max_6_26" BEL
        "u_ethernet_readout_interface/scalers_max_6_27" BEL
        "u_ethernet_readout_interface/scalers_max_6_28" BEL
        "u_ethernet_readout_interface/scalers_max_6_29" BEL
        "u_ethernet_readout_interface/scalers_max_6_30" BEL
        "u_ethernet_readout_interface/scalers_max_5_0" BEL
        "u_ethernet_readout_interface/scalers_max_5_1" BEL
        "u_ethernet_readout_interface/scalers_max_5_2" BEL
        "u_ethernet_readout_interface/scalers_max_5_3" BEL
        "u_ethernet_readout_interface/scalers_max_5_4" BEL
        "u_ethernet_readout_interface/scalers_max_5_5" BEL
        "u_ethernet_readout_interface/scalers_max_5_6" BEL
        "u_ethernet_readout_interface/scalers_max_5_7" BEL
        "u_ethernet_readout_interface/scalers_max_5_8" BEL
        "u_ethernet_readout_interface/scalers_max_5_9" BEL
        "u_ethernet_readout_interface/scalers_max_5_10" BEL
        "u_ethernet_readout_interface/scalers_max_5_11" BEL
        "u_ethernet_readout_interface/scalers_max_5_12" BEL
        "u_ethernet_readout_interface/scalers_max_5_13" BEL
        "u_ethernet_readout_interface/scalers_max_5_14" BEL
        "u_ethernet_readout_interface/scalers_max_5_15" BEL
        "u_ethernet_readout_interface/scalers_max_5_16" BEL
        "u_ethernet_readout_interface/scalers_max_5_17" BEL
        "u_ethernet_readout_interface/scalers_max_5_18" BEL
        "u_ethernet_readout_interface/scalers_max_5_19" BEL
        "u_ethernet_readout_interface/scalers_max_5_20" BEL
        "u_ethernet_readout_interface/scalers_max_5_21" BEL
        "u_ethernet_readout_interface/scalers_max_5_22" BEL
        "u_ethernet_readout_interface/scalers_max_5_23" BEL
        "u_ethernet_readout_interface/scalers_max_5_24" BEL
        "u_ethernet_readout_interface/scalers_max_5_25" BEL
        "u_ethernet_readout_interface/scalers_max_5_26" BEL
        "u_ethernet_readout_interface/scalers_max_5_27" BEL
        "u_ethernet_readout_interface/scalers_max_5_28" BEL
        "u_ethernet_readout_interface/scalers_max_5_29" BEL
        "u_ethernet_readout_interface/scalers_max_5_30" BEL
        "u_ethernet_readout_interface/scalers_max_4_0" BEL
        "u_ethernet_readout_interface/scalers_max_4_1" BEL
        "u_ethernet_readout_interface/scalers_max_4_2" BEL
        "u_ethernet_readout_interface/scalers_max_4_3" BEL
        "u_ethernet_readout_interface/scalers_max_4_4" BEL
        "u_ethernet_readout_interface/scalers_max_4_5" BEL
        "u_ethernet_readout_interface/scalers_max_4_6" BEL
        "u_ethernet_readout_interface/scalers_max_4_7" BEL
        "u_ethernet_readout_interface/scalers_max_4_8" BEL
        "u_ethernet_readout_interface/scalers_max_4_9" BEL
        "u_ethernet_readout_interface/scalers_max_4_10" BEL
        "u_ethernet_readout_interface/scalers_max_4_11" BEL
        "u_ethernet_readout_interface/scalers_max_4_12" BEL
        "u_ethernet_readout_interface/scalers_max_4_13" BEL
        "u_ethernet_readout_interface/scalers_max_4_14" BEL
        "u_ethernet_readout_interface/scalers_max_4_15" BEL
        "u_ethernet_readout_interface/scalers_max_4_16" BEL
        "u_ethernet_readout_interface/scalers_max_4_17" BEL
        "u_ethernet_readout_interface/scalers_max_4_18" BEL
        "u_ethernet_readout_interface/scalers_max_4_19" BEL
        "u_ethernet_readout_interface/scalers_max_4_20" BEL
        "u_ethernet_readout_interface/scalers_max_4_21" BEL
        "u_ethernet_readout_interface/scalers_max_4_22" BEL
        "u_ethernet_readout_interface/scalers_max_4_23" BEL
        "u_ethernet_readout_interface/scalers_max_4_24" BEL
        "u_ethernet_readout_interface/scalers_max_4_25" BEL
        "u_ethernet_readout_interface/scalers_max_4_26" BEL
        "u_ethernet_readout_interface/scalers_max_4_27" BEL
        "u_ethernet_readout_interface/scalers_max_4_28" BEL
        "u_ethernet_readout_interface/scalers_max_4_29" BEL
        "u_ethernet_readout_interface/scalers_max_4_30" BEL
        "u_ethernet_readout_interface/scalers_max_1_0" BEL
        "u_ethernet_readout_interface/scalers_max_1_1" BEL
        "u_ethernet_readout_interface/scalers_max_1_2" BEL
        "u_ethernet_readout_interface/scalers_max_1_3" BEL
        "u_ethernet_readout_interface/scalers_max_1_4" BEL
        "u_ethernet_readout_interface/scalers_max_1_5" BEL
        "u_ethernet_readout_interface/scalers_max_1_6" BEL
        "u_ethernet_readout_interface/scalers_max_1_7" BEL
        "u_ethernet_readout_interface/scalers_max_1_8" BEL
        "u_ethernet_readout_interface/scalers_max_1_9" BEL
        "u_ethernet_readout_interface/scalers_max_1_10" BEL
        "u_ethernet_readout_interface/scalers_max_1_11" BEL
        "u_ethernet_readout_interface/scalers_max_1_12" BEL
        "u_ethernet_readout_interface/scalers_max_1_13" BEL
        "u_ethernet_readout_interface/scalers_max_1_14" BEL
        "u_ethernet_readout_interface/scalers_max_1_15" BEL
        "u_ethernet_readout_interface/scalers_max_1_16" BEL
        "u_ethernet_readout_interface/scalers_max_1_17" BEL
        "u_ethernet_readout_interface/scalers_max_1_18" BEL
        "u_ethernet_readout_interface/scalers_max_1_19" BEL
        "u_ethernet_readout_interface/scalers_max_1_20" BEL
        "u_ethernet_readout_interface/scalers_max_1_21" BEL
        "u_ethernet_readout_interface/scalers_max_1_22" BEL
        "u_ethernet_readout_interface/scalers_max_1_23" BEL
        "u_ethernet_readout_interface/scalers_max_1_24" BEL
        "u_ethernet_readout_interface/scalers_max_1_25" BEL
        "u_ethernet_readout_interface/scalers_max_1_26" BEL
        "u_ethernet_readout_interface/scalers_max_1_27" BEL
        "u_ethernet_readout_interface/scalers_max_1_28" BEL
        "u_ethernet_readout_interface/scalers_max_1_29" BEL
        "u_ethernet_readout_interface/scalers_max_1_30" BEL
        "u_ethernet_readout_interface/scalers_max_3_0" BEL
        "u_ethernet_readout_interface/scalers_max_3_1" BEL
        "u_ethernet_readout_interface/scalers_max_3_2" BEL
        "u_ethernet_readout_interface/scalers_max_3_3" BEL
        "u_ethernet_readout_interface/scalers_max_3_4" BEL
        "u_ethernet_readout_interface/scalers_max_3_5" BEL
        "u_ethernet_readout_interface/scalers_max_3_6" BEL
        "u_ethernet_readout_interface/scalers_max_3_7" BEL
        "u_ethernet_readout_interface/scalers_max_3_8" BEL
        "u_ethernet_readout_interface/scalers_max_3_9" BEL
        "u_ethernet_readout_interface/scalers_max_3_10" BEL
        "u_ethernet_readout_interface/scalers_max_3_11" BEL
        "u_ethernet_readout_interface/scalers_max_3_12" BEL
        "u_ethernet_readout_interface/scalers_max_3_13" BEL
        "u_ethernet_readout_interface/scalers_max_3_14" BEL
        "u_ethernet_readout_interface/scalers_max_3_15" BEL
        "u_ethernet_readout_interface/scalers_max_3_16" BEL
        "u_ethernet_readout_interface/scalers_max_3_17" BEL
        "u_ethernet_readout_interface/scalers_max_3_18" BEL
        "u_ethernet_readout_interface/scalers_max_3_19" BEL
        "u_ethernet_readout_interface/scalers_max_3_20" BEL
        "u_ethernet_readout_interface/scalers_max_3_21" BEL
        "u_ethernet_readout_interface/scalers_max_3_22" BEL
        "u_ethernet_readout_interface/scalers_max_3_23" BEL
        "u_ethernet_readout_interface/scalers_max_3_24" BEL
        "u_ethernet_readout_interface/scalers_max_3_25" BEL
        "u_ethernet_readout_interface/scalers_max_3_26" BEL
        "u_ethernet_readout_interface/scalers_max_3_27" BEL
        "u_ethernet_readout_interface/scalers_max_3_28" BEL
        "u_ethernet_readout_interface/scalers_max_3_29" BEL
        "u_ethernet_readout_interface/scalers_max_3_30" BEL
        "u_ethernet_readout_interface/scalers_max_2_0" BEL
        "u_ethernet_readout_interface/scalers_max_2_1" BEL
        "u_ethernet_readout_interface/scalers_max_2_2" BEL
        "u_ethernet_readout_interface/scalers_max_2_3" BEL
        "u_ethernet_readout_interface/scalers_max_2_4" BEL
        "u_ethernet_readout_interface/scalers_max_2_5" BEL
        "u_ethernet_readout_interface/scalers_max_2_6" BEL
        "u_ethernet_readout_interface/scalers_max_2_7" BEL
        "u_ethernet_readout_interface/scalers_max_2_8" BEL
        "u_ethernet_readout_interface/scalers_max_2_9" BEL
        "u_ethernet_readout_interface/scalers_max_2_10" BEL
        "u_ethernet_readout_interface/scalers_max_2_11" BEL
        "u_ethernet_readout_interface/scalers_max_2_12" BEL
        "u_ethernet_readout_interface/scalers_max_2_13" BEL
        "u_ethernet_readout_interface/scalers_max_2_14" BEL
        "u_ethernet_readout_interface/scalers_max_2_15" BEL
        "u_ethernet_readout_interface/scalers_max_2_16" BEL
        "u_ethernet_readout_interface/scalers_max_2_17" BEL
        "u_ethernet_readout_interface/scalers_max_2_18" BEL
        "u_ethernet_readout_interface/scalers_max_2_19" BEL
        "u_ethernet_readout_interface/scalers_max_2_20" BEL
        "u_ethernet_readout_interface/scalers_max_2_21" BEL
        "u_ethernet_readout_interface/scalers_max_2_22" BEL
        "u_ethernet_readout_interface/scalers_max_2_23" BEL
        "u_ethernet_readout_interface/scalers_max_2_24" BEL
        "u_ethernet_readout_interface/scalers_max_2_25" BEL
        "u_ethernet_readout_interface/scalers_max_2_26" BEL
        "u_ethernet_readout_interface/scalers_max_2_27" BEL
        "u_ethernet_readout_interface/scalers_max_2_28" BEL
        "u_ethernet_readout_interface/scalers_max_2_29" BEL
        "u_ethernet_readout_interface/scalers_max_2_30" BEL
        "u_ethernet_readout_interface/scalers_max_0_0" BEL
        "u_ethernet_readout_interface/scalers_max_0_1" BEL
        "u_ethernet_readout_interface/scalers_max_0_2" BEL
        "u_ethernet_readout_interface/scalers_max_0_3" BEL
        "u_ethernet_readout_interface/scalers_max_0_4" BEL
        "u_ethernet_readout_interface/scalers_max_0_5" BEL
        "u_ethernet_readout_interface/scalers_max_0_6" BEL
        "u_ethernet_readout_interface/scalers_max_0_7" BEL
        "u_ethernet_readout_interface/scalers_max_0_8" BEL
        "u_ethernet_readout_interface/scalers_max_0_9" BEL
        "u_ethernet_readout_interface/scalers_max_0_10" BEL
        "u_ethernet_readout_interface/scalers_max_0_11" BEL
        "u_ethernet_readout_interface/scalers_max_0_12" BEL
        "u_ethernet_readout_interface/scalers_max_0_13" BEL
        "u_ethernet_readout_interface/scalers_max_0_14" BEL
        "u_ethernet_readout_interface/scalers_max_0_15" BEL
        "u_ethernet_readout_interface/scalers_max_0_16" BEL
        "u_ethernet_readout_interface/scalers_max_0_17" BEL
        "u_ethernet_readout_interface/scalers_max_0_18" BEL
        "u_ethernet_readout_interface/scalers_max_0_19" BEL
        "u_ethernet_readout_interface/scalers_max_0_20" BEL
        "u_ethernet_readout_interface/scalers_max_0_21" BEL
        "u_ethernet_readout_interface/scalers_max_0_22" BEL
        "u_ethernet_readout_interface/scalers_max_0_23" BEL
        "u_ethernet_readout_interface/scalers_max_0_24" BEL
        "u_ethernet_readout_interface/scalers_max_0_25" BEL
        "u_ethernet_readout_interface/scalers_max_0_26" BEL
        "u_ethernet_readout_interface/scalers_max_0_27" BEL
        "u_ethernet_readout_interface/scalers_max_0_28" BEL
        "u_ethernet_readout_interface/scalers_max_0_29" BEL
        "u_ethernet_readout_interface/scalers_max_0_30" BEL
        "u_ethernet_readout_interface/calfill_type" BEL
        "u_ethernet_readout_interface/calfill_mode_1" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_0" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_1" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_2" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_3" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_4" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_5" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_6" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_7" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_8" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_9" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_10" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_11" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_12" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_13" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_14" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_15" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_16" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_17" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_18" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_19" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_20" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_21" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_22" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_23" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_24" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_25" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_26" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_27" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_28" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_29" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_30" BEL
        "u_ethernet_readout_interface/calfill_dc_cnt_31" BEL
        "u_ethernet_readout_interface/calfill_start01_0" BEL
        "u_ethernet_readout_interface/calfill_start01_1" BEL
        "u_ethernet_readout_interface/calfill_ch_mask_1" BEL
        "u_ethernet_readout_interface/cal_cur_TH_1" BEL
        "u_ethernet_readout_interface/cal_cur_TH_2" BEL
        "u_ethernet_readout_interface/cal_cur_TH_3" BEL
        "u_ethernet_readout_interface/cal_cur_TH_4" BEL
        "u_ethernet_readout_interface/cal_cur_TH_5" BEL
        "u_ethernet_readout_interface/cal_cur_TH_6" BEL
        "u_ethernet_readout_interface/cal_cur_TH_7" BEL
        "u_ethernet_readout_interface/cal_cur_TH_8" BEL
        "u_ethernet_readout_interface/cal_cur_TH_9" BEL
        "u_ethernet_readout_interface/cal_cur_TH_10" BEL
        "u_ethernet_readout_interface/cal_cur_TH_11" BEL
        "u_ethernet_readout_interface/_o44829_1" BEL
        "u_ethernet_readout_interface/_o44829_2" BEL
        "u_ethernet_readout_interface/_o44829_3" BEL
        "u_ethernet_readout_interface/_o44829_4" BEL
        "u_ethernet_readout_interface/_o44829_5" BEL
        "u_ethernet_readout_interface/_o44829_6" BEL
        "u_ethernet_readout_interface/_o44829_7" BEL
        "u_ethernet_readout_interface/_o44829_8" BEL
        "u_ethernet_readout_interface/_o44829_9" BEL
        "u_ethernet_readout_interface/_o44829_10" BEL
        "u_ethernet_readout_interface/_o44829_11" BEL
        "u_ethernet_readout_interface/_o45053_1" BEL
        "u_ethernet_readout_interface/_o45053_2" BEL
        "u_ethernet_readout_interface/_o45053_3" BEL
        "u_ethernet_readout_interface/_o45053_4" BEL
        "u_ethernet_readout_interface/_o45053_5" BEL
        "u_ethernet_readout_interface/_o45053_6" BEL
        "u_ethernet_readout_interface/_o45053_7" BEL
        "u_ethernet_readout_interface/_o45053_8" BEL
        "u_ethernet_readout_interface/_o45053_9" BEL
        "u_ethernet_readout_interface/_o45053_10" BEL
        "u_ethernet_readout_interface/_o45053_11" BEL
        "u_ethernet_readout_interface/_o45277_1" BEL
        "u_ethernet_readout_interface/_o45277_2" BEL
        "u_ethernet_readout_interface/_o45277_3" BEL
        "u_ethernet_readout_interface/_o45277_4" BEL
        "u_ethernet_readout_interface/_o45277_5" BEL
        "u_ethernet_readout_interface/_o45277_6" BEL
        "u_ethernet_readout_interface/_o45277_7" BEL
        "u_ethernet_readout_interface/_o45277_8" BEL
        "u_ethernet_readout_interface/_o45277_9" BEL
        "u_ethernet_readout_interface/_o45277_10" BEL
        "u_ethernet_readout_interface/_o45277_11" BEL
        "u_ethernet_readout_interface/_o45501_1" BEL
        "u_ethernet_readout_interface/_o45501_2" BEL
        "u_ethernet_readout_interface/_o45501_3" BEL
        "u_ethernet_readout_interface/_o45501_4" BEL
        "u_ethernet_readout_interface/_o45501_5" BEL
        "u_ethernet_readout_interface/_o45501_6" BEL
        "u_ethernet_readout_interface/_o45501_7" BEL
        "u_ethernet_readout_interface/_o45501_8" BEL
        "u_ethernet_readout_interface/_o45501_9" BEL
        "u_ethernet_readout_interface/_o45501_10" BEL
        "u_ethernet_readout_interface/_o45501_11" BEL
        "u_ethernet_readout_interface/_o45725_1" BEL
        "u_ethernet_readout_interface/_o45725_2" BEL
        "u_ethernet_readout_interface/_o45725_3" BEL
        "u_ethernet_readout_interface/_o45725_4" BEL
        "u_ethernet_readout_interface/_o45725_5" BEL
        "u_ethernet_readout_interface/_o45725_6" BEL
        "u_ethernet_readout_interface/_o45725_7" BEL
        "u_ethernet_readout_interface/_o45725_8" BEL
        "u_ethernet_readout_interface/_o45725_9" BEL
        "u_ethernet_readout_interface/_o45725_10" BEL
        "u_ethernet_readout_interface/_o45725_11" BEL
        "u_ethernet_readout_interface/_o45949_1" BEL
        "u_ethernet_readout_interface/_o45949_2" BEL
        "u_ethernet_readout_interface/_o45949_3" BEL
        "u_ethernet_readout_interface/_o45949_4" BEL
        "u_ethernet_readout_interface/_o45949_5" BEL
        "u_ethernet_readout_interface/_o45949_6" BEL
        "u_ethernet_readout_interface/_o45949_7" BEL
        "u_ethernet_readout_interface/_o45949_8" BEL
        "u_ethernet_readout_interface/_o45949_9" BEL
        "u_ethernet_readout_interface/_o45949_10" BEL
        "u_ethernet_readout_interface/_o45949_11" BEL
        "u_ethernet_readout_interface/_o46173_1" BEL
        "u_ethernet_readout_interface/_o46173_2" BEL
        "u_ethernet_readout_interface/_o46173_3" BEL
        "u_ethernet_readout_interface/_o46173_4" BEL
        "u_ethernet_readout_interface/_o46173_5" BEL
        "u_ethernet_readout_interface/_o46173_6" BEL
        "u_ethernet_readout_interface/_o46173_7" BEL
        "u_ethernet_readout_interface/_o46173_8" BEL
        "u_ethernet_readout_interface/_o46173_9" BEL
        "u_ethernet_readout_interface/_o46173_10" BEL
        "u_ethernet_readout_interface/_o46173_11" BEL
        "u_ethernet_readout_interface/_o46397_1" BEL
        "u_ethernet_readout_interface/_o46397_2" BEL
        "u_ethernet_readout_interface/_o46397_3" BEL
        "u_ethernet_readout_interface/_o46397_4" BEL
        "u_ethernet_readout_interface/_o46397_5" BEL
        "u_ethernet_readout_interface/_o46397_6" BEL
        "u_ethernet_readout_interface/_o46397_7" BEL
        "u_ethernet_readout_interface/_o46397_8" BEL
        "u_ethernet_readout_interface/_o46397_9" BEL
        "u_ethernet_readout_interface/_o46397_10" BEL
        "u_ethernet_readout_interface/_o46397_11" BEL
        "u_ethernet_readout_interface/_o46621_1" BEL
        "u_ethernet_readout_interface/_o46621_2" BEL
        "u_ethernet_readout_interface/_o46621_3" BEL
        "u_ethernet_readout_interface/_o46621_4" BEL
        "u_ethernet_readout_interface/_o46621_5" BEL
        "u_ethernet_readout_interface/_o46621_6" BEL
        "u_ethernet_readout_interface/_o46621_7" BEL
        "u_ethernet_readout_interface/_o46621_8" BEL
        "u_ethernet_readout_interface/_o46621_9" BEL
        "u_ethernet_readout_interface/_o46621_10" BEL
        "u_ethernet_readout_interface/_o46621_11" BEL
        "u_ethernet_readout_interface/_o46845_1" BEL
        "u_ethernet_readout_interface/_o46845_2" BEL
        "u_ethernet_readout_interface/_o46845_3" BEL
        "u_ethernet_readout_interface/_o46845_4" BEL
        "u_ethernet_readout_interface/_o46845_5" BEL
        "u_ethernet_readout_interface/_o46845_6" BEL
        "u_ethernet_readout_interface/_o46845_7" BEL
        "u_ethernet_readout_interface/_o46845_8" BEL
        "u_ethernet_readout_interface/_o46845_9" BEL
        "u_ethernet_readout_interface/_o46845_10" BEL
        "u_ethernet_readout_interface/_o46845_11" BEL
        "u_ethernet_readout_interface/calfill_THset_0" BEL
        "u_ethernet_readout_interface/calfill_THset_1" BEL
        "u_ethernet_readout_interface/calfill_THset_2" BEL
        "u_ethernet_readout_interface/calfill_THset_3" BEL
        "u_ethernet_readout_interface/calfill_THset_4" BEL
        "u_ethernet_readout_interface/calfill_THset_5" BEL
        "u_ethernet_readout_interface/calfill_THset_6" BEL
        "u_ethernet_readout_interface/calfill_THset_7" BEL
        "u_ethernet_readout_interface/calfill_THset_8" BEL
        "u_ethernet_readout_interface/calfill_THset_9" BEL
        "u_ethernet_readout_interface/calfill_THset_10" BEL
        "u_ethernet_readout_interface/calfill_THset_11" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_0" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_1" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_2" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_3" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_4" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_5" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_6" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_7" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_8" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_9" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_10" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_11" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_12" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_13" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_14" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_15" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_16" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_17" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_18" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_19" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_20" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_21" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_22" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_23" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_24" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_25" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_26" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_27" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_28" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_29" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_30" BEL
        "u_ethernet_readout_interface/cal_wait_cnt_31" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_wr_en" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_0" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_1" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_2" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_3" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_4" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_5" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_6" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_7" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_8" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_9" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_10" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_11" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_16" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_17" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_18" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_19" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_20" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_21" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_22" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_23" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_24" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_25" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_26" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_27" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_28" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_29" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_30" BEL
        "u_ethernet_readout_interface/cmd_fifo_cal_din_31" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_0" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_1" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_2" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_3" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_4" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_5" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_6" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_7" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_8" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_9" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_10" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_11" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_12" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_13" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_14" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_15" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_16" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_17" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_18" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_19" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_20" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_21" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_22" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_23" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_24" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_25" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_26" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_27" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_28" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_29" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_30" BEL
        "u_ethernet_readout_interface/rcl_fifo_data_i_31" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_127_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_126_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_125_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_124_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_123_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_122_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_121_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_120_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_119_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_118_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_117_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_116_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_115_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_114_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_113_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_112_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_111_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_108_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_110_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_109_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_107_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_106_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_105_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_104_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_103_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_102_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_101_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_100_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_99_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_98_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_97_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_96_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_95_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_94_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_93_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_92_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_91_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_90_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_89_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_88_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_87_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_86_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_85_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_84_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_83_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_82_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_81_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_80_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_79_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_77_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_76_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_75_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_74_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_73_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_72_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_71_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_70_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_69_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_68_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_67_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_66_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_65_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_64_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_62_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_61_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_59_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_58_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_57_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_56_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_55_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_54_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_53_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_52_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_51_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_50_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_49_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_48_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_47_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_46_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_43_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_45_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_44_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_42_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_41_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_40_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_39_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_38_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_37_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_36_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_35_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_34_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_33_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_32_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_31_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_30_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_29_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_28_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_27_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_26_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_25_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_24_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_23_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_22_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_21_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_20_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_19_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_18_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_17_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_16_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_15_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_14_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_13_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_10_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_12_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_11_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_9_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_8_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_7_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_6_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_5_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_3_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_0_15" BEL
        "u_ethernet_readout_interface/rcl_asic_num_0" BEL
        "u_ethernet_readout_interface/rcl_asic_num_1" BEL
        "u_ethernet_readout_interface/rcl_asic_num_2" BEL
        "u_ethernet_readout_interface/rcl_asic_num_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_78_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_60_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_2_15" BEL
        "u_ethernet_readout_interface/RR_val_0" BEL
        "u_ethernet_readout_interface/RR_val_1" BEL
        "u_ethernet_readout_interface/RR_val_2" BEL
        "u_ethernet_readout_interface/RR_val_3" BEL
        "u_ethernet_readout_interface/RR_val_4" BEL
        "u_ethernet_readout_interface/RR_val_5" BEL
        "u_ethernet_readout_interface/RR_val_6" BEL
        "u_ethernet_readout_interface/RR_val_7" BEL
        "u_ethernet_readout_interface/RR_val_8" BEL
        "u_ethernet_readout_interface/RR_val_9" BEL
        "u_ethernet_readout_interface/RR_val_10" BEL
        "u_ethernet_readout_interface/RR_val_11" BEL
        "u_ethernet_readout_interface/RR_val_12" BEL
        "u_ethernet_readout_interface/RR_val_13" BEL
        "u_ethernet_readout_interface/RR_val_14" BEL
        "u_ethernet_readout_interface/RR_val_15" BEL
        "u_ethernet_readout_interface/cal_start01_0" BEL
        "u_ethernet_readout_interface/cal_start01_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_63_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_4_15" BEL
        "u_ethernet_readout_interface/R_val_0" BEL
        "u_ethernet_readout_interface/R_val_1" BEL
        "u_ethernet_readout_interface/R_val_2" BEL
        "u_ethernet_readout_interface/R_val_3" BEL
        "u_ethernet_readout_interface/R_val_4" BEL
        "u_ethernet_readout_interface/R_val_5" BEL
        "u_ethernet_readout_interface/R_val_6" BEL
        "u_ethernet_readout_interface/R_val_7" BEL
        "u_ethernet_readout_interface/R_val_8" BEL
        "u_ethernet_readout_interface/R_val_9" BEL
        "u_ethernet_readout_interface/R_val_10" BEL
        "u_ethernet_readout_interface/R_val_11" BEL
        "u_ethernet_readout_interface/R_val_12" BEL
        "u_ethernet_readout_interface/R_val_13" BEL
        "u_ethernet_readout_interface/R_val_14" BEL
        "u_ethernet_readout_interface/R_val_15" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_0" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_1" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_2" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_3" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_4" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_5" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_6" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_7" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_8" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_9" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_10" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_11" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_12" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_13" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_14" BEL
        "u_ethernet_readout_interface/internal_GPR_rcl_1_15" BEL
        "u_ethernet_readout_interface/stat_fifo_din_0" BEL
        "u_ethernet_readout_interface/stat_fifo_din_1" BEL
        "u_ethernet_readout_interface/stat_fifo_din_2" BEL
        "u_ethernet_readout_interface/stat_fifo_din_3" BEL
        "u_ethernet_readout_interface/stat_fifo_din_4" BEL
        "u_ethernet_readout_interface/stat_fifo_din_5" BEL
        "u_ethernet_readout_interface/stat_fifo_din_6" BEL
        "u_ethernet_readout_interface/stat_fifo_din_7" BEL
        "u_ethernet_readout_interface/stat_fifo_din_8" BEL
        "u_ethernet_readout_interface/stat_fifo_din_9" BEL
        "u_ethernet_readout_interface/stat_fifo_din_10" BEL
        "u_ethernet_readout_interface/stat_fifo_din_11" BEL
        "u_ethernet_readout_interface/stat_fifo_din_12" BEL
        "u_ethernet_readout_interface/stat_fifo_din_13" BEL
        "u_ethernet_readout_interface/stat_fifo_din_14" BEL
        "u_ethernet_readout_interface/stat_fifo_din_15" BEL
        "u_ethernet_readout_interface/stat_fifo_din_16" BEL
        "u_ethernet_readout_interface/stat_fifo_din_17" BEL
        "u_ethernet_readout_interface/stat_fifo_din_18" BEL
        "u_ethernet_readout_interface/stat_fifo_din_19" BEL
        "u_ethernet_readout_interface/stat_fifo_din_20" BEL
        "u_ethernet_readout_interface/stat_fifo_din_21" BEL
        "u_ethernet_readout_interface/stat_fifo_din_22" BEL
        "u_ethernet_readout_interface/stat_fifo_din_23" BEL
        "u_ethernet_readout_interface/stat_fifo_din_24" BEL
        "u_ethernet_readout_interface/stat_fifo_din_26" BEL
        "u_ethernet_readout_interface/stat_fifo_din_27" BEL
        "u_ethernet_readout_interface/stat_fifo_din_29" BEL
        "u_ethernet_readout_interface/stat_fifo_din_30" BEL
        "u_ethernet_readout_interface/calfill_st_FSM_FFd3" BEL
        "u_ethernet_readout_interface/calfill_st_FSM_FFd2" BEL
        "u_ethernet_readout_interface/calfill_st_FSM_FFd1" BEL
        "u_ethernet_readout_interface/stat_cnt_0" BEL
        "u_ethernet_readout_interface/stat_cnt_1" BEL
        "u_ethernet_readout_interface/stat_cnt_2" BEL
        "u_ethernet_readout_interface/stat_cnt_3" BEL
        "u_ethernet_readout_interface/stat_cnt_4" BEL
        "u_ethernet_readout_interface/stat_cnt_5" BEL
        "u_ethernet_readout_interface/stat_cnt_6" BEL
        "u_ethernet_readout_interface/stat_cnt_7" BEL
        "u_ethernet_readout_interface/stat_cnt_8" BEL
        "u_ethernet_readout_interface/stat_cnt_9" BEL
        "u_ethernet_readout_interface/stat_cnt_10" BEL
        "u_ethernet_readout_interface/stat_cnt_11" BEL
        "u_ethernet_readout_interface/stat_cnt_12" BEL
        "u_ethernet_readout_interface/stat_cnt_13" BEL
        "u_ethernet_readout_interface/stat_cnt_14" BEL
        "u_ethernet_readout_interface/stat_cnt_15" BEL
        "u_ethernet_readout_interface/stat_cnt_16" BEL
        "u_ethernet_readout_interface/stat_cnt_17" BEL
        "u_ethernet_readout_interface/stat_cnt_18" BEL
        "u_ethernet_readout_interface/stat_cnt_19" BEL
        "u_ethernet_readout_interface/stat_cnt_20" BEL
        "u_ethernet_readout_interface/stat_cnt_21" BEL
        "u_ethernet_readout_interface/stat_cnt_22" BEL
        "u_ethernet_readout_interface/stat_cnt_23" BEL
        "u_ethernet_readout_interface/stat_cnt_24" BEL
        "u_ethernet_readout_interface/stat_cnt_25" BEL
        "u_ethernet_readout_interface/stat_cnt_26" BEL
        "u_ethernet_readout_interface/stat_cnt_27" BEL
        "u_ethernet_readout_interface/stat_cnt_28" BEL
        "u_ethernet_readout_interface/stat_cnt_29" BEL
        "u_ethernet_readout_interface/stat_cnt_30" BEL
        "u_ethernet_readout_interface/stat_cnt_31" BEL
        "u_ethernet_readout_interface/clk_enable_counter_0" BEL
        "u_ethernet_readout_interface/clk_enable_counter_1" BEL
        "u_ethernet_readout_interface/clk_enable_counter_2" BEL
        "u_ethernet_readout_interface/clk_enable_counter_3" BEL
        "u_ethernet_readout_interface/clk_enable_counter_4" BEL
        "u_ethernet_readout_interface/clk_enable_counter_5" BEL
        "u_ethernet_readout_interface/clk_enable_counter_6" BEL
        "u_ethernet_readout_interface/clk_enable_counter_7" BEL
        "u_ethernet_readout_interface/clk_enable_counter_8" BEL
        "u_ethernet_readout_interface/clk_enable_counter_9" BEL
        "u_ethernet_readout_interface/clk_enable_counter_10" BEL
        "u_ethernet_readout_interface/clk_enable_counter_11" BEL
        "u_ethernet_readout_interface/clk_enable_counter_12" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_0" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_1" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_2" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_3" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_4" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_5" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_6" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_7" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_8" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_9" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_10" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_11" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_12" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_13" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_14" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_15" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_16" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_17" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_18" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_19" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_20" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_21" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_22" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_23" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_24" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_25" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_26" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_27" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_28" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_29" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_30" BEL
        "u_ethernet_readout_interface/calfill_ch_cnt_31" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd2" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd4" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd3" BEL
        "u_ethernet_readout_interface/cal_st_FSM_FFd1" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd5" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd2" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd4" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd3" BEL
        "u_ethernet_readout_interface/rcl_st_FSM_FFd1" BEL
        "u_ethernet_readout_interface/rcl_cnt_0" BEL
        "u_ethernet_readout_interface/rcl_cnt_1" BEL
        "u_ethernet_readout_interface/rcl_cnt_2" BEL
        "u_ethernet_readout_interface/rcl_cnt_3" BEL
        "u_ethernet_readout_interface/rcl_cnt_4" BEL
        "u_ethernet_readout_interface/rcl_cnt_5" BEL
        "u_ethernet_readout_interface/rcl_cnt_6" BEL
        "u_ethernet_readout_interface/rcl_cnt_7" BEL
        "u_ethernet_readout_interface/rcl_cnt_8" BEL
        "u_ethernet_readout_interface/rcl_cnt_9" BEL
        "u_ethernet_readout_interface/rcl_cnt_10" BEL
        "u_ethernet_readout_interface/rcl_cnt_11" BEL
        "u_ethernet_readout_interface/rcl_cnt_12" BEL
        "u_ethernet_readout_interface/rcl_cnt_13" BEL
        "u_ethernet_readout_interface/rcl_cnt_14" BEL
        "u_ethernet_readout_interface/rcl_cnt_15" BEL
        "u_ethernet_readout_interface/rcl_cnt_16" BEL
        "u_ethernet_readout_interface/rcl_cnt_17" BEL
        "u_ethernet_readout_interface/rcl_cnt_18" BEL
        "u_ethernet_readout_interface/rcl_cnt_19" BEL
        "u_ethernet_readout_interface/rcl_cnt_20" BEL
        "u_ethernet_readout_interface/rcl_cnt_21" BEL
        "u_ethernet_readout_interface/rcl_cnt_22" BEL
        "u_ethernet_readout_interface/rcl_cnt_23" BEL
        "u_ethernet_readout_interface/cal_cur_HV_0" BEL
        "u_ethernet_readout_interface/stat_fifo_wr_en" BEL
        "u_ethernet_readout_interface/stat_fifo_data_rdy" BEL
        "u_ethernet_readout_interface/calfill_start" BEL
        "u_ethernet_readout_interface/cmd_fifo_rd_en" BEL
        "u_ethernet_readout_interface/calfill_HVset_0" BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifo_cal/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_cmd_fifomux/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_13"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_13"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_12"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_11"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_11"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_1" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_2" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_3" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_4" BEL
        "klm_scrod_trig_interface/exttb_i[1][5]_dff_17_5" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_1" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_2" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_3" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_4" BEL
        "klm_scrod_trig_interface/exttb_i[2][5]_dff_18_5" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_1" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_2" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_3" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_4" BEL
        "klm_scrod_trig_interface/exttb_i[3][5]_dff_19_5" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_1" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_2" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_3" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_4" BEL
        "klm_scrod_trig_interface/exttb_i[6][5]_dff_22_5" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_1" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_2" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_3" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_4" BEL
        "klm_scrod_trig_interface/exttb_i[4][5]_dff_20_5" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_1" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_2" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_3" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_4" BEL
        "klm_scrod_trig_interface/exttb_i[5][5]_dff_21_5" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_1" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_2" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_3" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_4" BEL
        "klm_scrod_trig_interface/exttb_i[9][5]_dff_25_5" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_1" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_2" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_3" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_4" BEL
        "klm_scrod_trig_interface/exttb_i[7][5]_dff_23_5" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_1" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_2" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_3" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_4" BEL
        "klm_scrod_trig_interface/exttb_i[8][5]_dff_24_5" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_1" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_2" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_3" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_4" BEL
        "klm_scrod_trig_interface/exttb_i[10][5]_dff_26_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/gen_useextclk0.map_clk/map_64g" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_COUNTER_0" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_COUNTER_1" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_COUNTER_2" BEL
        "map_clock_gen/map_MPPC_DAC_clock_enable/internal_clkout" BEL
        "u_ro_simple/trig_ctime_i_0" BEL "u_ro_simple/trig_ctime_i_1" BEL
        "u_ro_simple/trig_ctime_i_2" BEL "u_ro_simple/trig_ctime_i_3" BEL
        "u_ro_simple/trig_ctime_i_4" BEL "u_ro_simple/trig_ctime_i_5" BEL
        "u_ro_simple/trig_ctime_i_6" BEL "u_ro_simple/trig_ctime_i_7" BEL
        "u_ro_simple/trig_ctime_i_8" BEL "u_ro_simple/trig_ctime_i_9" BEL
        "u_ro_simple/trig_ctime_i_10" BEL "u_ro_simple/trig_ctime_i_11" BEL
        "u_ro_simple/trig_ctime_i_12" BEL "u_ro_simple/trig_ctime_i_13" BEL
        "u_ro_simple/trig_ctime_i_14" BEL "u_ro_simple/trig_ctime_i_15" BEL
        "u_ro_simple/smp_cnt_l_0" BEL "u_ro_simple/smp_cnt_l_1" BEL
        "u_ro_simple/smp_cnt_l_2" BEL "u_ro_simple/smp_cnt_l_3" BEL
        "u_ro_simple/smp_cnt_l_4" BEL "u_ro_simple/smp_cnt_l_5" BEL
        "u_ro_simple/smp_cnt_l_6" BEL "u_ro_simple/smp_cnt_l_7" BEL
        "u_ro_simple/smp_cnt_l_8" BEL "u_ro_simple/smp_cnt_l_31" BEL
        "u_ro_simple/trg_1" BEL "u_ro_simple/nch_0" BEL "u_ro_simple/nch_1"
        BEL "u_ro_simple/nch_2" BEL "u_ro_simple/nch_3" BEL
        "u_ro_simple/qt_din_0" BEL "u_ro_simple/qt_din_1" BEL
        "u_ro_simple/qt_din_2" BEL "u_ro_simple/qt_din_3" BEL
        "u_ro_simple/qt_din_4" BEL "u_ro_simple/qt_din_5" BEL
        "u_ro_simple/qt_din_6" BEL "u_ro_simple/qt_din_7" BEL
        "u_ro_simple/qt_din_8" BEL "u_ro_simple/qt_din_9" BEL
        "u_ro_simple/qt_din_10" BEL "u_ro_simple/qt_din_11" BEL
        "u_ro_simple/qt_din_12" BEL "u_ro_simple/qt_din_13" BEL
        "u_ro_simple/qt_din_14" BEL "u_ro_simple/qt_din_15" BEL
        "u_ro_simple/qt_din_16" BEL "u_ro_simple/qt_din_17" BEL
        "u_ro_simple/asic_no_0" BEL "u_ro_simple/asic_no_1" BEL
        "u_ro_simple/asic_no_2" BEL "u_ro_simple/asic_no_3" BEL
        "u_ro_simple/ro_st_FSM_FFd3" BEL "u_ro_simple/win_cnt_0" BEL
        "u_ro_simple/win_cnt_1" BEL "u_ro_simple/win_cnt_2" BEL
        "u_ro_simple/win_cnt_3" BEL "u_ro_simple/win_cnt_4" BEL
        "u_ro_simple/win_cnt_5" BEL "u_ro_simple/win_cnt_6" BEL
        "u_ro_simple/ro_st_FSM_FFd4" BEL "u_ro_simple/ro_st_FSM_FFd2" BEL
        "u_ro_simple/ro_st_FSM_FFd1" BEL "u_ro_simple/is_first_pack" BEL
        "u_ro_simple/busy" BEL "u_ro_simple/qt_fifo_evt_rdy" BEL
        "u_ro_simple/qt_wr_en" BEL "u_ro_simple/Mshreg_trg_0" BEL
        "u_ro_simple/trg_0" BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        PIN "u_COUNTER_auto_EXT_TRIG/st.DSP48E_3_pins<92>" BEL
        "uut_pedram/update_req_i0_0" BEL "uut_pedram/u_ram_iface[0].u_ri/dr_0"
        BEL "uut_pedram/u_ram_iface[0].u_ri/dr_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dr_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_8" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_9" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_10" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_11" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_12" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_13" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_14" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_15" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_16" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_17" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_18" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_19" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_20" BEL
        "uut_pedram/u_ram_iface[0].u_ri/addr_i_21" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/dw_i_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/update_i" BEL
        "uut_pedram/u_ram_iface[0].u_ri/rw_i" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/IOw_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/CE1b" BEL
        "uut_pedram/u_ram_iface[0].u_ri/CE2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/OEb" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_5" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_6" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_7" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_8" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_9" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_10" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_11" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_12" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_13" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_14" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_15" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_16" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_17" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_18" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_19" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_20" BEL
        "uut_pedram/u_ram_iface[0].u_ri/A_21" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd4" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd3" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/next_state_FSM_FFd1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tWEND_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tWEND_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tWEND_2" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tRDOUT_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tRDOUT_1" BEL
        "uut_pedram/u_ram_iface[0].u_ri/busy_i" BEL
        "uut_pedram/u_ram_iface[0].u_ri/bufstate" BEL
        "uut_pedram/u_ram_iface[0].u_ri/WEb" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tHZOE_0" BEL
        "uut_pedram/u_ram_iface[0].u_ri/cnt_tREND_0" BEL
        "u_TARGETX_DAC_CONTROL/UPDATE_REG_0" BEL
        "u_TARGETX_DAC_CONTROL/UPDATE_REG_1" BEL
        "u_TARGETX_DAC_CONTROL/ENABLE_COUNTER" BEL
        "u_TARGETX_DAC_CONTROL/SCLK_i" BEL "u_TARGETX_DAC_CONTROL/SCLK" BEL
        "u_TARGETX_DAC_CONTROL/PCLK" BEL "u_TARGETX_DAC_CONTROL/SIN" BEL
        "u_TARGETX_DAC_CONTROL/cnt_0" BEL "u_TARGETX_DAC_CONTROL/cnt_1" BEL
        "u_TARGETX_DAC_CONTROL/cnt_2" BEL "u_TARGETX_DAC_CONTROL/cnt_3" BEL
        "u_TARGETX_DAC_CONTROL/cnt_4" BEL "u_TARGETX_DAC_CONTROL/cnt_5" BEL
        "u_TARGETX_DAC_CONTROL/cnt_6" BEL "u_TARGETX_DAC_CONTROL/cnt_7" BEL
        "u_TARGETX_DAC_CONTROL/cnt_8" BEL "u_TARGETX_DAC_CONTROL/cnt_9" BEL
        "u_TARGETX_DAC_CONTROL/cnt_10" BEL "u_TARGETX_DAC_CONTROL/cnt_11" BEL
        "u_TARGETX_DAC_CONTROL/cnt_12" BEL "u_TARGETX_DAC_CONTROL/cnt_13" BEL
        "u_TARGETX_DAC_CONTROL/cnt_14" BEL "u_TARGETX_DAC_CONTROL/cnt_15" BEL
        "u_TARGETX_DAC_CONTROL/cnt_16" BEL "u_TARGETX_DAC_CONTROL/cnt_17" BEL
        "u_TARGETX_DAC_CONTROL/cnt_18" BEL "u_TARGETX_DAC_CONTROL/cnt_19" BEL
        "u_TARGETX_DAC_CONTROL/cnt_20" BEL "u_TARGETX_DAC_CONTROL/cnt_21" BEL
        "u_TARGETX_DAC_CONTROL/cnt_22" BEL "u_TARGETX_DAC_CONTROL/cnt_23" BEL
        "u_TARGETX_DAC_CONTROL/cnt_24" BEL "u_TARGETX_DAC_CONTROL/cnt_25" BEL
        "u_TARGETX_DAC_CONTROL/cnt_26" BEL "u_TARGETX_DAC_CONTROL/cnt_27" BEL
        "u_TARGETX_DAC_CONTROL/cnt_28" BEL "u_TARGETX_DAC_CONTROL/cnt_29" BEL
        "u_TARGETX_DAC_CONTROL/cnt_30" BEL "u_TARGETX_DAC_CONTROL/cnt_31" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd5" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd4" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd3" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd2" BEL
        "u_TARGETX_DAC_CONTROL/STATE_FSM_FFd1" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_0" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_1" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_2" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_3" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_4" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_5" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_6" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_7" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_8" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_9" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_10" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_11" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_12" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_13" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_14" BEL
        "u_TARGETX_DAC_CONTROL/INTERNAL_COUNTER_15" BEL
        "u_TARGETX_DAC_CONTROL/PCLK_i" BEL "u_TARGETX_DAC_CONTROL/busy" BEL
        "u_TARGETX_DAC_CONTROL/SIN_i" BEL "u_SamplingLgc/cfg_i_0" BEL
        "u_SamplingLgc/cfg_i_1" BEL "u_SamplingLgc/sstin" BEL
        "u_SamplingLgc/MAIN_CNT_0" BEL "u_SamplingLgc/MAIN_CNT_1" BEL
        "u_SamplingLgc/MAIN_CNT_2" BEL "u_SamplingLgc/MAIN_CNT_3" BEL
        "u_SamplingLgc/MAIN_CNT_4" BEL "u_SamplingLgc/MAIN_CNT_5" BEL
        "u_SamplingLgc/MAIN_CNT_6" BEL "u_SamplingLgc/MAIN_CNT_7" BEL
        "u_SamplingLgc/MAIN_CNT_8" BEL "u_SamplingLgc/next_state_FSM_FFd1" BEL
        "u_SamplingLgc/clk_cntr_0" BEL "u_SamplingLgc/clk_cntr_1" BEL
        "u_SamplingLgc/wr_addrclr" BEL "u_SamplingLgc/trigram_wea" BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[9].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[8].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[7].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[6].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[5].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[4].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[3].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[2].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[1].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_RESET"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_ENABLE_OUT_DELAY"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_0"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_3"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_4"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_5"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_6"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_7"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_8"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_9"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_10"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_11"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_12"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_13"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_14"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_15"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_16"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_17"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_18"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_19"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_20"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_21"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_22"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_23"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_24"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_25"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_26"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_27"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_28"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_29"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_30"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_timing_generator/internal_CLK_COUNTER_31"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_0"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_3"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_4"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_5"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_6"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_7"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_8"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_9"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_10"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_11"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_12"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_13"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_14"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_15"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_16"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_17"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_18"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_19"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_20"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_21"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_22"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_23"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_24"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_25"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_26"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_27"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_28"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_29"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_30"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_OUT_31"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_0"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_2"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_3"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_4"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_5"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_6"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_7"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_8"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_9"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_10"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_11"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_12"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_13"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_14"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_15"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_16"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_17"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_18"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_19"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_20"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_21"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_22"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_23"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_24"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_25"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_26"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_27"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_28"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_29"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_30"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/internal_PULSE_COUNTER_31"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output1"
        BEL
        "gen_trigger_counters[0].u_trigger_scaler_single_channel_w_timing_gen/u_trigger_scaler_single_channel/map_trigger_flip_flop/output2"
        BEL "inst_mpc_adc/clkCounter_0" BEL "inst_mpc_adc/clkCounter_1" BEL
        "inst_mpc_adc/clkCounter_2" BEL "inst_mpc_adc/clkCounter_3" BEL
        "inst_mpc_adc/clkCounter_4" BEL "inst_mpc_adc/clkCounter_5" BEL
        "inst_mpc_adc/clkCounter_6" BEL "inst_mpc_adc/clkCounter_7" BEL
        "inst_mpc_adc/clkCounter_8" BEL "inst_mpc_adc/clkCounter_9" BEL
        "inst_mpc_adc/clkCounter_10" BEL "inst_mpc_adc/i_runADC" BEL
        "inst_pulse_extent/i_state" BEL "inst_pulse_extent/i_extended" BEL
        "inst_pulse_extent/i_counter_0" BEL "inst_pulse_extent/i_counter_1"
        BEL "inst_pulse_extent/i_counter_2" BEL
        "inst_pulse_extent/i_counter_3" BEL "inst_pulse_extent/i_counter_4"
        BEL "inst_pulse_extent/i_counter_5" BEL
        "inst_pulse_extent/i_counter_6" BEL "inst_pulse_extent/i_counter_7"
        BEL "inst_pulse_extent/i_counter_8" BEL
        "inst_pulse_extent/i_counter_9" BEL "inst_pulse_extent/i_counter_10"
        BEL "inst_pulse_extent/i_counter_11" BEL
        "inst_pulse_extent/i_counter_12" BEL "inst_pulse_extent/i_counter_13"
        BEL "inst_pulse_extent/i_counter_14" BEL
        "inst_pulse_extent/i_counter_15" BEL "inst_pulse_extent/i_counter_16"
        BEL "inst_pulse_extent/i_counter_17" BEL
        "inst_pulse_extent/i_counter_18" BEL "inst_pulse_extent/i_counter_19"
        BEL "inst_pulse_extent/i_counter_20" BEL
        "inst_pulse_extent/i_counter_21" BEL "inst_pulse_extent/i_counter_22"
        BEL "inst_pulse_extent/i_counter_23" BEL
        "inst_pulse_extent/i_counter_24" BEL "inst_pulse_extent/i_counter_25"
        BEL "inst_pulse_extent/i_counter_26" BEL
        "inst_pulse_extent/i_counter_27" BEL "inst_pulse_extent/i_counter_28"
        BEL "inst_pulse_extent/i_counter_29" BEL
        "inst_pulse_extent/i_counter_30" BEL "inst_pulse_extent/i_counter_31"
        BEL "inst_pulse_extent/inst_input_edge/i_signal" BEL
        "inst_pulse_extent/inst_input_edge/OUT_RISING" BEL "FDCE_inst_rx_trig"
        BEL "gen_TDC_AMUX_S[0].TOP_TDC_AMUX_S" BEL
        "gen_TDC_AMUX_S[1].TOP_TDC_AMUX_S" BEL
        "gen_TDC_AMUX_S[2].TOP_TDC_AMUX_S" BEL
        "gen_TDC_AMUX_S[3].TOP_TDC_AMUX_S" BEL
        "gen_TOP_AMUX_S[0].TOP_AMUX_FDCE" BEL
        "gen_TOP_AMUX_S[1].TOP_AMUX_FDCE" BEL
        "gen_TOP_AMUX_S[2].TOP_AMUX_FDCE" BEL
        "gen_TOP_AMUX_S[3].TOP_AMUX_FDCE" BEL
        "gen_trig_latch[1].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[1].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[1].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[1].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[1].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[1].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[1].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[1].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[1].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[1].gen_trig_latch2[5].trig_FDCE_avg1" BEL
        "gen_trig_latch[2].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[2].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[2].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[2].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[2].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[2].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[2].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[2].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[2].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[2].gen_trig_latch2[5].trig_FDCE_avg1" BEL
        "gen_trig_latch[3].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[3].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[3].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[3].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[3].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[3].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[3].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[3].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[3].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[3].gen_trig_latch2[5].trig_FDCE_avg1" BEL
        "gen_trig_latch[4].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[4].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[4].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[4].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[4].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[4].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[4].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[4].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[4].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[4].gen_trig_latch2[5].trig_FDCE_avg1" BEL
        "gen_trig_latch[5].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[5].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[5].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[5].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[5].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[5].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[5].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[5].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[5].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[5].gen_trig_latch2[5].trig_FDCE_avg1" BEL
        "gen_trig_latch[6].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[6].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[6].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[6].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[6].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[6].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[6].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[6].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[6].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[6].gen_trig_latch2[5].trig_FDCE_avg1" BEL
        "gen_trig_latch[7].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[7].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[7].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[7].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[7].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[7].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[7].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[7].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[7].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[7].gen_trig_latch2[5].trig_FDCE_avg1" BEL
        "gen_trig_latch[8].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[8].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[8].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[8].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[8].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[8].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[8].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[8].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[8].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[8].gen_trig_latch2[5].trig_FDCE_avg1" BEL
        "gen_trig_latch[9].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[9].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[9].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[9].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[9].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[9].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[9].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[9].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[9].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[9].gen_trig_latch2[5].trig_FDCE_avg1" BEL
        "gen_trig_latch[10].gen_trig_latch2[1].trig_FDCE_avg0" BEL
        "gen_trig_latch[10].gen_trig_latch2[1].trig_FDCE_avg1" BEL
        "gen_trig_latch[10].gen_trig_latch2[2].trig_FDCE_avg0" BEL
        "gen_trig_latch[10].gen_trig_latch2[2].trig_FDCE_avg1" BEL
        "gen_trig_latch[10].gen_trig_latch2[3].trig_FDCE_avg0" BEL
        "gen_trig_latch[10].gen_trig_latch2[3].trig_FDCE_avg1" BEL
        "gen_trig_latch[10].gen_trig_latch2[4].trig_FDCE_avg0" BEL
        "gen_trig_latch[10].gen_trig_latch2[4].trig_FDCE_avg1" BEL
        "gen_trig_latch[10].gen_trig_latch2[5].trig_FDCE_avg0" BEL
        "gen_trig_latch[10].gen_trig_latch2[5].trig_FDCE_avg1" PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_txtrg_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN "gen_wl_clk_to_asic[0].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[0].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[1].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[2].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[3].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[4].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[5].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[6].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[7].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[8].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[8].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[8].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[8].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[9].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[9].ODDR2_inst_pins<2>" PIN
        "gen_wl_clk_to_asic[9].ODDR2_inst_pins<1>" PIN
        "gen_wl_clk_to_asic[9].ODDR2_inst_pins<2>";
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<29>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<146>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i"
        PINNAME RXUSRCLK0;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<148>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i"
        PINNAME RXUSRCLK20;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<333>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i"
        PINNAME TXUSRCLK0;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<335>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i"
        PINNAME TXUSRCLK20;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
TIMEGRP ETH_USR_CLK = BEL "u_ethernet_readout_interface/rx_udp_data_i_q0_0"
        BEL "u_ethernet_readout_interface/rx_udp_data_i_q0_1" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q0_2" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q0_3" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q0_4" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q0_5" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q0_6" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q0_7" BEL
        "u_ethernet_readout_interface/rx_udp_valid_i_q0" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q1_0" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q1_1" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q1_2" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q1_3" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q1_4" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q1_5" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q1_6" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q1_7" BEL
        "u_ethernet_readout_interface/rx_udp_valid_i_q1" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q2_0" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q2_1" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q2_2" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q2_3" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q2_4" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q2_5" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q2_6" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q2_7" BEL
        "u_ethernet_readout_interface/rx_udp_valid_i_q2" BEL
        "u_ethernet_readout_interface/tx_fifo_rd_en" BEL
        "u_ethernet_readout_interface/rx_udp_valid_i_q3" BEL
        "u_ethernet_readout_interface/rx_udp_valid_i_q4" BEL
        "u_ethernet_readout_interface/rx_udp_valid_i_q5" BEL
        "u_ethernet_readout_interface/rx_udp_valid_i_q6" BEL
        "u_ethernet_readout_interface/fifo_select_0" BEL
        "u_ethernet_readout_interface/fifo_select_1" BEL
        "u_ethernet_readout_interface/fifo_select_2" BEL
        "u_ethernet_readout_interface/stat_fifo_data_rdy_udp_0" BEL
        "u_ethernet_readout_interface/stat_fifo_data_rdy_udp_1" BEL
        "u_ethernet_readout_interface/cmd_fifo_reset_q_0" BEL
        "u_ethernet_readout_interface/cmd_fifo_reset_q_1" BEL
        "u_ethernet_readout_interface/cmd_fifo_reset_q_2" BEL
        "u_ethernet_readout_interface/cmd_fifo_reset_q_3" BEL
        "u_ethernet_readout_interface/wave_fifo_event_rdy_udp_0" BEL
        "u_ethernet_readout_interface/wave_fifo_event_rdy_udp_1" BEL
        "u_ethernet_readout_interface/stat_data_cnt_0" BEL
        "u_ethernet_readout_interface/stat_data_cnt_1" BEL
        "u_ethernet_readout_interface/stat_data_cnt_2" BEL
        "u_ethernet_readout_interface/stat_data_cnt_3" BEL
        "u_ethernet_readout_interface/stat_data_cnt_4" BEL
        "u_ethernet_readout_interface/stat_data_cnt_5" BEL
        "u_ethernet_readout_interface/stat_data_cnt_6" BEL
        "u_ethernet_readout_interface/stat_data_cnt_7" BEL
        "u_ethernet_readout_interface/stat_data_cnt_8" BEL
        "u_ethernet_readout_interface/stat_data_cnt_9" BEL
        "u_ethernet_readout_interface/stat_data_cnt_10" BEL
        "u_ethernet_readout_interface/stat_data_cnt_11" BEL
        "u_ethernet_readout_interface/stat_data_cnt_12" BEL
        "u_ethernet_readout_interface/stat_data_cnt_13" BEL
        "u_ethernet_readout_interface/stat_data_cnt_14" BEL
        "u_ethernet_readout_interface/stat_data_cnt_15" BEL
        "u_ethernet_readout_interface/stat_data_cnt_16" BEL
        "u_ethernet_readout_interface/stat_data_cnt_17" BEL
        "u_ethernet_readout_interface/stat_data_cnt_18" BEL
        "u_ethernet_readout_interface/stat_data_cnt_19" BEL
        "u_ethernet_readout_interface/stat_data_cnt_20" BEL
        "u_ethernet_readout_interface/stat_data_cnt_21" BEL
        "u_ethernet_readout_interface/stat_data_cnt_22" BEL
        "u_ethernet_readout_interface/stat_data_cnt_23" BEL
        "u_ethernet_readout_interface/stat_data_cnt_24" BEL
        "u_ethernet_readout_interface/stat_data_cnt_25" BEL
        "u_ethernet_readout_interface/stat_data_cnt_26" BEL
        "u_ethernet_readout_interface/stat_data_cnt_27" BEL
        "u_ethernet_readout_interface/stat_data_cnt_28" BEL
        "u_ethernet_readout_interface/stat_data_cnt_29" BEL
        "u_ethernet_readout_interface/stat_data_cnt_30" BEL
        "u_ethernet_readout_interface/stat_data_cnt_31" BEL
        "u_ethernet_readout_interface/tx_fifo_st_FSM_FFd3" BEL
        "u_ethernet_readout_interface/tx_fifo_st_FSM_FFd2" BEL
        "u_ethernet_readout_interface/tx_fifo_st_FSM_FFd1" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_0" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_1" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_2" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_3" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_4" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_5" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_6" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_7" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_8" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_9" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_10" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_11" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_12" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_13" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_14" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_15" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_16" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_17" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_18" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_19" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_20" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_21" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_22" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_23" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_24" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_25" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_26" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_27" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_28" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_29" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_30" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_31" BEL
        "u_ethernet_readout_interface/cnt1_0" BEL
        "u_ethernet_readout_interface/cnt1_1" BEL
        "u_ethernet_readout_interface/cnt1_2" BEL
        "u_ethernet_readout_interface/cnt1_3" BEL
        "u_ethernet_readout_interface/cnt1_4" BEL
        "u_ethernet_readout_interface/cnt1_5" BEL
        "u_ethernet_readout_interface/cnt1_6" BEL
        "u_ethernet_readout_interface/cnt1_7" BEL
        "u_ethernet_readout_interface/cnt1_8" BEL
        "u_ethernet_readout_interface/cnt1_9" BEL
        "u_ethernet_readout_interface/cnt1_10" BEL
        "u_ethernet_readout_interface/cnt1_11" BEL
        "u_ethernet_readout_interface/cnt1_12" BEL
        "u_ethernet_readout_interface/cnt1_13" BEL
        "u_ethernet_readout_interface/cnt1_14" BEL
        "u_ethernet_readout_interface/cnt1_15" BEL
        "u_ethernet_readout_interface/cnt1_16" BEL
        "u_ethernet_readout_interface/cnt1_17" BEL
        "u_ethernet_readout_interface/cnt1_18" BEL
        "u_ethernet_readout_interface/cnt1_19" BEL
        "u_ethernet_readout_interface/cnt1_20" BEL
        "u_ethernet_readout_interface/cnt1_21" BEL
        "u_ethernet_readout_interface/cnt1_22" BEL
        "u_ethernet_readout_interface/cnt1_23" BEL
        "u_ethernet_readout_interface/cnt1_24" BEL
        "u_ethernet_readout_interface/cnt1_25" BEL
        "u_ethernet_readout_interface/cnt1_26" BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_udp_ready"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_127"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_126"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_125"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_124"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_123"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_122"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_121"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_120"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_119"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_118"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_117"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_116"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_115"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_114"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_113"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_112"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_eth_valid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_79"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_76"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_78"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_77"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_73"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_75"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_74"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_72"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_71"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_70"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_69"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_66"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_68"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_67"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_65"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_64"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_107"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_108"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_104"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_106"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_105"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_101"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_103"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_102"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_98"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_100"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_99"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_97"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_96"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/fifo_rd_en"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_34"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_37"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_38"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_39"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_40"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_41"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_42"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_43"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_44"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_45"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_46"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_47"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_137"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_138"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_134"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_136"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_135"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_131"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_133"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_132"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_128"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_130"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_129"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_eth_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_eth_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_eth_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_eth_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_eth_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_eth_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_eth_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_eth_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/pre_idle_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/pre_idle_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/pre_idle_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/pre_idle_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/pre_idle_count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_state_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_state_FSM_FFd4_C"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_state_FSM_FFd4_P"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_109"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/s_axi_pre_resetn"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/glbl_rst_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/gtx_pre_resetn"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/gtx_resetn"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/current_state0_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/current_state0_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/phy_reset_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/phy_reset_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/phy_reset_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/phy_reset_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/phy_reset_count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/phy_reset_count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_state_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_eof_pipe"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_eof_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_bram"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tuser"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_eof"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_tran_frame_delay"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_txfer_tog_delay"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_sof_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_sof_pipe_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_pipe_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_bram_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tlast"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_bram_u"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_bram_u_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<29>"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_full"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tlast_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/frame_in_fifo"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_eof"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_dv_pipe_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_gf"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_bf"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/old_rd_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/old_rd_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_bram_u"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame_delay"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_bram_u_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<29>"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_pull_frame"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_full"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_gfbf_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_gfbf_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_dv_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_dv_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_eof_bram_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_rd_valid_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_valid_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/cs_edge_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/axi_avalid_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_awready_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_wready_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_rnw_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_arready_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/access_cs_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/access_cs_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/access_cs_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_bvalid_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/local_rdack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/local_wrack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_vector_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_vector_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_vector_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_vector_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_vector_reg_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_vector_reg_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_valid_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_stats_valid_pipe"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_oversize_frame"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_frame_length_reg_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_frame_length_reg_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_frame_length_reg_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_frame_length_reg_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_frame_length_reg_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_mult_64"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_stats_valid_pipe"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_oversize_frame"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_frame_length_reg_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_frame_length_reg_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_frame_length_reg_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_frame_length_reg_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_frame_length_reg_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_mult_64"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_valid_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_stats_valid_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_good_frame_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_control_frame_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_oversize"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_stats_valid_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_good_frame_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_fcs_error_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_control_frame_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_length_type_error_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_flow_control_frame_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_bad_pause_opcode_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_oversize"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_1024_max"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_1024_max"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_512_1023"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_512_1023"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_256_511"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_256_511"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_128_255"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_128_255"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_0_64"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_65_127"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_0_63"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_64"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_65_127"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_SMALL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_FRAG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXSTATSADDRESSMATCH_DEL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/BYTECNTSRL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CE_REG5_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG5_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CE_REG4_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG4_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CLK_DIV100_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CLK_DIV10_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CE_REG3_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG3_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CE_REG2_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG2_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG1_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/SPEED_1_RESYNC_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CE_REG1_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_IFG_DEL_EN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_ENABLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_SPEED_IS_10_100"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRC_MODE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_ERR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[0].DELAY_RXD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[1].DELAY_RXD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[2].DELAY_RXD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[3].DELAY_RXD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[4].DELAY_RXD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[5].DELAY_RXD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[6].DELAY_RXD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_BROADCASTADDRESSMATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VALID"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG5_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG5_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG4_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG4_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV100_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV10_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG3_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG3_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG2_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG2_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SPEED_1_RESYNC_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG1_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG1_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/EXTENSION_FLAG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/IFG_FLAG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PAUSE_LT_CHECK_HELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_ENABLE_HELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/LT_CHECK_HELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC1000_EN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC100_EN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_EXT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_FRAME"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_request/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_request/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_response/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_response/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[6].shift_ram_count_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[5].shift_ram_count_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[4].shift_ram_count_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[3].shift_ram_count_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[2].shift_ram_count_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[1].shift_ram_count_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_71"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_55"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_54"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_53"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_52"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_51"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_50"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_49"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_48"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_47"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_46"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_45"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_44"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_43"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_42"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_41"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_40"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_39"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_38"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_37"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_34"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_48"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_47"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_46"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_45"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_44"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_43"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_42"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_41"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_40"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_39"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_38"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_37"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_34"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/response_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/request_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/request_reg2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_wrack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/clear_read_next"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/request_toggle"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_rdack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/bus2ip_cs_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/clear_read_pipe"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/enb"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/wea"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/done"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_fast"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_VALID_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_47"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_46"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_45"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_44"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_43"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_42"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_41"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_40"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_39"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_38"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_37"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_34"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_TO_TX"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_wrack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/intr_sync_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_wrce_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_rdce_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/promiscuous_mode_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[3].delay_configurable_match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[2].delay_configurable_match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[1].delay_configurable_match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[0].delay_configurable_match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/delay_rx_data_valid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicastaddressmatch"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/fsmfake0_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tuser"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_WRACK"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_47"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_46"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_45"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_44"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_43"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_42"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_41"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_40"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_39"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_38"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_37"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_34"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_FC_EN_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_EN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_EN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_ENABLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_OP_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_OP_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_DEL_EN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_LT_DISABLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PS_LT_DISABLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_D1_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/OP_REG_INT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/OP_REG_INT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CAPTURE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_TX_EN_DELAY"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MIN_SIZE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tlast_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/return_high_word"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/return_error"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_isr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_wrack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0>_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0>_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_sat"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rxstatsaddressmatch"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/STATE_VAR_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/HOLD_MA_INIT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ipic_rd_clear"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/response_toggle"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/clear_isr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/set_isr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_ier_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicast_match_cap"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/promiscuous_mode_sample"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_INIT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_RST"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/UPDATE_PAUSE_AD_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/no_burst"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/wepa"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_rx_bin"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_tx_bin"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_rdce_re_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_wrack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_rdack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/NUMBER_OF_BYTES"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC1000_EN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC100_EN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FCS"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VALID"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_PIPE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_DONE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/FF6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/FF5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/FF4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/FF3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/FF2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/FF1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I224"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I250"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I237"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I289"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I276"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I263"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I224"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I250"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I237"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I289"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I276"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I263"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I224"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I250"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I237"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I289"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I276"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I263"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I224"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I250"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I237"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I289"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I276"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I263"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC5/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC5/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC5/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC5/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I263"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I276"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I289"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I237"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I250"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I224"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I263"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I276"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I289"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I237"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I250"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I224"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I263"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I276"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I289"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I237"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I250"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I224"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I263"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I276"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I289"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I237"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I250"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I224"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/FF1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/FF2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/FF3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/FF4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/FF5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/FF6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_OK"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_3_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_2_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_0_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_4_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_STATISTICS_VECTOR_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_reset_gen/reset_sync1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_reset_gen/reset_sync2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/gtx_reset_gen/reset_sync1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/gtx_reset_gen/reset_sync2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/reset0_r_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/reset0_r_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/reset0_r_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/reset0_r_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/enablealign_reg0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txchardispmode_reg0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txchardispval_reg0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txcharisk_reg0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxbuferr0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxchariscomma0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxcharisk0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxclkcorcnt0_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxclkcorcnt0_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxclkcorcnt0_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdisperr0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxnotintable0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txbuferr0"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<146>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<148>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<333>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<335>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<146>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<148>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<333>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<335>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<146>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<148>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<333>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<335>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<146>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<148>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<333>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<335>"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TX_RST_SM_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TX_RST_SM_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TX_RST_SM_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RX_RST_SM_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RX_RST_SM_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RX_RST_SM_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXCHARDISPVAL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXCHARISK"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXCHARDISPMODE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXCHARISK_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXCHARISCOMMA_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXBUFSTATUS_INT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXCLKCORCNT_INT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXCLKCORCNT_INT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXCLKCORCNT_INT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDISPERR_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXNOTINTABLE_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SRESET"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXBUFERR_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SRESET_PIPE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/MGT_RX_RESET_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/MGT_TX_RESET_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RESET_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RESET_INT_PIPE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/START_LINK_TIMER_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/START_LINK_TIMER_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PREVIOUS_STATE_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PREVIOUS_STATE_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PREVIOUS_STATE_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PREVIOUS_STATE_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ABILITY_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_MATCH_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_REMOVED_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_ENABLE_CHANGE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_SATURATED"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ACKNOWLEDGE_MATCH_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ABILITY_MATCH_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ACKNOWLEDGE_MATCH_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_REMOVED_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/CLEAR_STATUS_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_SET_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_MSB_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_IDLE_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_ENABLE_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_ENABLE_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_RUDI_INVALID_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_REMOVED"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/CLEAR_STATUS_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_SET_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/XMIT_DATA_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_IDLE_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_CNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_CNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXCHARISK"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/SYNC_DISPARITY"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/XMIT_CONFIG_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXCHARDISPMODE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/XMIT_DATA_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/T"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TRIGGER_S"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_ER_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_EN_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SYNC_MDC/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SYNC_MDC/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SYNC_MDIO_IN/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SYNC_MDIO_IN/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_COMPLETE_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IN_REG4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/ISOLATE_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/UNIDIRECTIONAL_ENABLE_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/LOOPBACK_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IN_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDC_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/BIT_COUNT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/BIT_COUNT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/BIT_COUNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/BIT_COUNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/STATE_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/STATE_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/STATE_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/STATE_FSM_FFd4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/RD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/WE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/MDC_RISING_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/OPCODE_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/OPCODE_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDR_WR_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDR_WR_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDR_WR_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDR_WR_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDR_WR_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/MDC_RISING_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/LAST_DATA_SHIFT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/MDC_RISING_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/GOOD_CGS_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/GOOD_CGS_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/SIGNAL_DETECT_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/C_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FALSE_CARRIER_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/CGBAD_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/SOP_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/C_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXT_ILLEGAL_K_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/ILLEGAL_K_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/C_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/T_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXT_ILLEGAL_K_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/ILLEGAL_K_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXTEND_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/I_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/R_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/T_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/K28p5_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FALSE_K"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FALSE_DATA"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_ER"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXTEND_ERR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/ILLEGAL_K"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EOP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/SOP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EOP_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FROM_RX_K"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FROM_IDLE_D"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FROM_RX_CX"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/SYNC_STATUS_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/R"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/CGBAD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXCHARISK_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/D0p0_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/K28p5_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/I"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/S"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/T"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/AN_SYNC_STATUS"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_CLKCOR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_COMPLETE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_REMOTE_FAULT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/XMIT_CONFIG_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/SYNC_STATUS_HELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/XMIT_IDLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_DONE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RECEIVED_IDLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/V"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_PACKET"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/R"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/DISPARITY"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/DUPLEX_MODE_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ENABLE_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_INTERRUPT_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RESTART_AN_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RESET_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/POWERDOWN_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_NP_TX_REG_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/MDIO_IN_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/EVEN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RECEIVE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_INVALID"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_DV"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXTEND"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FALSE_CARRIER"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/WAIT_FOR_K"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LINK_STATUS"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_NULL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/C1_OR_C2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_INTERRUPT_ENABLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDRESS_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TX_RST_SM_FSM_FFd4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RX_RST_SM_FSM_FFd4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/GENERATE_REMOTE_FAULT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PULSE4096"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/CONSISTENCY_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRPISK"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/INSERT_IDLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/K28p5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXCHARDISPVAL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TRIGGER_T"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/S"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/IDLE_DETECT_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDC_RISING_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/C_HDR_REMOVED_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/C"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FALSE_NIT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXT_ILLEGAL_K"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_DATA_ERROR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/SYNC_STATUS"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CLEAR_STATUS_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd3_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_2_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd2_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_EXTEND_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXTEND_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_CGBAD_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_SOP_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/SOP_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_FALSE_CARRIER_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_op_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_op_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_arvalid_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wvalid_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_awvalid_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_reg_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_reg_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_reg_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_access_sm_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_access_sm_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_access_sm_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_state_FSM_FFd4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_access_sm_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_state_FSM_FFd5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_state_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/start_mdio"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_status_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_status_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_status_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_status_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_status_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/start_access"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/drive_mdio"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_rready_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_bready_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/writenread"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_ready"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/Mshreg_count_shift_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/count_shift_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/gtpreset_gen0/reset_sync1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/gtpreset_gen0/reset_sync2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/s_axi_resetn"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/phy_resetn"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_valid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_last"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_valid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_last"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_64"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_65"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_66"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_67"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_68"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_69"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_70"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_71"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_72"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_73"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_74"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_75"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_76"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_77"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_78"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_79"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_80"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_81"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_82"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_83"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_84"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_85"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_86"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_87"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_88"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_89"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_90"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_91"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_92"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_93"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_94"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_95"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_96"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_97"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_98"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_99"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_100"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_101"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_102"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_103"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_104"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_105"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_106"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_107"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_108"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_109"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_110"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_111"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_rd_en"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_34"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_37"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_38"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_39"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_40"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_41"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_42"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_43"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_44"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_45"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_46"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_47"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_48"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_49"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_50"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_51"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_52"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_53"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_54"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_55"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_56"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_57"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_58"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_59"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_60"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_61"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_62"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_63"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_64"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_65"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_66"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_67"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_68"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_69"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_70"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_71"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_72"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_73"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_74"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_75"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_76"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_77"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_78"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_79"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_80"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_81"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_82"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_83"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_84"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_85"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_86"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_87"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_88"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_89"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_90"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_91"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_92"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_93"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_94"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_95"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_96"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_97"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_98"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_99"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_100"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_101"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_102"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_103"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_104"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_105"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_106"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_107"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_108"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_109"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_110"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_111"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_112"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_113"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_114"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_115"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_116"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_117"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_118"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_119"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_120"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_121"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_122"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_123"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_124"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_125"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_126"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_127"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_128"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_129"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_130"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_131"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_132"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_133"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_134"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_135"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_136"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_137"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_138"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_139"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_140"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_141"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_142"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_143"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_144"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_145"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_146"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_147"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_148"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_149"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_150"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_151"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_152"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_153"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_154"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_155"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_156"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_157"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_158"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_159"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/rx_udp_valid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_34"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_37"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_38"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_39"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_40"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_41"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_42"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_43"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_44"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_45"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_46"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_47"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_48"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_49"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_50"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_51"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_52"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_53"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_54"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_55"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_56"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_57"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_58"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_59"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_60"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_61"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_62"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_63"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/rx_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/rx_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/rx_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/rx_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/rx_count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_34"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_37"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_38"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_39"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_40"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_41"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_42"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_43"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_44"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_45"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_46"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_47"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_48"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_49"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_50"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_51"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_52"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_53"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_54"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_55"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_56"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_57"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_58"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_59"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_60"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_61"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_62"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_63"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_64"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_65"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_66"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_67"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_68"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_69"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_70"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_71"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_72"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_73"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_74"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_75"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_76"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_77"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_78"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_79"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_96"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_97"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_98"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_99"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_100"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_101"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_102"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_103"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_112"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_113"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_144"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_145"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_146"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_147"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_148"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_149"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_150"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_151"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_152"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_153"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_154"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_155"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_156"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_157"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_158"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_159"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_160"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_161"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_162"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_163"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_164"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_165"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_166"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_167"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_168"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_169"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_170"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_171"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_172"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_173"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_174"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_175"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/rx_data_wr_en_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/state_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_9"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL "u_ethernet_readout_interface/tx_fifo_empty_q1" BEL
        "u_ethernet_readout_interface/Mshreg_rx_udp_data_i_q6_0" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q6_0" BEL
        "u_ethernet_readout_interface/Mshreg_rx_udp_data_i_q6_1" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q6_1" BEL
        "u_ethernet_readout_interface/Mshreg_rx_udp_data_i_q6_2" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q6_2" BEL
        "u_ethernet_readout_interface/Mshreg_rx_udp_data_i_q6_3" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q6_3" BEL
        "u_ethernet_readout_interface/Mshreg_rx_udp_data_i_q6_4" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q6_4" BEL
        "u_ethernet_readout_interface/Mshreg_rx_udp_data_i_q6_5" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q6_5" BEL
        "u_ethernet_readout_interface/Mshreg_rx_udp_data_i_q6_6" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q6_6" BEL
        "u_ethernet_readout_interface/Mshreg_rx_udp_data_i_q6_7" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q6_7" BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_13"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_12"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        PIN
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        PIN
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[3].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[3].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[7].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[7].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[2].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[2].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[5].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[5].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[48].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[48].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[17].RAM64X1D_inst_Narrowed"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst_Narrowed"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst_Narrowed"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst_Narrowed"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst_Narrowed"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst_Narrowed"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst_Narrowed"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst_Narrowed";
TIMEGRP clk_axi = BEL "u_ethernet_readout_interface/rx_udp_data_i_q0_0" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q0_1" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q0_2" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q0_3" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q0_4" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q0_5" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q0_6" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q0_7" BEL
        "u_ethernet_readout_interface/rx_udp_valid_i_q0" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q1_0" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q1_1" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q1_2" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q1_3" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q1_4" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q1_5" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q1_6" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q1_7" BEL
        "u_ethernet_readout_interface/rx_udp_valid_i_q1" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q2_0" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q2_1" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q2_2" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q2_3" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q2_4" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q2_5" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q2_6" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q2_7" BEL
        "u_ethernet_readout_interface/rx_udp_valid_i_q2" BEL
        "u_ethernet_readout_interface/tx_fifo_rd_en" BEL
        "u_ethernet_readout_interface/rx_udp_valid_i_q3" BEL
        "u_ethernet_readout_interface/rx_udp_valid_i_q4" BEL
        "u_ethernet_readout_interface/rx_udp_valid_i_q5" BEL
        "u_ethernet_readout_interface/rx_udp_valid_i_q6" BEL
        "u_ethernet_readout_interface/fifo_select_0" BEL
        "u_ethernet_readout_interface/fifo_select_1" BEL
        "u_ethernet_readout_interface/fifo_select_2" BEL
        "u_ethernet_readout_interface/stat_fifo_data_rdy_udp_0" BEL
        "u_ethernet_readout_interface/stat_fifo_data_rdy_udp_1" BEL
        "u_ethernet_readout_interface/cmd_fifo_reset_q_0" BEL
        "u_ethernet_readout_interface/cmd_fifo_reset_q_1" BEL
        "u_ethernet_readout_interface/cmd_fifo_reset_q_2" BEL
        "u_ethernet_readout_interface/cmd_fifo_reset_q_3" BEL
        "u_ethernet_readout_interface/wave_fifo_event_rdy_udp_0" BEL
        "u_ethernet_readout_interface/wave_fifo_event_rdy_udp_1" BEL
        "u_ethernet_readout_interface/stat_data_cnt_0" BEL
        "u_ethernet_readout_interface/stat_data_cnt_1" BEL
        "u_ethernet_readout_interface/stat_data_cnt_2" BEL
        "u_ethernet_readout_interface/stat_data_cnt_3" BEL
        "u_ethernet_readout_interface/stat_data_cnt_4" BEL
        "u_ethernet_readout_interface/stat_data_cnt_5" BEL
        "u_ethernet_readout_interface/stat_data_cnt_6" BEL
        "u_ethernet_readout_interface/stat_data_cnt_7" BEL
        "u_ethernet_readout_interface/stat_data_cnt_8" BEL
        "u_ethernet_readout_interface/stat_data_cnt_9" BEL
        "u_ethernet_readout_interface/stat_data_cnt_10" BEL
        "u_ethernet_readout_interface/stat_data_cnt_11" BEL
        "u_ethernet_readout_interface/stat_data_cnt_12" BEL
        "u_ethernet_readout_interface/stat_data_cnt_13" BEL
        "u_ethernet_readout_interface/stat_data_cnt_14" BEL
        "u_ethernet_readout_interface/stat_data_cnt_15" BEL
        "u_ethernet_readout_interface/stat_data_cnt_16" BEL
        "u_ethernet_readout_interface/stat_data_cnt_17" BEL
        "u_ethernet_readout_interface/stat_data_cnt_18" BEL
        "u_ethernet_readout_interface/stat_data_cnt_19" BEL
        "u_ethernet_readout_interface/stat_data_cnt_20" BEL
        "u_ethernet_readout_interface/stat_data_cnt_21" BEL
        "u_ethernet_readout_interface/stat_data_cnt_22" BEL
        "u_ethernet_readout_interface/stat_data_cnt_23" BEL
        "u_ethernet_readout_interface/stat_data_cnt_24" BEL
        "u_ethernet_readout_interface/stat_data_cnt_25" BEL
        "u_ethernet_readout_interface/stat_data_cnt_26" BEL
        "u_ethernet_readout_interface/stat_data_cnt_27" BEL
        "u_ethernet_readout_interface/stat_data_cnt_28" BEL
        "u_ethernet_readout_interface/stat_data_cnt_29" BEL
        "u_ethernet_readout_interface/stat_data_cnt_30" BEL
        "u_ethernet_readout_interface/stat_data_cnt_31" BEL
        "u_ethernet_readout_interface/tx_fifo_st_FSM_FFd3" BEL
        "u_ethernet_readout_interface/tx_fifo_st_FSM_FFd2" BEL
        "u_ethernet_readout_interface/tx_fifo_st_FSM_FFd1" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_0" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_1" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_2" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_3" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_4" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_5" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_6" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_7" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_8" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_9" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_10" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_11" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_12" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_13" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_14" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_15" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_16" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_17" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_18" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_19" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_20" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_21" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_22" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_23" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_24" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_25" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_26" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_27" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_28" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_29" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_30" BEL
        "u_ethernet_readout_interface/wav_evt_cnt_31" BEL
        "u_ethernet_readout_interface/cnt1_0" BEL
        "u_ethernet_readout_interface/cnt1_1" BEL
        "u_ethernet_readout_interface/cnt1_2" BEL
        "u_ethernet_readout_interface/cnt1_3" BEL
        "u_ethernet_readout_interface/cnt1_4" BEL
        "u_ethernet_readout_interface/cnt1_5" BEL
        "u_ethernet_readout_interface/cnt1_6" BEL
        "u_ethernet_readout_interface/cnt1_7" BEL
        "u_ethernet_readout_interface/cnt1_8" BEL
        "u_ethernet_readout_interface/cnt1_9" BEL
        "u_ethernet_readout_interface/cnt1_10" BEL
        "u_ethernet_readout_interface/cnt1_11" BEL
        "u_ethernet_readout_interface/cnt1_12" BEL
        "u_ethernet_readout_interface/cnt1_13" BEL
        "u_ethernet_readout_interface/cnt1_14" BEL
        "u_ethernet_readout_interface/cnt1_15" BEL
        "u_ethernet_readout_interface/cnt1_16" BEL
        "u_ethernet_readout_interface/cnt1_17" BEL
        "u_ethernet_readout_interface/cnt1_18" BEL
        "u_ethernet_readout_interface/cnt1_19" BEL
        "u_ethernet_readout_interface/cnt1_20" BEL
        "u_ethernet_readout_interface/cnt1_21" BEL
        "u_ethernet_readout_interface/cnt1_22" BEL
        "u_ethernet_readout_interface/cnt1_23" BEL
        "u_ethernet_readout_interface/cnt1_24" BEL
        "u_ethernet_readout_interface/cnt1_25" BEL
        "u_ethernet_readout_interface/cnt1_26" BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_udp_ready"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_127"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_126"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_125"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_124"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_123"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_122"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_121"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_120"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_119"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_118"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_117"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_116"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_115"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_114"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_113"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_112"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_eth_valid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/chksm_temp_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/frag_chksm_temp_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/offset_count_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_79"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_76"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_78"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_77"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_73"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_75"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_74"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_72"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_71"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_70"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_69"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_66"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_68"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_67"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_65"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_64"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_chksm_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_count_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_107"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_108"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_104"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_106"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_105"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_101"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_103"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_102"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_98"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_100"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_99"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_97"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_96"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/fifo_rd_en"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/udp_header_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_34"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_37"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_38"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_39"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_40"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_41"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_42"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_43"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_44"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_45"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_46"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_temp_47"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_137"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_138"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_134"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_136"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_135"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_131"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_133"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_132"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_128"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_130"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_129"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_eth_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_eth_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_eth_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_eth_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_eth_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_eth_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_eth_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_eth_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_id_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/pre_idle_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/pre_idle_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/pre_idle_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/pre_idle_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/pre_idle_count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_state_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_state_FSM_FFd4_C"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_state_FSM_FFd4_P"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/ip_header_109"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/s_axi_pre_resetn"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/glbl_rst_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/gtx_pre_resetn"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/gtx_resetn"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/current_state0_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/current_state0_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/count0_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/phy_reset_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/phy_reset_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/phy_reset_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/phy_reset_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/phy_reset_count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/phy_reset_count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_state_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_eof_pipe"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_eof_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_bram"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tuser"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_eof"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_tran_frame_delay"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_txfer_tog_delay"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_sof_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_sof_pipe_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_pipe_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_bram_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tlast"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_bram_u"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_bram_u_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<29>"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_full"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tlast_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/frame_in_fifo"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_eof"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_dv_pipe_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_gf"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_bf"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/old_rd_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/old_rd_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_bram_u"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame_delay"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_bram_u_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_st.ramb18_dp_st.ram18_st_pins<29>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<28>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_st.ramb18_dp_st.ram18_st_pins<29>"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_pull_frame"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_full"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_gfbf_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_gfbf_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_dv_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_dv_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_eof_bram_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_rd_valid_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_valid_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/cs_edge_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/axi_avalid_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_awready_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_wready_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_rnw_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_arready_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/access_cs_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/access_cs_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/access_cs_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_bvalid_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/local_rdack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/local_wrack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_vector_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_vector_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_vector_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_vector_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_vector_reg_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_vector_reg_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_vector_reg_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_statistics_valid_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_stats_valid_pipe"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_oversize_frame"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_frame_length_reg_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_frame_length_reg_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_frame_length_reg_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_frame_length_reg_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_frame_length_reg_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_mult_64"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_stats_valid_pipe"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_oversize_frame"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_frame_length_reg_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_frame_length_reg_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_frame_length_reg_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_frame_length_reg_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_frame_length_reg_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_mult_64"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_statistics_valid_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_stats_valid_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_good_frame_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_control_frame_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_oversize"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_stats_valid_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_good_frame_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_fcs_error_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_control_frame_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_length_type_error_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_flow_control_frame_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_bad_pause_opcode_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_oversize"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_1024_max"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_1024_max"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_512_1023"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_512_1023"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_256_511"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_256_511"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_128_255"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_128_255"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_0_64"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx_65_127"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_0_63"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_64"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_65_127"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/inc_vector_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_SMALL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_FRAG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXSTATSADDRESSMATCH_DEL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/BYTECNTSRL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CE_REG5_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG5_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CE_REG4_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG4_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CLK_DIV100_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CLK_DIV10_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CE_REG3_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG3_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CE_REG2_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG2_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG1_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/SPEED_1_RESYNC_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CE_REG1_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_IFG_DEL_EN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_ENABLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_SPEED_IS_10_100"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRC_MODE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_ERR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[0].DELAY_RXD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[1].DELAY_RXD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[2].DELAY_RXD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[3].DELAY_RXD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[4].DELAY_RXD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[5].DELAY_RXD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[6].DELAY_RXD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_BROADCASTADDRESSMATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VALID"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG5_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG5_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG4_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG4_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV100_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV10_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG3_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG3_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG2_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG2_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SPEED_1_RESYNC_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG1_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG1_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/EXTENSION_FLAG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/IFG_FLAG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PAUSE_LT_CHECK_HELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_ENABLE_HELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/LT_CHECK_HELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC1000_EN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC100_EN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_EXT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_FRAME"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_request/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_request/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_response/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_response/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[6].shift_ram_count_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[5].shift_ram_count_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[4].shift_ram_count_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[3].shift_ram_count_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[2].shift_ram_count_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[1].shift_ram_count_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_71"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_55"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_54"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_53"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_52"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_51"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_50"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_49"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_48"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_47"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_46"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_45"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_44"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_43"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_42"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_41"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_40"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_39"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_38"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_37"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_34"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_48"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_47"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_46"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_45"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_44"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_43"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_42"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_41"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_40"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_39"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_38"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_37"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_34"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/response_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/request_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/request_reg2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_wrack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/clear_read_next"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/request_toggle"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_rdack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/bus2ip_cs_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/clear_read_pipe"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/enb"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/wea"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/done"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_fast"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/increment_vector_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_VALID_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_47"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_46"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_45"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_44"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_43"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_42"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_41"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_40"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_39"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_38"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_37"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_34"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_TO_TX"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_wrack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/intr_sync_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_wrce_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_rdce_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/promiscuous_mode_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[3].delay_configurable_match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[2].delay_configurable_match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[1].delay_configurable_match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[0].delay_configurable_match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/delay_rx_data_valid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicastaddressmatch"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/fsmfake0_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tuser"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_WRACK"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_47"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_46"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_45"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_44"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_43"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_42"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_41"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_40"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_39"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_38"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_37"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_34"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_FC_EN_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_EN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_EN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_ENABLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_OP_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_OP_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_DEL_EN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_LT_DISABLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PS_LT_DISABLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_D1_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/OP_REG_INT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/OP_REG_INT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CAPTURE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_TX_EN_DELAY"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MIN_SIZE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tlast_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/return_high_word"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/return_error"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/increment_control"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_isr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_wrack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0>_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0>_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_sat"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rxstatsaddressmatch"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/match"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/STATE_VAR_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/HOLD_MA_INIT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ipic_rd_clear"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/response_toggle"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/clear_isr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/set_isr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_ier_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicast_match_cap"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/promiscuous_mode_sample"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_INIT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_RST"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/UPDATE_PAUSE_AD_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/no_burst"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/wepa"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_rx_bin"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_tx_bin"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_rdce_re_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_wrack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_rdack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/NUMBER_OF_BYTES"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC1000_EN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC100_EN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FCS"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VALID"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_PIPE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_DONE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/FF6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/FF5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/FF4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/FF3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/FF2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/FF1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I224"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I250"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I237"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I289"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I276"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC4/X36_1I263"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I224"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I250"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I237"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I289"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I276"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC3/X36_1I263"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I224"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I250"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I237"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I289"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I276"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC2/X36_1I263"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I224"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I250"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I237"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I289"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I276"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC1/X36_1I263"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC5/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/CRC5/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC5/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC5/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I263"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I276"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I289"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I237"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I250"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I224"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I263"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I276"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I289"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I237"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I250"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I224"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I263"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I276"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I289"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I237"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I250"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I224"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC3/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I263"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I276"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I289"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I237"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I250"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I224"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC4/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/FF1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/FF2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/FF3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/FF4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/FF5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/X36_1I36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/FF6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_OK"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_3_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_2_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_0_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_4_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_STATISTICS_VECTOR_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_reset_gen/reset_sync1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_reset_gen/reset_sync2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/gtx_reset_gen/reset_sync1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/gtx_reset_gen/reset_sync2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txdata_reg0_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/reset0_r_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/reset0_r_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/reset0_r_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/reset0_r_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/enablealign_reg0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txchardispmode_reg0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txchardispval_reg0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txcharisk_reg0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxbuferr0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxchariscomma0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxcharisk0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxclkcorcnt0_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxclkcorcnt0_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxclkcorcnt0_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdata0_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxdisperr0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/rxnotintable0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/txbuferr0"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<146>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<148>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<333>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<335>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<146>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<148>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<333>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<335>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<146>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<148>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<333>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<335>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<146>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<148>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<333>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_s6_gtpwizard_i/gtpa1_dual_i_pins<335>"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TX_RST_SM_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TX_RST_SM_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TX_RST_SM_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RX_RST_SM_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RX_RST_SM_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RX_RST_SM_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXCHARDISPVAL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXCHARISK"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXDATA_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXCHARDISPMODE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDATA_INT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXCHARISK_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXCHARISCOMMA_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXBUFSTATUS_INT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXCLKCORCNT_INT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXCLKCORCNT_INT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXCLKCORCNT_INT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXDISPERR_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RXNOTINTABLE_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SRESET"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TXBUFERR_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SRESET_PIPE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/MGT_RX_RESET_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/MGT_TX_RESET_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RESET_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RESET_INT_PIPE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/START_LINK_TIMER_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/START_LINK_TIMER_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PREVIOUS_STATE_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PREVIOUS_STATE_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PREVIOUS_STATE_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PREVIOUS_STATE_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ABILITY_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_MATCH_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_REMOVED_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_ENABLE_CHANGE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_SATURATED"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ACKNOWLEDGE_MATCH_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ABILITY_MATCH_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ACKNOWLEDGE_MATCH_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_REMOVED_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/CLEAR_STATUS_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_SET_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_MSB_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_IDLE_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_ENABLE_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_ENABLE_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_RUDI_INVALID_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_REMOVED"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/CLEAR_STATUS_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_SET_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/XMIT_DATA_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_IDLE_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_CNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_CNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXDATA_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXCHARISK"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRP_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/SYNC_DISPARITY"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/XMIT_CONFIG_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXCHARDISPMODE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/XMIT_DATA_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/T"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TRIGGER_S"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_ER_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_EN_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXD_REG1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SYNC_MDC/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SYNC_MDC/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SYNC_MDIO_IN/data_sync"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SYNC_MDIO_IN/data_sync_reg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_COMPLETE_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IN_REG4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/ISOLATE_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/UNIDIRECTIONAL_ENABLE_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/LOOPBACK_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IN_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDC_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/BIT_COUNT_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/BIT_COUNT_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/BIT_COUNT_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/BIT_COUNT_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/STATE_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/STATE_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/STATE_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/STATE_FSM_FFd4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/RD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/WE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/MDC_RISING_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/OPCODE_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/OPCODE_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDR_WR_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDR_WR_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDR_WR_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDR_WR_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDR_WR_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/MDC_RISING_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/LAST_DATA_SHIFT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/MDC_RISING_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/GOOD_CGS_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/GOOD_CGS_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/SIGNAL_DETECT_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXD_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/C_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FALSE_CARRIER_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/CGBAD_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/SOP_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/C_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXT_ILLEGAL_K_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/ILLEGAL_K_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/C_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/T_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXT_ILLEGAL_K_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/ILLEGAL_K_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXTEND_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/I_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/R_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/T_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/K28p5_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FALSE_K"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FALSE_DATA"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_ER"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXTEND_ERR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/ILLEGAL_K"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EOP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/SOP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EOP_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FROM_RX_K"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FROM_IDLE_D"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FROM_RX_CX"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/SYNC_STATUS_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/R"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/CGBAD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXCHARISK_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/D0p0_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/K28p5_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/I"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/S"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/T"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/AN_SYNC_STATUS"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_CLKCOR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_COMPLETE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_REMOTE_FAULT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/XMIT_CONFIG_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/SYNC_STATUS_HELD"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/XMIT_IDLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_DONE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RECEIVED_IDLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/V"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TX_PACKET"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/R"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/DISPARITY"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/DUPLEX_MODE_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ENABLE_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_INTERRUPT_INT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RESTART_AN_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RESET_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/POWERDOWN_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_NP_TX_REG_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/MDIO_IN_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/EVEN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RECEIVE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_INVALID"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_DV"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXTEND"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FALSE_CARRIER"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/WAIT_FOR_K"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LINK_STATUS"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_NULL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/C1_OR_C2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_INTERRUPT_ENABLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDRESS_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TX_RST_SM_FSM_FFd4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RX_RST_SM_FSM_FFd4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/GENERATE_REMOTE_FAULT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PULSE4096"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/CONSISTENCY_MATCH"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/CODE_GRPISK"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/INSERT_IDLE"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/K28p5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TXCHARDISPVAL"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/TRIGGER_T"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/TRANSMITTER/S"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/IDLE_DETECT_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDC_RISING_REG1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/C_HDR_REMOVED_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/C"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/FALSE_NIT"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXT_ILLEGAL_K"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RX_DATA_ERROR"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/SYNCHRONISATION/SYNC_STATUS"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CLEAR_STATUS_REG"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd3_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_2_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd2_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/RXDATA_REG5_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_EXTEND_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/EXTEND_REG3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_CGBAD_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_SOP_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/SOP_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/RECEIVER/Mshreg_FALSE_CARRIER_REG2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_rd_data_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_op_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_op_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_arvalid_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wvalid_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_awvalid_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_reg_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_reg_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_reg_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_araddr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_wr_data_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_awaddr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_wr_data_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_wdata_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_access_sm_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_access_sm_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_access_sm_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_state_FSM_FFd4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_access_sm_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_state_FSM_FFd5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_state_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/start_mdio"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_status_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_status_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_status_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_status_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/axi_status_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/start_access"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/drive_mdio"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_rready_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/s_axi_bready_int"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/writenread"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/mdio_ready"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/Mshreg_count_shift_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/axi_lite_controller/count_shift_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/gtpreset_gen0/reset_sync1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/gtpreset_gen0/reset_sync2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/s_axi_resetn"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/phy_resetn"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_valid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_last"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_valid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_last"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_64"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_65"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_66"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_67"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_68"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_69"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_70"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_71"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_72"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_73"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_74"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_75"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_76"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_77"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_78"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_79"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_80"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_81"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_82"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_83"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_84"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_85"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_86"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_87"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_88"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_89"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_90"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_91"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_92"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_93"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_94"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_95"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_96"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_97"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_98"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_99"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_100"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_101"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_102"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_103"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_104"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_105"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_106"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_107"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_108"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_109"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_110"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_eth_header_111"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/rx_state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/tx_temac_rd_en"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_34"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_37"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_38"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_39"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_40"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_41"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_42"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_43"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_44"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_45"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_46"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_47"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_48"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_49"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_50"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_51"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_52"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_53"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_54"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_55"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_56"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_57"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_58"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_59"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_60"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_61"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_62"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_63"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_64"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_65"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_66"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_67"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_68"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_69"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_70"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_71"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_72"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_73"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_74"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_75"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_76"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_77"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_78"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_79"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_80"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_81"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_82"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_83"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_84"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_85"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_86"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_87"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_88"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_89"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_90"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_91"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_92"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_93"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_94"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_95"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_96"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_97"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_98"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_99"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_100"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_101"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_102"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_103"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_104"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_105"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_106"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_107"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_108"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_109"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_110"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_111"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_112"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_113"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_114"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_115"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_116"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_117"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_118"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_119"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_120"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_121"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_122"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_123"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_124"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_125"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_126"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_127"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_128"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_129"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_130"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_131"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_132"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_133"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_134"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_135"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_136"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_137"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_138"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_139"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_140"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_141"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_142"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_143"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_144"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_145"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_146"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_147"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_148"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_149"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_150"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_151"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_152"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_153"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_154"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_155"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_156"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_157"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_158"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_header_159"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/rx_udp_valid"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_34"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_37"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_38"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_39"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_40"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_41"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_42"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_43"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_44"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_45"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_46"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_47"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_48"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_49"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_50"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_51"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_52"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_53"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_54"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_55"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_56"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_57"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_58"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_59"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_60"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_61"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_62"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_header_63"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/rx_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/rx_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/rx_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/rx_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/rx_count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp2_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_temp_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/chksm_data_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_16"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_17"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_18"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_19"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_20"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_21"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_22"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_23"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_24"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_25"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_26"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_27"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_28"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_29"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_30"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_31"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_32"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_33"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_34"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_35"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_36"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_37"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_38"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_39"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_40"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_41"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_42"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_43"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_44"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_45"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_46"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_47"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_48"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_49"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_50"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_51"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_52"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_53"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_54"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_55"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_56"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_57"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_58"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_59"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_60"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_61"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_62"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_63"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_64"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_65"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_66"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_67"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_68"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_69"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_70"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_71"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_72"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_73"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_74"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_75"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_76"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_77"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_78"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_79"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_96"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_97"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_98"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_99"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_100"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_101"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_102"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_103"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_112"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_113"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_144"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_145"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_146"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_147"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_148"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_149"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_150"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_151"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_152"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_153"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_154"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_155"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_156"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_157"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_158"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_159"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_160"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_161"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_162"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_163"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_164"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_165"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_166"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_167"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_168"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_169"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_170"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_171"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_172"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_173"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_174"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/udp_head_temp_175"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/rx_data_wr_en_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/state_FSM_FFd2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_12"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_13"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_14"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/data_count_15"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/state_FSM_FFd3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/state_FSM_FFd1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/ip_count_9"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL "u_ethernet_readout_interface/tx_fifo_empty_q1" BEL
        "u_ethernet_readout_interface/Mshreg_rx_udp_data_i_q6_0" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q6_0" BEL
        "u_ethernet_readout_interface/Mshreg_rx_udp_data_i_q6_1" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q6_1" BEL
        "u_ethernet_readout_interface/Mshreg_rx_udp_data_i_q6_2" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q6_2" BEL
        "u_ethernet_readout_interface/Mshreg_rx_udp_data_i_q6_3" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q6_3" BEL
        "u_ethernet_readout_interface/Mshreg_rx_udp_data_i_q6_4" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q6_4" BEL
        "u_ethernet_readout_interface/Mshreg_rx_udp_data_i_q6_5" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q6_5" BEL
        "u_ethernet_readout_interface/Mshreg_rx_udp_data_i_q6_6" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q6_6" BEL
        "u_ethernet_readout_interface/Mshreg_rx_udp_data_i_q6_7" BEL
        "u_ethernet_readout_interface/rx_udp_data_i_q6_7" BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_udp_cmdrx_wr8rd32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_13"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_12"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        PIN
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        PIN
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[3].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[3].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[7].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[7].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[2].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[2].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[5].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[5].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[48].RAM64X1D_inst/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[48].RAM64X1D_inst/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[17].RAM64X1D_inst_Narrowed"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst_Narrowed"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst_Narrowed"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst_Narrowed"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst_Narrowed"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst_Narrowed"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst_Narrowed"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst_Narrowed";
TIMEGRP
        TO_u_ethernet_readout_interfacegen_udp_blocku_eth_topudp_1ip_udp_tx_block_insttx_state_FSM_FFd4_LD
        = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/tx_state_FSM_FFd4_LD";
TIMEGRP tx_fifo_wr_to_rd = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo";
TIMEGRP tx_fifo_rd_to_wr = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog";
TIMEGRP tx_addr_rd = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11";
TIMEGRP tx_addr_wr = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11";
TIMEGRP rx_fifo_rd_to_wr = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_0"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_1"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_2"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_3"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_4"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11"
        BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload";
TIMEGRP rx_fifo_wr_to_rd = BEL
        "u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog";
PIN
        klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2> =
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay"
        PINNAME CLK;
PIN klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6> =
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay"
        PINNAME IOCLK0;
PIN klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7> =
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay"
        PINNAME IOCLK1;
PIN klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<1> = BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id" PINNAME
        CLK0;
PIN klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<2> = BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id" PINNAME
        CLK1;
PIN klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram_pins<28> = BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram" PINNAME CLKA;
PIN klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram_pins<29> = BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram" PINNAME CLKB;
PIN
        klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<1> = BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od" PINNAME
        CK0;
PIN klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<2> = BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od" PINNAME
        CK1;
TIMEGRP SYS_CLK = BEL "klm_scrod_trig_interface/ctrl_vec_i_2" BEL
        "klm_scrod_trig_interface/ctrl_vec_i_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_eof_q_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_eof_q_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_we" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_pause_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_pause_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_sof_q" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_sof_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/ftrgtag" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/idl_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/idl_pause_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/b2tt_fifonext" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_tc" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_16" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_17" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_dst_rdy_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_pause_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_valid_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_tc" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_src_rdy_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/zrlentrg" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_sof_q" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_tc" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_src_rdy_q_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_src_rdy_q_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_evt_rdy_i_5"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i2"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i_q_0"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i_q_1"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg_i" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg_i2_0" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg_i2_1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/trg_cs_FSM_FFd2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/trg_cs_FSM_FFd1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/ll_fsm_cs_t_FSM_FFd2"
        BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/ll_fsm_cs_t_FSM_FFd1"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_0" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_3" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_4" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_5" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_6" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_7" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_8" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_9" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_10" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_11" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_12" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_13" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_14" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_15" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_0" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_3" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_4" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_5" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/tx_force_sof_eof" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/tx_src_rdy_n" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_rd_en" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/Mshreg_qt_fifo_evt_rdy_i_4"
        BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_evt_rdy_i_41"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift3" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift4" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_evt_rdy_i_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/sig_caldelay"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/buf_bit" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/bit2_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/bit2_1" PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<2>"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_76"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_77"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_78"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_79"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_80"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_81"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_82"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_83"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_84"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_85"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_86"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_87"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_88"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_89"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_90"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_91"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_92"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_93"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_94"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_95"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_96"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_97"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_98"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_99"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_100"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_101"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_102"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_103"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_104"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_105"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_106"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_107"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_108"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_109"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_110"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_111"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_112"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_113"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_114"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_115"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_116"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_117"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_118"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_119"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_120"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_121"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_122"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_123"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_124"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_125"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_126"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_127"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_128"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_129"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_130"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_131"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_132"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_133"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_134"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_135"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_136"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_137"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_138"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_139"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_140"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_141"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_142"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_143"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_144"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_145"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_146"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_147"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_148"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_149"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_150"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_151"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_152"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_153"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_154"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_155"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_156"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_157"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_158"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_159"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_160"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_161"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_162"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_163"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_164"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_165"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_166"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_167"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_168"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_169"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_170"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_171"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_172"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_173"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_174"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_175"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_176"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_177"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_178"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_179"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_180"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_181"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_182"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_183"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_184"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_185"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_186"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_187"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_188"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_189"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_190"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_191"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_192"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_193"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_194"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_195"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_196"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_197"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_198"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_199"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_200"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_201"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_202"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_203"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_204"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_205"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_206"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_207"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_208"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_209"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_210"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_211"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_212"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_213"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_214"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_215"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_216"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_217"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_218"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_219"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_220"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_221"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_222"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_223"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_224"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_225"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_226"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_227"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_228"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_229"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_230"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_231"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_232"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_233"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_234"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_235"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_236"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_237"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_238"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_239"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_240"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_241"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_242"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_243"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_244"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_245"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_246"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_247"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_248"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_249"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_250"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_251"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_252"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_253"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_254"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_255"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_256"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_257"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_258"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_259"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_260"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_261"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_262"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_263"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_264"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_265"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_266"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_267"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_268"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_269"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_270"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_271"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_272"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_273"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_274"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_275"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_276"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_277"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_278"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_279"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_280"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_281"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_282"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_283"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_284"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_285"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_286"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_287"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_288"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_289"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_290"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_291"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_292"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_293"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_294"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_295"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_296"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_297"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_298"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_299"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_300"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_301"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_302"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_303"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_304"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_305"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_306"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_307"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_308"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_309"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_310"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_311"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_312"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_313"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_314"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_315"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_316"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_317"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_318"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_319"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_320"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_321"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_322"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_323"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_324"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_325"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_326"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_327"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_328"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_329"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_330"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_331"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_332"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_333"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_334"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_335"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_336"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_337"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_338"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_339"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_76"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_77"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_78"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_79"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_80"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_81"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_82"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_83"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_84"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_85"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_86"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_87"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_88"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_89"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_90"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_91"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_92"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_93"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_94"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_95"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_96"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_97"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_98"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_99"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_100"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_101"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_102"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_103"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_104"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_105"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_106"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_107"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_108"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_109"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_110"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_111"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_112"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_113"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_114"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_115"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_116"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_117"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_118"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_119"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_120"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_121"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_122"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_123"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_125"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_126"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_127"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_128"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_129"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_130"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_131"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_132"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_133"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_134"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_135"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_136"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_137"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_138"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_139"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_140"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_141"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_142"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_143"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_144"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_145"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_146"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_147"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_148"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_149"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_150"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_151"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_152"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_153"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_154"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_155"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_156"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_157"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_158"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_159"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_160"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_161"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_162"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_163"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_164"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_165"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_166"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_167"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_168"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_169"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_170"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_171"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_172"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_173"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_174"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_175"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_176"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_177"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_178"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_179"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_180"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_181"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_182"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_183"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_184"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_185"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_186"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_187"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_188"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_189"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_190"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_191"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_192"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_193"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_194"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_195"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_196"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_197"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_198"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_199"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_200"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_201"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_202"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_203"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_204"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_205"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_206"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_207"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_208"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_209"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_210"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_211"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_212"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_213"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_214"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_215"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_216"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_217"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_218"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_219"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_220"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_221"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_222"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_223"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_224"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_225"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_226"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_227"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_228"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_229"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_230"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_231"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_232"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_233"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_234"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_235"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_236"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_237"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_238"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_239"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_240"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_241"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_242"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_243"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_244"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_245"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_246"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_247"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_248"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_249"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_250"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_251"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_252"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_253"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_254"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_255"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_256"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_257"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_258"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_259"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_260"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_261"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_262"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_263"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_264"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_265"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_266"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_267"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_268"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_269"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_270"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_271"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_272"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_273"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_274"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_275"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_276"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_277"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_278"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_279"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_280"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_281"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_282"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_283"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_284"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_285"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_286"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_287"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_288"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_289"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_290"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_291"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_292"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_293"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_294"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_295"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_296"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_297"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_298"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_299"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_300"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_301"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_302"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_303"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_304"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_305"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_306"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_307"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_308"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_309"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_310"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_311"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_312"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_313"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_314"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_315"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_316"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_317"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_318"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_319"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_320"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_321"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_322"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_323"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_324"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_325"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_326"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_327"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_328"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_329"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_330"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_331"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_332"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_333"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_334"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_335"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_336"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_337"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_338"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_339"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sig_islip"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sig_inc"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/clr_islip"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/clr_inc"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/seq_inc_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_islip_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_19_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/sta_slip" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/Mshreg_seq_caldelay_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/seq_caldelay_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/cnt_bit2_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/cnt_bit2_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/cnt_bit2_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_isk" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/buf_trgtim_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/buf_trgtim_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/buf_trgtim_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/sig_trgout"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_76"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_32"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_33"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_34"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_35"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_36"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_37"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_38"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_39"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_40"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_41"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_42"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_43"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_44"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_45"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_46"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_47"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_48"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_49"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_50"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_51"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_52"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_53"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_54"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_55"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_56"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_57"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_58"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_59"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_60"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_61"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_62"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_63"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_64"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_65"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_66"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_67"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_68"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_69"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_70"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_71"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_72"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_73"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_74"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_75"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_76"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/seq_octet"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sigpayload"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sigidle" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8ok" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_octet" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/nocomma" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sig_frame" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/feereset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/b2lreset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/gtpreset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/caldelay" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sig_errreset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sta_badver"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sig_runreset"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_rstmask"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_notagerr"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_trgmask" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_timer_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_timer_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_timer_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sta_trgmask"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/entagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sta_ttup" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/seq_mask_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/seq_mask_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/seq_tagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/sta_tagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_clkup" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ttup" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sig_clklost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sig_ttlost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_anyerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_b2lwe_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_b2lwe_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_ereg" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_fifoerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_tagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_cklost_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_cklost_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_cklost_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ttlost_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ttlost_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ttlost_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_clklost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ttlost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ebit_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ebit_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ebit_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_48" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_51" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_52" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_53" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_54" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_55" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_56" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_57" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_58" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_59" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_60" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_81" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_82" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_84" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_85" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_86" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_87" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_88" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_89" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_90" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_91" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_92" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_93" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_94" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_95" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_96" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_97" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_98" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_99" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_100" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_101" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_102" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_103" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_104" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_105" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_106" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_107" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_108" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_109" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_110" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_111" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_48" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_49" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_50" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_51" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_52" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_53" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_54" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_55" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_56" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_57" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_58" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_59" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_60" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_61" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_62" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_63" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_64" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_65" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_66" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_67" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_68" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_69" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_70" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_71" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_72" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_73" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_74" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_75" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_76" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_77" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_78" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_79" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_80" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_81" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_82" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_83" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_84" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_85" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_86" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_87" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_88" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_89" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_90" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_91" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_92" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_93" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_94" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_95" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_wr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_err_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_err_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/cnt_skip_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/cnt_skip_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_dout" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_drd" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_half" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_47" PIN
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram_pins<28>" PIN
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram_pins<29>" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_76"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_77"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_78"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_79"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_80"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_81"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_82"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_83"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_84"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_85"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_86"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_87"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_88"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_89"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_90"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_91"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_92"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_93"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_94"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_95"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_96"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_97"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_98"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_99"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_100"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_101"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_102"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_103"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_104"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_105"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_106"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_107"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_108"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_109"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_110"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_111"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/isk" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_bit2_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_bit2_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_bit2_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_bsy_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_bsy_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/inbsy" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/cnt_k285_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/cnt_k285_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/cnt_k285_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/map_en8b10b/rdplus"
        BEL "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_15" BEL
        "klm_scrod_trig_interface/kpp_trig_sysclk" BEL
        "klm_scrod_trig_interface/b2tt_runreset" BEL
        "klm_scrod_trig_interface/b2tt_ctime_i" BEL
        "klm_scrod_trig_interface/control_fake_i" BEL
        "klm_scrod_trig_interface/control_fake_iq" BEL
        "klm_scrod_trig_interface/b2tt_ctime_iq" BEL
        "klm_scrod_trig_interface/ftsw_aux_iq" BEL
        "klm_scrod_trig_interface/Mshreg_status_fake_iq" BEL
        "klm_scrod_trig_interface/status_fake_iq" BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<2>";
TIMEGRP SYS_CLK_GRP = BEL "klm_scrod_trig_interface/ctrl_vec_i_2" BEL
        "klm_scrod_trig_interface/ctrl_vec_i_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_eof_q_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_eof_q_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_we" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_pause_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_pause_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_sof_q" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_sof_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/ftrgtag" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/idl_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/idl_pause_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/b2tt_fifonext" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_tc" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_16" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_17" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_dst_rdy_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_pause_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_valid_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_tc" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_src_rdy_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/zrlentrg" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_sof_q" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_tc" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_src_rdy_q_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_src_rdy_q_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_evt_rdy_i_5"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i2"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i_q_0"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i_q_1"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg_i" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg_i2_0" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg_i2_1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/trg_cs_FSM_FFd2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/trg_cs_FSM_FFd1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/ll_fsm_cs_t_FSM_FFd2"
        BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/ll_fsm_cs_t_FSM_FFd1"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_0" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_3" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_4" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_5" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_6" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_7" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_8" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_9" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_10" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_11" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_12" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_13" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_14" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_15" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_0" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_3" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_4" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_5" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/tx_force_sof_eof" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/tx_src_rdy_n" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_rd_en" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/Mshreg_qt_fifo_evt_rdy_i_4"
        BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_evt_rdy_i_41"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift3" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift4" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_evt_rdy_i_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/sig_caldelay"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/buf_bit" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/bit2_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/bit2_1" PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<2>"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_76"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_77"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_78"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_79"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_80"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_81"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_82"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_83"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_84"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_85"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_86"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_87"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_88"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_89"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_90"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_91"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_92"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_93"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_94"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_95"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_96"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_97"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_98"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_99"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_100"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_101"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_102"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_103"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_104"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_105"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_106"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_107"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_108"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_109"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_110"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_111"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_112"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_113"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_114"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_115"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_116"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_117"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_118"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_119"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_120"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_121"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_122"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_123"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_124"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_125"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_126"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_127"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_128"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_129"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_130"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_131"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_132"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_133"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_134"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_135"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_136"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_137"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_138"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_139"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_140"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_141"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_142"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_143"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_144"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_145"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_146"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_147"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_148"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_149"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_150"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_151"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_152"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_153"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_154"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_155"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_156"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_157"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_158"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_159"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_160"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_161"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_162"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_163"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_164"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_165"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_166"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_167"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_168"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_169"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_170"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_171"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_172"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_173"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_174"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_175"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_176"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_177"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_178"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_179"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_180"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_181"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_182"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_183"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_184"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_185"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_186"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_187"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_188"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_189"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_190"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_191"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_192"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_193"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_194"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_195"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_196"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_197"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_198"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_199"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_200"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_201"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_202"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_203"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_204"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_205"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_206"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_207"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_208"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_209"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_210"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_211"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_212"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_213"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_214"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_215"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_216"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_217"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_218"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_219"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_220"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_221"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_222"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_223"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_224"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_225"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_226"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_227"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_228"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_229"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_230"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_231"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_232"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_233"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_234"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_235"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_236"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_237"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_238"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_239"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_240"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_241"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_242"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_243"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_244"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_245"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_246"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_247"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_248"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_249"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_250"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_251"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_252"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_253"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_254"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_255"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_256"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_257"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_258"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_259"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_260"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_261"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_262"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_263"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_264"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_265"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_266"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_267"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_268"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_269"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_270"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_271"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_272"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_273"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_274"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_275"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_276"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_277"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_278"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_279"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_280"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_281"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_282"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_283"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_284"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_285"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_286"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_287"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_288"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_289"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_290"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_291"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_292"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_293"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_294"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_295"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_296"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_297"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_298"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_299"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_300"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_301"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_302"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_303"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_304"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_305"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_306"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_307"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_308"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_309"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_310"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_311"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_312"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_313"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_314"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_315"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_316"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_317"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_318"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_319"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_320"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_321"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_322"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_323"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_324"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_325"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_326"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_327"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_328"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_329"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_330"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_331"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_332"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_333"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_334"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_335"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_336"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_337"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_338"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_339"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_76"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_77"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_78"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_79"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_80"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_81"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_82"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_83"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_84"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_85"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_86"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_87"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_88"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_89"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_90"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_91"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_92"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_93"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_94"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_95"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_96"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_97"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_98"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_99"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_100"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_101"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_102"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_103"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_104"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_105"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_106"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_107"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_108"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_109"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_110"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_111"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_112"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_113"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_114"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_115"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_116"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_117"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_118"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_119"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_120"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_121"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_122"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_123"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_125"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_126"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_127"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_128"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_129"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_130"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_131"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_132"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_133"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_134"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_135"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_136"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_137"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_138"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_139"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_140"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_141"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_142"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_143"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_144"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_145"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_146"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_147"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_148"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_149"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_150"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_151"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_152"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_153"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_154"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_155"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_156"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_157"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_158"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_159"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_160"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_161"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_162"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_163"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_164"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_165"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_166"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_167"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_168"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_169"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_170"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_171"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_172"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_173"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_174"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_175"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_176"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_177"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_178"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_179"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_180"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_181"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_182"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_183"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_184"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_185"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_186"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_187"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_188"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_189"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_190"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_191"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_192"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_193"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_194"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_195"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_196"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_197"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_198"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_199"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_200"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_201"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_202"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_203"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_204"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_205"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_206"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_207"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_208"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_209"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_210"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_211"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_212"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_213"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_214"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_215"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_216"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_217"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_218"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_219"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_220"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_221"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_222"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_223"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_224"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_225"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_226"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_227"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_228"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_229"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_230"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_231"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_232"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_233"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_234"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_235"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_236"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_237"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_238"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_239"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_240"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_241"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_242"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_243"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_244"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_245"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_246"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_247"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_248"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_249"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_250"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_251"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_252"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_253"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_254"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_255"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_256"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_257"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_258"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_259"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_260"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_261"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_262"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_263"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_264"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_265"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_266"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_267"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_268"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_269"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_270"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_271"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_272"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_273"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_274"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_275"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_276"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_277"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_278"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_279"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_280"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_281"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_282"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_283"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_284"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_285"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_286"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_287"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_288"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_289"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_290"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_291"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_292"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_293"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_294"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_295"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_296"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_297"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_298"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_299"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_300"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_301"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_302"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_303"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_304"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_305"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_306"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_307"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_308"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_309"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_310"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_311"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_312"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_313"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_314"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_315"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_316"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_317"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_318"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_319"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_320"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_321"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_322"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_323"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_324"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_325"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_326"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_327"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_328"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_329"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_330"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_331"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_332"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_333"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_334"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_335"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_336"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_337"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_338"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_339"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sig_islip"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sig_inc"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/clr_islip"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/clr_inc"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/seq_inc_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_islip_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_19_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/sta_slip" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/Mshreg_seq_caldelay_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/seq_caldelay_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/cnt_bit2_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/cnt_bit2_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/cnt_bit2_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_isk" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/buf_trgtim_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/buf_trgtim_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/buf_trgtim_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/sig_trgout"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_76"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_32"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_33"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_34"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_35"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_36"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_37"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_38"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_39"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_40"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_41"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_42"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_43"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_44"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_45"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_46"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_47"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_48"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_49"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_50"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_51"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_52"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_53"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_54"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_55"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_56"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_57"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_58"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_59"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_60"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_61"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_62"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_63"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_64"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_65"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_66"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_67"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_68"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_69"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_70"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_71"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_72"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_73"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_74"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_75"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_76"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/seq_octet"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sigpayload"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sigidle" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8ok" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_octet" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/nocomma" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sig_frame" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/feereset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/b2lreset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/gtpreset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/caldelay" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sig_errreset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sta_badver"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sig_runreset"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_rstmask"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_notagerr"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_trgmask" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_timer_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_timer_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_timer_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sta_trgmask"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/entagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sta_ttup" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/seq_mask_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/seq_mask_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/seq_tagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/sta_tagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_clkup" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ttup" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sig_clklost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sig_ttlost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_anyerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_b2lwe_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_b2lwe_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_ereg" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_fifoerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_tagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_cklost_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_cklost_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_cklost_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ttlost_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ttlost_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ttlost_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_clklost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ttlost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ebit_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ebit_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ebit_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_48" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_51" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_52" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_53" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_54" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_55" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_56" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_57" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_58" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_59" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_60" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_81" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_82" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_84" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_85" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_86" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_87" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_88" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_89" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_90" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_91" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_92" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_93" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_94" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_95" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_96" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_97" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_98" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_99" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_100" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_101" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_102" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_103" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_104" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_105" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_106" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_107" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_108" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_109" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_110" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_111" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_48" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_49" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_50" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_51" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_52" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_53" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_54" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_55" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_56" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_57" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_58" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_59" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_60" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_61" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_62" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_63" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_64" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_65" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_66" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_67" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_68" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_69" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_70" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_71" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_72" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_73" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_74" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_75" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_76" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_77" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_78" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_79" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_80" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_81" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_82" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_83" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_84" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_85" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_86" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_87" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_88" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_89" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_90" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_91" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_92" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_93" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_94" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_95" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_wr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_err_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_err_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/cnt_skip_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/cnt_skip_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_dout" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_drd" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_half" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_47" PIN
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram_pins<28>" PIN
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram_pins<29>" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_76"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_77"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_78"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_79"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_80"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_81"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_82"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_83"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_84"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_85"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_86"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_87"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_88"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_89"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_90"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_91"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_92"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_93"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_94"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_95"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_96"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_97"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_98"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_99"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_100"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_101"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_102"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_103"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_104"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_105"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_106"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_107"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_108"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_109"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_110"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_111"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/isk" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_bit2_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_bit2_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_bit2_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_bsy_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_bsy_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/inbsy" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/cnt_k285_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/cnt_k285_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/cnt_k285_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/map_en8b10b/rdplus"
        BEL "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_15" BEL
        "klm_scrod_trig_interface/kpp_trig_sysclk" BEL
        "klm_scrod_trig_interface/b2tt_runreset" BEL
        "klm_scrod_trig_interface/b2tt_ctime_i" BEL
        "klm_scrod_trig_interface/control_fake_i" BEL
        "klm_scrod_trig_interface/control_fake_iq" BEL
        "klm_scrod_trig_interface/b2tt_ctime_iq" BEL
        "klm_scrod_trig_interface/ftsw_aux_iq" BEL
        "klm_scrod_trig_interface/Mshreg_status_fake_iq" BEL
        "klm_scrod_trig_interface/status_fake_iq" BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<2>";
TIMEGRP klm_scrod_trig_interface_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127 =
        BEL "klm_scrod_trig_interface/ctrl_vec_i_2" BEL
        "klm_scrod_trig_interface/ctrl_vec_i_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_eof_q_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_eof_q_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_we" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_pause_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_pause_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_sof_q" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/rcl_sof_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/ftrgtag" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/idl_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/idl_pause_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/b2tt_fifonext" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_tc" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_16" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_di_17" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_dst_rdy_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_pause_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_valid_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/sts_data_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_fsm_cs_FSM_FFd1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/pkttp_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgeof_ctr_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgsof_ctr_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/stspkt_ctr_tc" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tx_src_rdy_n" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/zrlentrg" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_sof_q" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trgpkt_ctr_tc" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_src_rdy_q_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_src_rdy_q_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_pause_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/Mshreg_daq_data_q_0_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_data_q_0_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_evt_rdy_i_5"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i2"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i_q_0"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i_q_1"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg_i" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg_i2_0" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trg_i2_1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/trg_cs_FSM_FFd2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/trg_cs_FSM_FFd1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/ll_fsm_cs_t_FSM_FFd2"
        BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/ll_fsm_cs_t_FSM_FFd1"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_0" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_3" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_4" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_5" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_6" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_7" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_8" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_9" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_10" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_11" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_12" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_13" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_14" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/missed_trg_i_15" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_0" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_3" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_4" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/sc_cnt_5" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/tx_force_sof_eof" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/tx_src_rdy_n" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/scint_trgrdy_i" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_rd_en" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/Mshreg_qt_fifo_evt_rdy_i_4"
        BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_evt_rdy_i_41"
        BEL "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift1" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift2" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift3" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/reset_shift4" BEL
        "klm_scrod_trig_interface/PROD_GEN.daq_gen_ins/qt_fifo_evt_rdy_i_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/gen_useextclk0.map_clk/map_127g"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/sig_caldelay"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/buf_bit" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/bit2_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/bit2_1" PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<6>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_idelay_pins<7>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_id_pins<2>"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_76"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_77"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_78"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_79"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_80"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_81"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_82"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_83"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_84"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_85"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_86"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_87"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_88"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_89"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_90"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_91"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_92"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_93"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_94"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_95"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_96"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_97"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_98"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_99"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_100"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_101"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_102"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_103"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_104"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_105"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_106"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_107"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_108"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_109"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_110"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_111"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_112"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_113"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_114"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_115"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_116"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_117"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_118"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_119"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_120"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_121"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_122"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_123"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_124"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_125"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_126"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_127"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_128"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_129"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_130"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_131"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_132"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_133"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_134"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_135"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_136"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_137"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_138"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_139"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_140"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_141"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_142"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_143"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_144"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_145"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_146"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_147"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_148"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_149"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_150"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_151"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_152"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_153"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_154"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_155"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_156"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_157"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_158"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_159"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_160"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_161"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_162"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_163"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_164"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_165"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_166"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_167"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_168"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_169"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_170"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_171"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_172"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_173"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_174"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_175"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_176"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_177"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_178"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_179"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_180"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_181"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_182"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_183"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_184"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_185"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_186"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_187"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_188"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_189"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_190"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_191"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_192"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_193"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_194"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_195"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_196"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_197"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_198"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_199"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_200"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_201"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_202"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_203"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_204"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_205"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_206"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_207"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_208"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_209"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_210"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_211"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_212"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_213"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_214"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_215"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_216"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_217"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_218"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_219"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_220"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_221"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_222"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_223"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_224"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_225"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_226"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_227"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_228"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_229"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_230"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_231"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_232"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_233"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_234"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_235"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_236"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_237"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_238"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_239"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_240"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_241"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_242"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_243"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_244"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_245"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_246"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_247"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_248"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_249"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_250"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_251"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_252"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_253"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_254"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_255"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_256"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_257"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_258"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_259"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_260"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_261"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_262"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_263"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_264"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_265"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_266"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_267"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_268"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_269"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_270"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_271"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_272"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_273"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_274"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_275"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_276"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_277"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_278"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_279"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_280"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_281"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_282"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_283"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_284"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_285"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_286"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_287"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_288"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_289"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_290"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_291"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_292"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_293"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_294"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_295"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_296"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_297"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_298"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_299"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_300"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_301"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_302"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_303"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_304"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_305"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_306"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_307"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_308"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_309"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_310"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_311"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_312"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_313"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_314"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_315"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_316"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_317"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_318"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_319"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_320"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_321"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_322"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_323"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_324"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_325"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_326"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_327"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_328"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_329"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_330"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_331"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_332"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_333"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_334"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_335"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_336"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_337"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_338"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ioctet_339"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_76"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_77"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_78"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_79"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_80"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_81"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_82"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_83"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_84"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_85"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_86"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_87"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_88"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_89"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_90"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_91"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_92"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_93"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_94"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_95"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_96"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_97"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_98"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_99"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_100"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_101"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_102"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_103"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_104"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_105"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_106"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_107"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_108"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_109"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_110"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_111"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_112"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_113"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_114"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_115"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_116"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_117"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_118"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_119"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_120"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_121"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_122"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_123"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_124"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_125"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_126"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_127"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_128"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_129"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_130"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_131"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_132"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_133"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_134"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_135"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_136"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_137"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_138"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_139"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_140"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_141"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_142"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_143"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_144"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_145"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_146"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_147"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_148"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_149"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_150"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_151"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_152"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_153"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_154"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_155"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_156"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_157"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_158"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_159"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_160"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_161"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_162"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_163"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_164"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_165"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_166"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_167"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_168"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_169"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_170"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_171"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_172"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_173"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_174"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_175"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_176"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_177"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_178"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_179"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_180"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_181"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_182"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_183"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_184"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_185"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_186"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_187"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_188"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_189"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_190"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_191"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_192"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_193"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_194"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_195"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_196"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_197"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_198"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_199"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_200"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_201"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_202"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_203"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_204"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_205"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_206"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_207"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_208"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_209"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_210"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_211"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_212"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_213"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_214"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_215"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_216"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_217"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_218"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_219"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_220"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_221"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_222"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_223"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_224"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_225"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_226"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_227"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_228"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_229"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_230"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_231"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_232"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_233"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_234"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_235"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_236"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_237"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_238"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_239"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_240"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_241"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_242"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_243"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_244"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_245"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_246"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_247"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_248"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_249"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_250"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_251"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_252"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_253"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_254"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_255"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_256"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_257"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_258"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_259"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_260"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_261"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_262"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_263"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_264"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_265"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_266"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_267"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_268"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_269"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_270"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_271"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_272"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_273"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_274"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_275"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_276"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_277"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_278"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_279"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_280"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_281"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_282"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_283"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_284"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_285"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_286"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_287"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_288"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_289"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_290"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_291"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_292"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_293"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_294"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_295"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_296"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_297"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_298"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_299"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_300"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_301"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_302"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_303"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_304"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_305"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_306"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_307"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_308"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_309"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_310"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_311"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_312"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_313"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_314"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_315"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_316"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_317"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_318"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_319"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_320"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_321"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_322"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_323"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_324"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_325"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_326"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_327"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_328"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_329"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_330"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_331"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_332"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_333"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_334"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_335"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_336"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_337"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_338"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_icrc8_339"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_lenmax_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_iddr_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_spos_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_smax_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ibest_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_delay_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_iddr_FSM_FFd1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sta_ezero_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sig_islip"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/sig_inc"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/clr_islip"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/clr_inc"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/seq_inc_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_islip_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/map_iscan/cnt_cycle_19_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/sta_slip" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/Mshreg_seq_caldelay_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_is/seq_caldelay_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/buf_bit10_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/cnt_bit2_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/cnt_bit2_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_2b/cnt_bit2_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_8b_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_10/buf_isk" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/trgtyp_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trginterval_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_trig_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/cnt_delta_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/buf_trgtim_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/buf_trgtim_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/buf_trgtim_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tr/sig_trgout"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/buf_payload_76"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_32"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_33"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_34"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_35"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_36"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_37"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_38"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_39"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_40"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_41"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_42"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_43"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_44"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_45"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_46"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_47"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_48"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_49"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_50"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_51"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_52"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_53"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_54"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_55"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_56"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_57"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_58"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_59"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_60"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_61"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_62"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_63"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_64"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_65"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_66"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_67"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_68"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_69"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_70"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_71"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_72"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_73"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_74"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_75"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/payload_76"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/seq_octet"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_datoctet_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sigpayload"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sigidle" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_crc8ok" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/cnt_octet_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/sta_octet" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_oc/nocomma" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sig_frame" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/feereset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/b2lreset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/gtpreset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/caldelay" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sig_errreset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_clkfreq_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sta_badver"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sig_runreset"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_utime_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_ctime_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_rstmask"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_notagerr"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/usrreg_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_myaddr_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/regsel_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/buf_trgmask" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_packet_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_timer_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_timer_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_timer_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_ctime_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_8"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_9"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_11"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_12"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_13"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_14"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_15"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_16"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_17"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_18"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_19"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_20"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_21"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_22"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_23"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_24"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_25"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_26"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_27"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_28"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_29"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_30"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_utime_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sta_trgmask"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/cnt_frameloc_10"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/entagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_pa/sta_ttup" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/buf_cnttrig_31"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagset" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/seq_mask_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/seq_mask_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/tagin_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/seq_tagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_decode/map_tt/sta_tagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_clkup" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ttup" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sig_clklost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sig_ttlost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_anyerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_b2lwe_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_b2lwe_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/seq_ereg" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_btime_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_etime_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_fifoerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_tagerr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_ereg_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_cklost_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_cklost_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_cklost_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ttlost_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ttlost_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_ttlost_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_clklost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ttlost" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ebit_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ebit_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/sta_ebit_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_48" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_51" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_52" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_53" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_54" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_55" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_56" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_57" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_58" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_59" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_60" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_81" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_82" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_84" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_85" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_86" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_87" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_88" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_89" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_90" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_91" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_92" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_93" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_94" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_95" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_96" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_97" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_98" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_99" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_100" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_101" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_102" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_103" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_104" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_105" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_106" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_107" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_108" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_109" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_110" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/buf_payload_111" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_payload_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_pa/cnt_b2lwe_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_48" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_49" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_50" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_51" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_52" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_53" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_54" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_55" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_56" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_57" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_58" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_59" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_60" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_61" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_62" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_63" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_64" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_65" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_66" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_67" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_68" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_69" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_70" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_71" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_72" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_73" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_74" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_75" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_76" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_77" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_78" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_79" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_80" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_81" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_82" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_83" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_84" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_85" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_86" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_87" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_88" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_89" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_90" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_91" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_92" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_93" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_94" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dwr_95" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_wr" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_err_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_err_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sig_dbg_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/cnt_skip_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/cnt_skip_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addra_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_addrb_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_dwr_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/seq_drd_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_dout" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_drd" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/sta_half" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_8" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_9" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_10" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_11" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_12" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_13" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_14" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_15" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_16" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_17" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_18" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_19" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_20" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_21" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_22" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_23" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_24" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_25" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_26" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_27" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_28" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_29" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_30" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_31" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_drd_47" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_32" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_33" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_34" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_35" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_36" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_37" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_38" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_39" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_40" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_41" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_42" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_43" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_44" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_45" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_46" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/buf_dout_47" PIN
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram_pins<28>" PIN
        "klm_scrod_trig_interface/b2tt_ins/map_fifo/map_ram_pins<29>" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_3"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_4"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_5"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_6"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_7"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_8"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_9"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_10"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_11"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_12"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_13"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_14"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_15"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_16"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_17"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_18"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_19"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_20"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_21"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_22"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_23"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_24"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_25"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_26"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_27"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_28"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_29"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_30"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_31"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_32"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_33"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_34"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_35"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_36"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_37"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_38"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_39"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_40"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_41"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_42"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_43"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_44"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_45"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_46"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_47"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_48"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_49"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_50"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_51"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_52"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_53"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_54"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_55"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_56"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_57"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_58"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_59"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_60"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_61"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_62"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_63"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_64"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_65"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_66"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_67"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_68"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_69"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_70"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_71"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_72"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_73"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_74"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_75"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_76"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_77"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_78"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_79"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_80"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_81"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_82"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_83"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_84"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_85"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_86"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_87"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_88"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_89"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_90"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_91"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_92"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_93"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_94"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_95"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_96"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_97"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_98"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_99"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_100"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_101"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_102"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_103"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_104"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_105"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_106"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_107"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_108"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_109"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_110"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/buf_payload_111"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_0"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_1"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_2"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_4"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_5"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_6"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/sta_crc8_7"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/octet_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_0"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_1"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_2"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/cnt_enoctet_3"
        BEL "klm_scrod_trig_interface/b2tt_ins/map_encode/map_oc/isk" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_octet_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_bit2_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_bit2_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_co/cnt_bit2_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_bsy_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_bsy_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/inbsy" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_10b_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_3" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_4" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_5" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_6" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/seq_k285_7" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/cnt_k285_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/cnt_k285_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/cnt_k285_2" BEL
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_b2/map_en8b10b/rdplus"
        BEL "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_1_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q2_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/ctrl_regs_0_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_0" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_1" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_2" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_3" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_4" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_5" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_6" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_7" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_8" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_9" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_10" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_11" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_12" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_13" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_14" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/Mshreg_data_q1_15" BEL
        "klm_scrod_trig_interface/run_ctrl_ins/data_q1_15" BEL
        "klm_scrod_trig_interface/kpp_trig_sysclk" BEL
        "klm_scrod_trig_interface/b2tt_runreset" BEL
        "klm_scrod_trig_interface/b2tt_ctime_i" BEL
        "klm_scrod_trig_interface/control_fake_i" BEL
        "klm_scrod_trig_interface/control_fake_iq" BEL
        "klm_scrod_trig_interface/b2tt_ctime_iq" BEL
        "klm_scrod_trig_interface/ftsw_aux_iq" BEL
        "klm_scrod_trig_interface/Mshreg_status_fake_iq" BEL
        "klm_scrod_trig_interface/status_fake_iq" BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "klm_scrod_trig_interface/u_kpp_tx_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "u_ro_simple/u_qtfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<2>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<1>"
        PIN
        "klm_scrod_trig_interface/b2tt_ins/map_encode/map_od/map_od_pins<2>";
PIN klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/DSP48A1_inst_pins<92>
        = BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/DSP48A1_inst"
        PINNAME CLK;
PIN
        klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
TIMEGRP SYS_CLK2X = BEL "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_we"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/to_valid_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/to_valid_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_16" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_12"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_10"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_9"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_8"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_7"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_6"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_5"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_4"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_3"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_2"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/FDSE_GEN[0].FDSE_ins"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/FDSE_GEN[1].FDSE_ins"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/FDSE_GEN[2].FDSE_ins"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/out_cmp_q1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_16" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/out_cmp_q2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/emin"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/emin"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/emin"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/emin"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/out_cmp_q0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_10" PIN
        "klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/DSP48A1_inst_pins<92>"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/axis_bit"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/Mshreg_valid_shift_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/valid_shift_0"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/exttrg" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/exttrg_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/exttrg_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/exttrg_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/exttrg_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL "klm_scrod_trig_interface/tmg_ctrl_ins/tce_2x_q0" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tdcrst_shift_0" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tdcrst_shift_1" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tce_2x_i_0" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tdcrst_i_0" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tce_2x_r" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tce_cnt_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD";
TIMEGRP klm_scrod_trig_interface_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 =
        BEL "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_we" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/to_valid_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/to_valid_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_fifo_di_16" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_clr_dlyln_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_1_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_2_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_3_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_6_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_4_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_5_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_7_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_8_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_9_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/tdc_dout_q1_10_12"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_10"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_9"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_8"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_7"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_6"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_5"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_4"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_3"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_2"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/fifo_ept_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/FDSE_GEN[0].FDSE_ins"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/FDSE_GEN[1].FDSE_ins"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/FDSE_GEN[2].FDSE_ins"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/Mshreg_counter_q1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/counter_q1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_format_i_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_format_i_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_format_i_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_format_i_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tb_q4_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_we_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/tdc_rst_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/trig_q0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q0_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/extexn_0_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/exttb_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[5].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[5].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[5].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[4].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[4].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[4].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[3].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[3].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[3].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[2].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[2].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[1].FDSE1_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[1].FDSE3_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/counter_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/full"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_10"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_11"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_12"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/flag_ptr_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/flag_ptr_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_valid"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[5].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[4].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[3].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/Mshreg_chan_q1,counter_q1_sliced_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/chan_q1,counter_q1_sliced_0"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/out_cmp_q1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/src_re_q0_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_4" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_5" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_6" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_7" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_8" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_9" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_10" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_11" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_12" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_13" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_14" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_15" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/dout_q1_16" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/out_cmp_q2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/cmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_21/emin"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_12/emin"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/emin"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/emin"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/out_cmp_q0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tmodr_ins/rdfail_10" PIN
        "klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/DSP48A1_inst_pins<92>"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/axis_bit"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/Mshreg_valid_shift_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trg_chan_ins/valid_shift_0"
        BEL "klm_scrod_trig_interface/conc_intfc_ins/exttrg" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/exttrg_ctr_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/exttrg_ctr_1" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/exttrg_ctr_2" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/exttrg_ctr_3" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        PIN
        "klm_scrod_trig_interface/conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "klm_scrod_trig_interface/b2tt_ins/gen_useextclk0.map_clk/map_254g"
        BEL "klm_scrod_trig_interface/tmg_ctrl_ins/tce_2x_q0" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tdcrst_shift_0" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tdcrst_shift_1" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tce_2x_i_0" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tdcrst_i_0" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tce_2x_r" BEL
        "klm_scrod_trig_interface/tmg_ctrl_ins/tce_cnt_0" BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t3/DP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t3/SP"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMA"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMB"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMC"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1"
        BEL
        "klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD";
PIN
        klm_scrod_trig_interface/b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV_pins<2>
        = BEL
        "klm_scrod_trig_interface/b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV"
        PINNAME CLKIN1;
TIMEGRP TTD_CLK = BEL "klm_scrod_trig_interface/b2tt_ins/sig_clklost" BEL
        "klm_scrod_trig_interface/b2tt_ins/seq_dcm_0" BEL
        "klm_scrod_trig_interface/b2tt_ins/seq_dcm_1" BEL
        "klm_scrod_trig_interface/b2tt_ins/gen_useextclk0.map_clk/map_ig" PIN
        "klm_scrod_trig_interface/b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV_pins<2>";
TIMEGRP ffs_except_axi = FFS(*);
TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.861 ns HIGH 50%;
TS_SYS_CLK2X = PERIOD TIMEGRP "SYS_CLK2X" TS_SYS_CLK / 2 HIGH 50%;
TS_FPGA_CLK = PERIOD TIMEGRP "FPGA_CLK" 15.722 ns HIGH 50%;
TS_ETH_USR_CLK = PERIOD TIMEGRP "ETH_USR_CLK" 8 ns HIGH 50%;
TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO TIMEGRP "tx_addr_wr"
        10 ns;
        TS_TO_u_ethernet_readout_interfacegen_udp_blocku_eth_topudp_1ip_udp_tx_block_insttx_state_FSM_FFd4_LD
        = MAXDELAY TO TIMEGRP
        "TO_u_ethernet_readout_interfacegen_udp_blocku_eth_topudp_1ip_udp_tx_block_insttx_state_FSM_FFd4_LD"
        TS_ETH_USR_CLK DATAPATHONLY;
PIN extrig_OBUF_inst_pins<1> = BEL "extrig_OBUF_inst" PINNAME OUT;
PIN mgttxdis_1_OBUF_pins<1> = BEL "mgttxdis_1_OBUF" PINNAME OUT;
PIN mgtmod2_1_OBUF_pins<1> = BEL "mgtmod2_1_OBUF" PINNAME OUT;
PIN mgtmod1_1_OBUF_pins<1> = BEL "mgtmod1_1_OBUF" PINNAME OUT;
PIN EX_TRIGGER_SCROD_OBUF_pins<1> = BEL "EX_TRIGGER_SCROD_OBUF" PINNAME OUT;
PIN mgttxfault<1>_pins<0> = BEL "mgttxfault<1>" PINNAME PAD;
PIN mgtmod0<1>_pins<0> = BEL "mgtmod0<1>" PINNAME PAD;
PIN mgtlos<1>_pins<0> = BEL "mgtlos<1>" PINNAME PAD;
PIN "extrig_OBUF_inst_pins<1>" TIG;
PIN "mgttxdis_1_OBUF_pins<1>" TIG;
PIN "mgtmod2_1_OBUF_pins<1>" TIG;
PIN "mgtmod1_1_OBUF_pins<1>" TIG;
PIN "EX_TRIGGER_SCROD_OBUF_pins<1>" TIG;
PIN "mgttxfault<1>_pins<0>" TIG;
PIN "mgtmod0<1>_pins<0>" TIG;
PIN "mgtlos<1>_pins<0>" TIG;
SCHEMATIC END;

