
/root/projects/compiled/non_crypto/stripped/embecosm_mibench.git_bindtextdom_7f8de7c1_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	43f0e92d 	mvnsmi	lr, #737280	; 0xb4000
   4:	9148f8df 	ldrdls	pc, [r8, #-143]	; 0xffffff71
   8:	44f9b083 	ldrbtmi	fp, [r9], #131	; 0x83
   c:	d0622800 	rsble	r2, r2, r0, lsl #16
  10:	46057803 	strmi	r7, [r5], -r3, lsl #16
  14:	d05e2b00 	subsle	r2, lr, r0, lsl #22
  18:	460f4b4e 	strmi	r4, [pc], -lr, asr #22
  1c:	6003f859 	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
  20:	8000f8d6 	ldrdhi	pc, [r0], -r6
  24:	0f00f1b8 	svceq	0x0000f1b8
  28:	4644d026 	strbmi	sp, [r4], -r6, lsr #32
  2c:	db23e002 	blle	0x8f803c
  30:	b30c6824 	movwlt	r6, #51236	; 0xc824
  34:	46286861 	strtmi	r6, [r8], -r1, ror #16
  38:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  3c:	d1f62800 	mvnsle	r2, r0, lsl #16
  40:	b1af68a5 			; <UNDEFINED> instruction: 0xb1af68a5
  44:	46384629 	ldrtmi	r4, [r8], -r9, lsr #12
  48:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  4c:	4b42b180 	blmi	0x10ac654
  50:	f8594638 			; <UNDEFINED> instruction: 0xf8594638
  54:	46418003 	strbmi	r8, [r1], -r3
  58:	f7ff4646 			; <UNDEFINED> instruction: 0xf7ff4646
  5c:	2800fffe 	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  60:	4545d13e 	strbmi	sp, [r5, #-318]	; 0xfffffec2
  64:	4628d002 	strtmi	sp, [r8], -r2
  68:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  6c:	60a64635 	adcvs	r4, r6, r5, lsr r6
  70:	b0034628 	andlt	r4, r3, r8, lsr #12
  74:	83f0e8bd 	mvnshi	lr, #12386304	; 0xbd0000
  78:	d0542f00 	subsle	r2, r4, r0, lsl #30
  7c:	f7ff200c 			; <UNDEFINED> instruction: 0xf7ff200c
  80:	4604fffe 			; <UNDEFINED> instruction: 0x4604fffe
  84:	4628b338 			; <UNDEFINED> instruction: 0x4628b338
  88:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  8c:	46101c42 	ldrmi	r1, [r0], -r2, asr #24
  90:	f7ff9201 			; <UNDEFINED> instruction: 0xf7ff9201
  94:	6060fffe 	strdvs	pc, [r0], #-254	; 0xffffff02	; <UNPREDICTABLE>
  98:	4629b1e8 	strtmi	fp, [r9], -r8, ror #3
  9c:	f7ff9a01 			; <UNDEFINED> instruction: 0xf7ff9a01
  a0:	4b2dfffe 	blmi	0xb800a0
  a4:	f8594638 			; <UNDEFINED> instruction: 0xf8594638
  a8:	46499003 	strbmi	r9, [r9], -r3
  ac:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  b0:	d13c2800 	teqle	ip, r0, lsl #16
  b4:	9008f8c4 	andls	pc, r8, r4, asr #17
  b8:	0f00f1b8 	svceq	0x0000f1b8
  bc:	f8d8d006 			; <UNDEFINED> instruction: 0xf8d8d006
  c0:	46281004 	strtmi	r1, [r8], -r4
  c4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  c8:	da202800 	ble	0x80a0d0
  cc:	f8c468a5 			; <UNDEFINED> instruction: 0xf8c468a5
  d0:	60348000 	eorsvs	r8, r4, r0
  d4:	2500e7cc 	strcs	lr, [r0, #-1996]	; 0xfffff834
  d8:	b0034628 	andlt	r4, r3, r8, lsr #12
  dc:	83f0e8bd 	mvnshi	lr, #12386304	; 0xbd0000
  e0:	f7ff4638 			; <UNDEFINED> instruction: 0xf7ff4638
  e4:	1c42fffe 	mcrrne	15, 15, pc, r2, cr14	; <UNPREDICTABLE>
  e8:	92014610 	andls	r4, r1, #16, 12	; 0x1000000
  ec:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  f0:	28004606 	stmdacs	r0, {r1, r2, r9, sl, lr}
  f4:	9a01d0ef 	bls	0x744b8
  f8:	f7ff4639 			; <UNDEFINED> instruction: 0xf7ff4639
  fc:	68a5fffe 	stmiavs	r5!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 100:	f8d8e7af 			; <UNDEFINED> instruction: 0xf8d8e7af
 104:	f7ff1004 			; <UNDEFINED> instruction: 0xf7ff1004
 108:	2800fffe 	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 10c:	4646dd06 	strbmi	sp, [r6], -r6, lsl #26
 110:	8000f8d8 	ldrdhi	pc, [r0], -r8
 114:	f1b84628 			; <UNDEFINED> instruction: 0xf1b84628
 118:	d1f20f00 	mvnsle	r0, r0, lsl #30
 11c:	f8c468a5 			; <UNDEFINED> instruction: 0xf8c468a5
 120:	60348000 	eorsvs	r8, r4, r0
 124:	4b0ce7a4 	blmi	0x339fbc
 128:	5003f859 	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
 12c:	4638e7a0 	ldrtmi	lr, [r8], -r0, lsr #15
 130:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 134:	46101c42 	ldrmi	r1, [r0], -r2, asr #24
 138:	f7ff9201 			; <UNDEFINED> instruction: 0xf7ff9201
 13c:	60a0fffe 	strdvs	pc, [r0], lr	; <UNPREDICTABLE>
 140:	d0c82800 	sbcle	r2, r8, r0, lsl #16
 144:	46399a01 	ldrtmi	r9, [r9], -r1, lsl #20
 148:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 14c:	bf00e7b4 	svclt	0x0000e7b4
 150:	00000142 	andeq	r0, r0, r2, asr #2
	...
