# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Digitale-synthese.srcs/sources_1/new/DEBOUNCER.vhd" \
"../../../../Digitale-synthese.srcs/sim_1/new/TB_DEBOUNCER.vhd" \

# Do not sort compile order
nosort
