5 e 101 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd param16.vcd -o param16.cdd -v param16.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" param16.v 8 22 1
1 b 0 c0000 1 0 31 0 32 17 20 0 0 0 0
1 c 0 c0000 1 0 31 0 32 17 40 0 0 0 0
1 a 0 c0000 1 0 31 0 32 17 0 0 0 0 0
1 b 0 c0000 1 0 31 0 32 17 10 0 0 0 0
1 c 0 c0000 1 0 31 0 32 17 20 0 0 0 0
3 0 foo "main.b" param16.v 24 34 1
2 1 30 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 0 c0000 1 0 31 0 32 17 1 0 0 0 0
1 b 0 c0000 1 0 31 0 32 17 20 0 0 0 0
1 c 0 c0000 1 0 31 0 32 17 40 0 0 0 0
1 mem0 28 18f000c 1 1 0 2 31 0 96 19 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 ffffffff 0
1 mem1 28 18f0017 1 1 0 2 31 0 96 19 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
4 1 1 0 0
3 1 foo.$u1 "main.b.$u1" param16.v 0 32 1
2 2 31 150018 1 0 21004 0 0 1 16 0 0
2 3 31 130013 1 32 1008 0 0 32 1 b
2 4 31 12001a 1 25 1104 2 3 32 18 0 ffffffff ffffffff 0 0 0
2 5 31 d000d 0 0 1400 0 0 32 48 0 0
2 6 31 8000e 0 23 1410 0 5 32 18 0 ffffffff 0 0 0 0 mem0
2 7 31 8001a 1 37 16 4 6
4 7 11 0 0
3 0 foo "main.a" param16.v 24 34 1
2 8 30 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 0 c0000 1 0 31 0 32 17 0 0 0 0 0
1 b 0 c0000 1 0 31 0 32 17 10 0 0 0 0
1 c 0 c0000 1 0 31 0 32 17 20 0 0 0 0
1 mem0 28 18f000c 1 1 0 2 15 0 48 19 0 ffffffff 0 0 0 0 0 ffff 0 0 ffff 0
1 mem1 28 18f0017 1 1 0 2 15 0 48 19 0 ffffffff 0 0 0 0 0 ffff 0 0 0 0
4 8 1 0 0
3 1 foo.$u1 "main.a.$u1" param16.v 0 32 1
2 9 31 150018 1 0 21004 0 0 1 16 0 0
2 10 31 130013 1 32 1008 0 0 32 1 b
2 11 31 12001a 1 25 1104 9 10 16 18 0 ffff ffff 0 0 0
2 12 31 d000d 0 0 1400 0 0 32 48 0 0
2 13 31 8000e 0 23 1410 0 12 16 18 0 ffff 0 0 0 0 mem0
2 14 31 8001a 1 37 16 11 13
4 14 11 0 0
3 1 main.$u0 "main.$u0" param16.v 0 20 1
