{"files":[{"patch":"@@ -98,1 +98,1 @@\n-    assert(_array != LIR_Opr(), \"sanity\");\n+    assert(_array != LIR_Opr::nullOpr(), \"sanity\");\n","filename":"src\/hotspot\/cpu\/aarch64\/c1_CodeStubs_aarch64.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -157,2 +157,2 @@\n-LIR_Opr FrameMap::_caller_save_cpu_regs[] = { LIR_Opr(), };\n-LIR_Opr FrameMap::_caller_save_fpu_regs[] = { LIR_Opr(), };\n+LIR_Opr FrameMap::_caller_save_cpu_regs[] = {};\n+LIR_Opr FrameMap::_caller_save_fpu_regs[] = {};\n","filename":"src\/hotspot\/cpu\/aarch64\/c1_FrameMap_aarch64.cpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -1567,1 +1567,1 @@\n-    assert(addr_ptr->index() == LIR_Opr::illegalOpr(), \"need 0 index\");\n+    assert(addr_ptr->index() == LIR_OprDesc::illegalOpr(), \"need 0 index\");\n","filename":"src\/hotspot\/cpu\/aarch64\/c1_LIRAssembler_aarch64.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -29,1 +29,1 @@\n-FloatRegister LIR_Opr::as_float_reg() const {\n+FloatRegister LIR_OprDesc::as_float_reg() const {\n@@ -33,1 +33,1 @@\n-FloatRegister LIR_Opr::as_double_reg() const {\n+FloatRegister LIR_OprDesc::as_double_reg() const {\n@@ -40,5 +40,5 @@\n-  return (LIR_Opr)(intptr_t)((reg1 << LIR_Opr::reg1_shift) |\n-                             (reg1 << LIR_Opr::reg2_shift) |\n-                             LIR_Opr::double_type          |\n-                             LIR_Opr::fpu_register         |\n-                             LIR_Opr::double_size);\n+  return (LIR_Opr)(intptr_t)((reg1 << LIR_OprDesc::reg1_shift) |\n+                             (reg1 << LIR_OprDesc::reg2_shift) |\n+                             LIR_OprDesc::double_type          |\n+                             LIR_OprDesc::fpu_register         |\n+                             LIR_OprDesc::double_size);\n","filename":"src\/hotspot\/cpu\/aarch64\/c1_LIR_aarch64.cpp","additions":7,"deletions":7,"binary":false,"changes":14,"status":"modified"},{"patch":"@@ -69,2 +69,2 @@\n-LIR_Opr FrameMap::_caller_save_cpu_regs[] = { LIR_Opr(), };\n-LIR_Opr FrameMap::_caller_save_fpu_regs[] = { LIR_Opr(), };\n+LIR_Opr FrameMap::_caller_save_cpu_regs[] = {};\n+LIR_Opr FrameMap::_caller_save_fpu_regs[] = {};\n","filename":"src\/hotspot\/cpu\/arm\/c1_FrameMap_arm.cpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -1384,1 +1384,1 @@\n-  assert(op->addr()->is_register() || op->addr()->as_address_ptr()->index() == LIR_Opr::illegalOpr(), \"unexpected index\");\n+  assert(op->addr()->is_register() || op->addr()->as_address_ptr()->index() == LIR_OprDesc::illegalOpr(), \"unexpected index\");\n","filename":"src\/hotspot\/cpu\/arm\/c1_LIRAssembler_arm.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -633,1 +633,1 @@\n-    arithmetic_op_int(x->op(), x->operand(), left_arg->result(), right_arg->result(), LIR_OprFact::illegalOpr);\n+    arithmetic_op_int(x->op(), x->operand(), left_arg->result(), right_arg->result(), LIR_OprFact::nullOpr);\n","filename":"src\/hotspot\/cpu\/arm\/c1_LIRGenerator_arm.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -28,1 +28,1 @@\n-FloatRegister LIR_Opr::as_float_reg() const {\n+FloatRegister LIR_OprDesc::as_float_reg() const {\n@@ -32,1 +32,1 @@\n-FloatRegister LIR_Opr::as_double_reg() const {\n+FloatRegister LIR_OprDesc::as_double_reg() const {\n@@ -38,5 +38,5 @@\n-  return (LIR_Opr)(intptr_t)((reg1 << LIR_Opr::reg1_shift) |\n-                             (reg2 << LIR_Opr::reg2_shift) |\n-                             LIR_Opr::double_type          |\n-                             LIR_Opr::fpu_register         |\n-                             LIR_Opr::double_size);\n+  return (LIR_Opr)(intptr_t)((reg1 << LIR_OprDesc::reg1_shift) |\n+                             (reg2 << LIR_OprDesc::reg2_shift) |\n+                             LIR_OprDesc::double_type          |\n+                             LIR_OprDesc::fpu_register         |\n+                             LIR_OprDesc::double_size);\n","filename":"src\/hotspot\/cpu\/arm\/c1_LIR_arm.cpp","additions":7,"deletions":7,"binary":false,"changes":14,"status":"modified"},{"patch":"@@ -188,2 +188,2 @@\n-LIR_Opr FrameMap::_caller_save_cpu_regs[] = { LIR_Opr(), };\n-LIR_Opr FrameMap::_caller_save_fpu_regs[] = { LIR_Opr(), };\n+LIR_Opr FrameMap::_caller_save_cpu_regs[] = {};\n+LIR_Opr FrameMap::_caller_save_fpu_regs[] = {};\n","filename":"src\/hotspot\/cpu\/ppc\/c1_FrameMap_ppc.cpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -30,1 +30,1 @@\n-FloatRegister LIR_Opr::as_float_reg() const {\n+FloatRegister LIR_OprDesc::as_float_reg() const {\n@@ -34,1 +34,1 @@\n-FloatRegister LIR_Opr::as_double_reg() const {\n+FloatRegister LIR_OprDesc::as_double_reg() const {\n@@ -41,5 +41,5 @@\n-  return (LIR_Opr)(intptr_t)((reg1 << LIR_Opr::reg1_shift) |\n-                             (reg1 << LIR_Opr::reg2_shift) |\n-                             LIR_Opr::double_type          |\n-                             LIR_Opr::fpu_register         |\n-                             LIR_Opr::double_size);\n+  return (LIR_Opr)(intptr_t)((reg1 << LIR_OprDesc::reg1_shift) |\n+                             (reg1 << LIR_OprDesc::reg2_shift) |\n+                             LIR_OprDesc::double_type          |\n+                             LIR_OprDesc::fpu_register         |\n+                             LIR_OprDesc::double_size);\n","filename":"src\/hotspot\/cpu\/ppc\/c1_LIR_ppc.cpp","additions":7,"deletions":7,"binary":false,"changes":14,"status":"modified"},{"patch":"@@ -141,2 +141,2 @@\n-LIR_Opr FrameMap::_caller_save_cpu_regs[] = { LIR_Opr(), };\n-LIR_Opr FrameMap::_caller_save_fpu_regs[] = { LIR_Opr(), };\n+LIR_Opr FrameMap::_caller_save_cpu_regs[] = {};\n+LIR_Opr FrameMap::_caller_save_fpu_regs[] = {};\n","filename":"src\/hotspot\/cpu\/s390\/c1_FrameMap_s390.cpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -32,1 +32,1 @@\n-FloatRegister LIR_Opr::as_float_reg() const {\n+FloatRegister LIR_OprDesc::as_float_reg() const {\n@@ -36,1 +36,1 @@\n-FloatRegister LIR_Opr::as_double_reg() const {\n+FloatRegister LIR_OprDesc::as_double_reg() const {\n@@ -43,5 +43,5 @@\n-  return (LIR_Opr)(intptr_t)((reg1 << LIR_Opr::reg1_shift) |\n-                             (reg1 << LIR_Opr::reg2_shift) |\n-                             LIR_Opr::double_type          |\n-                             LIR_Opr::fpu_register         |\n-                             LIR_Opr::double_size);\n+  return (LIR_Opr)(intptr_t)((reg1 << LIR_OprDesc::reg1_shift) |\n+                             (reg1 << LIR_OprDesc::reg2_shift) |\n+                             LIR_OprDesc::double_type          |\n+                             LIR_OprDesc::fpu_register         |\n+                             LIR_OprDesc::double_size);\n","filename":"src\/hotspot\/cpu\/s390\/c1_LIR_s390.cpp","additions":7,"deletions":7,"binary":false,"changes":14,"status":"modified"},{"patch":"@@ -145,3 +145,3 @@\n-LIR_Opr FrameMap::_caller_save_cpu_regs[] = { LIR_Opr(), };\n-LIR_Opr FrameMap::_caller_save_fpu_regs[] = { LIR_Opr(), };\n-LIR_Opr FrameMap::_caller_save_xmm_regs[] = { LIR_Opr(), };\n+LIR_Opr FrameMap::_caller_save_cpu_regs[] = {};\n+LIR_Opr FrameMap::_caller_save_fpu_regs[] = {};\n+LIR_Opr FrameMap::_caller_save_xmm_regs[] = {};\n","filename":"src\/hotspot\/cpu\/x86\/c1_FrameMap_x86.cpp","additions":3,"deletions":3,"binary":false,"changes":6,"status":"modified"},{"patch":"@@ -31,1 +31,1 @@\n-FloatRegister LIR_Opr::as_float_reg() const {\n+FloatRegister LIR_OprDesc::as_float_reg() const {\n@@ -36,1 +36,1 @@\n-FloatRegister LIR_Opr::as_double_reg() const {\n+FloatRegister LIR_OprDesc::as_double_reg() const {\n@@ -41,1 +41,1 @@\n-XMMRegister LIR_Opr::as_xmm_float_reg() const {\n+XMMRegister LIR_OprDesc::as_xmm_float_reg() const {\n@@ -45,1 +45,1 @@\n-XMMRegister LIR_Opr::as_xmm_double_reg() const {\n+XMMRegister LIR_OprDesc::as_xmm_double_reg() const {\n@@ -53,5 +53,5 @@\n-  return (LIR_Opr)(intptr_t)((reg1 << LIR_Opr::reg1_shift) |\n-                             (reg1 << LIR_Opr::reg2_shift) |\n-                             LIR_Opr::double_type          |\n-                             LIR_Opr::fpu_register         |\n-                             LIR_Opr::double_size);\n+  return (LIR_Opr)(intptr_t)((reg1 << LIR_OprDesc::reg1_shift) |\n+                             (reg1 << LIR_OprDesc::reg2_shift) |\n+                             LIR_OprDesc::double_type          |\n+                             LIR_OprDesc::fpu_register         |\n+                             LIR_OprDesc::double_size);\n","filename":"src\/hotspot\/cpu\/x86\/c1_LIR_x86.cpp","additions":9,"deletions":9,"binary":false,"changes":18,"status":"modified"},{"patch":"@@ -36,1 +36,1 @@\n-Register LIR_Opr::as_register() const {\n+Register LIR_OprDesc::as_register() const {\n@@ -40,1 +40,1 @@\n-Register LIR_Opr::as_register_lo() const {\n+Register LIR_OprDesc::as_register_lo() const {\n@@ -44,1 +44,1 @@\n-Register LIR_Opr::as_register_hi() const {\n+Register LIR_OprDesc::as_register_hi() const {\n@@ -49,0 +49,1 @@\n+LIR_Opr LIR_OprFact::nullOpr = LIR_Opr();\n@@ -95,1 +96,1 @@\n-char LIR_Opr::type_char(BasicType t) {\n+char LIR_OprDesc::type_char(BasicType t) {\n@@ -123,1 +124,1 @@\n-void LIR_Opr::validate_type() const {\n+void LIR_OprDesc::validate_type() const {\n@@ -175,1 +176,1 @@\n-bool LIR_Opr::is_oop() const {\n+bool LIR_OprDesc::is_oop() const {\n@@ -1375,1 +1376,1 @@\n-  \/\/ guarantee(sizeof(LIR_Opr) == wordSize, \"may not have a v-table\");\n+  \/\/ guarantee(sizeof(LIR_OprDesc) == wordSize, \"may not have a v-table\");\n@@ -1450,2 +1451,2 @@\n-\/\/ LIR_Opr\n-void LIR_Opr::print() const {\n+\/\/ LIR_OprDesc\n+void LIR_OprDesc::print() const {\n@@ -1455,1 +1456,1 @@\n-void LIR_Opr::print(outputStream* out) const {\n+void LIR_OprDesc::print(outputStream* out) const {\n","filename":"src\/hotspot\/share\/c1\/c1_LIR.cpp","additions":11,"deletions":10,"binary":false,"changes":21,"status":"modified"},{"patch":"@@ -306,0 +306,1 @@\n+  static inline LIR_Opr nullOpr();\n@@ -443,1 +444,1 @@\n-  LIR_OprPtr* pointer()  const                   { assert(is_pointer(), \"type check\");      return (LIR_OprPtr*)_value; }\n+  LIR_OprPtr* pointer() const { assert(is_pointer(), \"type check\"); return (LIR_OprPtr*)_value; }\n@@ -480,1 +481,10 @@\n-inline LIR_Opr::OprType as_OprType(BasicType type) {\n+\/\/ TODO: Remove this hack.\n+\/\/ UGLY HACK: add a type alias. `LIR_Opr` is not actually equivalent to the\n+\/\/ previous `LIR_OprDesc` (`LIR_Opr` is like more similar to previous\n+\/\/ `LIR_OprDesc*`). The only purpose of this typedef is so that the various\n+\/\/ `LIR_OprDesc::enum_value` scattered everywhere don't need to be\n+\/\/ modified. This should be removed, and a textual replacement of\n+\/\/ `LIR_OprDesc::` to `LIR_Opr::` done throughout the code.\n+typedef LIR_Opr LIR_OprDesc;\n+\n+inline LIR_OprDesc::OprType as_OprType(BasicType type) {\n@@ -482,4 +492,4 @@\n-  case T_INT:      return LIR_Opr::int_type;\n-  case T_LONG:     return LIR_Opr::long_type;\n-  case T_FLOAT:    return LIR_Opr::float_type;\n-  case T_DOUBLE:   return LIR_Opr::double_type;\n+  case T_INT:      return LIR_OprDesc::int_type;\n+  case T_LONG:     return LIR_OprDesc::long_type;\n+  case T_FLOAT:    return LIR_OprDesc::float_type;\n+  case T_DOUBLE:   return LIR_OprDesc::double_type;\n@@ -487,3 +497,3 @@\n-  case T_ARRAY:    return LIR_Opr::object_type;\n-  case T_ADDRESS:  return LIR_Opr::address_type;\n-  case T_METADATA: return LIR_Opr::metadata_type;\n+  case T_ARRAY:    return LIR_OprDesc::object_type;\n+  case T_ADDRESS:  return LIR_OprDesc::address_type;\n+  case T_METADATA: return LIR_OprDesc::metadata_type;\n@@ -491,1 +501,1 @@\n-  default: ShouldNotReachHere(); return LIR_Opr::unknown_type;\n+  default: ShouldNotReachHere(); return LIR_OprDesc::unknown_type;\n@@ -495,1 +505,1 @@\n-inline BasicType as_BasicType(LIR_Opr::OprType t) {\n+inline BasicType as_BasicType(LIR_OprDesc::OprType t) {\n@@ -497,8 +507,8 @@\n-  case LIR_Opr::int_type:     return T_INT;\n-  case LIR_Opr::long_type:    return T_LONG;\n-  case LIR_Opr::float_type:   return T_FLOAT;\n-  case LIR_Opr::double_type:  return T_DOUBLE;\n-  case LIR_Opr::object_type:  return T_OBJECT;\n-  case LIR_Opr::address_type: return T_ADDRESS;\n-  case LIR_Opr::metadata_type:return T_METADATA;\n-  case LIR_Opr::unknown_type: \/\/ fall through\n+  case LIR_OprDesc::int_type:     return T_INT;\n+  case LIR_OprDesc::long_type:    return T_LONG;\n+  case LIR_OprDesc::float_type:   return T_FLOAT;\n+  case LIR_OprDesc::double_type:  return T_DOUBLE;\n+  case LIR_OprDesc::object_type:  return T_OBJECT;\n+  case LIR_OprDesc::address_type: return T_ADDRESS;\n+  case LIR_OprDesc::metadata_type:return T_METADATA;\n+  case LIR_OprDesc::unknown_type: \/\/ fall through\n@@ -542,1 +552,1 @@\n-     , _index(LIR_Opr::illegalOpr())\n+     , _index(LIR_OprDesc::illegalOpr())\n@@ -549,1 +559,1 @@\n-     , _index(LIR_Opr::illegalOpr())\n+     , _index(LIR_OprDesc::illegalOpr())\n@@ -590,0 +600,1 @@\n+  static LIR_Opr nullOpr;\n@@ -592,4 +603,4 @@\n-    return (LIR_Opr)(intptr_t)((reg  << LIR_Opr::reg1_shift) |\n-                               LIR_Opr::int_type             |\n-                               LIR_Opr::cpu_register         |\n-                               LIR_Opr::single_size);\n+    return (LIR_Opr)(intptr_t)((reg  << LIR_OprDesc::reg1_shift) |\n+                               LIR_OprDesc::int_type             |\n+                               LIR_OprDesc::cpu_register         |\n+                               LIR_OprDesc::single_size);\n@@ -598,4 +609,4 @@\n-    return (LIR_Opr)(intptr_t)((reg  << LIR_Opr::reg1_shift) |\n-                               LIR_Opr::object_type          |\n-                               LIR_Opr::cpu_register         |\n-                               LIR_Opr::single_size);\n+    return (LIR_Opr)(intptr_t)((reg  << LIR_OprDesc::reg1_shift) |\n+                               LIR_OprDesc::object_type          |\n+                               LIR_OprDesc::cpu_register         |\n+                               LIR_OprDesc::single_size);\n@@ -604,4 +615,4 @@\n-    return (LIR_Opr)(intptr_t)((reg  << LIR_Opr::reg1_shift) |\n-                               LIR_Opr::address_type         |\n-                               LIR_Opr::cpu_register         |\n-                               LIR_Opr::single_size);\n+    return (LIR_Opr)(intptr_t)((reg  << LIR_OprDesc::reg1_shift) |\n+                               LIR_OprDesc::address_type         |\n+                               LIR_OprDesc::cpu_register         |\n+                               LIR_OprDesc::single_size);\n@@ -610,4 +621,4 @@\n-    return (LIR_Opr)(intptr_t)((reg  << LIR_Opr::reg1_shift) |\n-                               LIR_Opr::metadata_type        |\n-                               LIR_Opr::cpu_register         |\n-                               LIR_Opr::single_size);\n+    return (LIR_Opr)(intptr_t)((reg  << LIR_OprDesc::reg1_shift) |\n+                               LIR_OprDesc::metadata_type        |\n+                               LIR_OprDesc::cpu_register         |\n+                               LIR_OprDesc::single_size);\n@@ -617,5 +628,5 @@\n-    return (LIR_Opr)(intptr_t)((reg1 << LIR_Opr::reg1_shift) |\n-                               (reg2 << LIR_Opr::reg2_shift) |\n-                               LIR_Opr::long_type            |\n-                               LIR_Opr::cpu_register         |\n-                               LIR_Opr::double_size);\n+    return (LIR_Opr)(intptr_t)((reg1 << LIR_OprDesc::reg1_shift) |\n+                               (reg2 << LIR_OprDesc::reg2_shift) |\n+                               LIR_OprDesc::long_type            |\n+                               LIR_OprDesc::cpu_register         |\n+                               LIR_OprDesc::double_size);\n@@ -625,4 +636,4 @@\n-    return (LIR_Opr)(intptr_t)((reg  << LIR_Opr::reg1_shift) |\n-                               LIR_Opr::float_type           |\n-                               LIR_Opr::fpu_register         |\n-                               LIR_Opr::single_size);\n+    return (LIR_Opr)(intptr_t)((reg  << LIR_OprDesc::reg1_shift) |\n+                               LIR_OprDesc::float_type           |\n+                               LIR_OprDesc::fpu_register         |\n+                               LIR_OprDesc::single_size);\n@@ -636,4 +647,4 @@\n-    return (LIR_Opr)(intptr_t)((reg  << LIR_Opr::reg1_shift) |\n-                               LIR_Opr::float_type           |\n-                               LIR_Opr::cpu_register         |\n-                               LIR_Opr::single_size);\n+    return (LIR_Opr)(intptr_t)((reg  << LIR_OprDesc::reg1_shift) |\n+                               LIR_OprDesc::float_type           |\n+                               LIR_OprDesc::cpu_register         |\n+                               LIR_OprDesc::single_size);\n@@ -642,5 +653,5 @@\n-    return (LIR_Opr)(intptr_t)((reg1 << LIR_Opr::reg1_shift) |\n-                               (reg2 << LIR_Opr::reg2_shift) |\n-                               LIR_Opr::double_type          |\n-                               LIR_Opr::cpu_register         |\n-                               LIR_Opr::double_size);\n+    return (LIR_Opr)(intptr_t)((reg1 << LIR_OprDesc::reg1_shift) |\n+                               (reg2 << LIR_OprDesc::reg2_shift) |\n+                               LIR_OprDesc::double_type          |\n+                               LIR_OprDesc::cpu_register         |\n+                               LIR_OprDesc::double_size);\n@@ -652,5 +663,5 @@\n-    return (LIR_Opr)(intptr_t)((reg << LIR_Opr::reg1_shift) |\n-                               LIR_Opr::float_type          |\n-                               LIR_Opr::fpu_register        |\n-                               LIR_Opr::single_size         |\n-                               LIR_Opr::is_xmm_mask);\n+    return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |\n+                               LIR_OprDesc::float_type          |\n+                               LIR_OprDesc::fpu_register        |\n+                               LIR_OprDesc::single_size         |\n+                               LIR_OprDesc::is_xmm_mask);\n@@ -659,6 +670,6 @@\n-    return (LIR_Opr)(intptr_t)((reg << LIR_Opr::reg1_shift) |\n-                               (reg << LIR_Opr::reg2_shift) |\n-                               LIR_Opr::double_type         |\n-                               LIR_Opr::fpu_register        |\n-                               LIR_Opr::double_size         |\n-                               LIR_Opr::is_xmm_mask);\n+    return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |\n+                               (reg << LIR_OprDesc::reg2_shift) |\n+                               LIR_OprDesc::double_type         |\n+                               LIR_OprDesc::fpu_register        |\n+                               LIR_OprDesc::double_size         |\n+                               LIR_OprDesc::is_xmm_mask);\n@@ -669,1 +680,1 @@\n-    if (index > LIR_Opr::vreg_max) {\n+    if (index > LIR_OprDesc::vreg_max) {\n@@ -678,5 +689,5 @@\n-        res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift)  |\n-                                            LIR_Opr::object_type  |\n-                                            LIR_Opr::cpu_register |\n-                                            LIR_Opr::single_size  |\n-                                            LIR_Opr::virtual_mask);\n+        res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift)  |\n+                                            LIR_OprDesc::object_type  |\n+                                            LIR_OprDesc::cpu_register |\n+                                            LIR_OprDesc::single_size  |\n+                                            LIR_OprDesc::virtual_mask);\n@@ -686,5 +697,5 @@\n-        res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift)  |\n-                                            LIR_Opr::metadata_type|\n-                                            LIR_Opr::cpu_register |\n-                                            LIR_Opr::single_size  |\n-                                            LIR_Opr::virtual_mask);\n+        res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift)  |\n+                                            LIR_OprDesc::metadata_type|\n+                                            LIR_OprDesc::cpu_register |\n+                                            LIR_OprDesc::single_size  |\n+                                            LIR_OprDesc::virtual_mask);\n@@ -694,5 +705,5 @@\n-        res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift) |\n-                                  LIR_Opr::int_type              |\n-                                  LIR_Opr::cpu_register          |\n-                                  LIR_Opr::single_size           |\n-                                  LIR_Opr::virtual_mask);\n+        res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |\n+                                  LIR_OprDesc::int_type              |\n+                                  LIR_OprDesc::cpu_register          |\n+                                  LIR_OprDesc::single_size           |\n+                                  LIR_OprDesc::virtual_mask);\n@@ -702,5 +713,5 @@\n-        res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift) |\n-                                  LIR_Opr::address_type          |\n-                                  LIR_Opr::cpu_register          |\n-                                  LIR_Opr::single_size           |\n-                                  LIR_Opr::virtual_mask);\n+        res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |\n+                                  LIR_OprDesc::address_type          |\n+                                  LIR_OprDesc::cpu_register          |\n+                                  LIR_OprDesc::single_size           |\n+                                  LIR_OprDesc::virtual_mask);\n@@ -710,5 +721,5 @@\n-        res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift) |\n-                                  LIR_Opr::long_type             |\n-                                  LIR_Opr::cpu_register          |\n-                                  LIR_Opr::double_size           |\n-                                  LIR_Opr::virtual_mask);\n+        res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |\n+                                  LIR_OprDesc::long_type             |\n+                                  LIR_OprDesc::cpu_register          |\n+                                  LIR_OprDesc::double_size           |\n+                                  LIR_OprDesc::virtual_mask);\n@@ -719,5 +730,5 @@\n-        res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift) |\n-                                  LIR_Opr::float_type  |\n-                                  LIR_Opr::cpu_register |\n-                                  LIR_Opr::single_size |\n-                                  LIR_Opr::virtual_mask);\n+        res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |\n+                                  LIR_OprDesc::float_type  |\n+                                  LIR_OprDesc::cpu_register |\n+                                  LIR_OprDesc::single_size |\n+                                  LIR_OprDesc::virtual_mask);\n@@ -726,5 +737,5 @@\n-        res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift) |\n-                                  LIR_Opr::double_type |\n-                                  LIR_Opr::cpu_register |\n-                                  LIR_Opr::double_size |\n-                                  LIR_Opr::virtual_mask);\n+        res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |\n+                                  LIR_OprDesc::double_type |\n+                                  LIR_OprDesc::cpu_register |\n+                                  LIR_OprDesc::double_size |\n+                                  LIR_OprDesc::virtual_mask);\n@@ -734,5 +745,5 @@\n-        res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift) |\n-                                  LIR_Opr::float_type           |\n-                                  LIR_Opr::fpu_register         |\n-                                  LIR_Opr::single_size          |\n-                                  LIR_Opr::virtual_mask);\n+        res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |\n+                                  LIR_OprDesc::float_type           |\n+                                  LIR_OprDesc::fpu_register         |\n+                                  LIR_OprDesc::single_size          |\n+                                  LIR_OprDesc::virtual_mask);\n@@ -742,5 +753,5 @@\n-        T_DOUBLE: res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift) |\n-                                            LIR_Opr::double_type           |\n-                                            LIR_Opr::fpu_register          |\n-                                            LIR_Opr::double_size           |\n-                                            LIR_Opr::virtual_mask);\n+        T_DOUBLE: res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |\n+                                            LIR_OprDesc::double_type           |\n+                                            LIR_OprDesc::fpu_register          |\n+                                            LIR_OprDesc::double_size           |\n+                                            LIR_OprDesc::virtual_mask);\n@@ -755,2 +766,2 @@\n-    assert(index >= LIR_Opr::vreg_base, \"must start at vreg_base\");\n-    assert(index <= (max_jint >> LIR_Opr::data_shift), \"index is too big\");\n+    assert(index >= LIR_OprDesc::vreg_base, \"must start at vreg_base\");\n+    assert(index <= (max_jint >> LIR_OprDesc::data_shift), \"index is too big\");\n@@ -759,1 +770,1 @@\n-    LIR_Opr::OprType t = as_OprType(type);\n+    LIR_OprDesc::OprType t = as_OprType(type);\n@@ -761,1 +772,1 @@\n-    LIR_Opr old_res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift) |\n+    LIR_Opr old_res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |\n@@ -763,2 +774,2 @@\n-                               LIR_Opr::cpu_register |\n-                               LIR_Opr::size_for(type) | LIR_Opr::virtual_mask);\n+                               LIR_OprDesc::cpu_register |\n+                               LIR_OprDesc::size_for(type) | LIR_OprDesc::virtual_mask);\n@@ -766,3 +777,3 @@\n-    LIR_Opr old_res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift) | t |\n-                                          ((type == T_FLOAT || type == T_DOUBLE) ?  LIR_Opr::fpu_register : LIR_Opr::cpu_register) |\n-                               LIR_Opr::size_for(type) | LIR_Opr::virtual_mask);\n+    LIR_Opr old_res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | t |\n+                                          ((type == T_FLOAT || type == T_DOUBLE) ?  LIR_OprDesc::fpu_register : LIR_OprDesc::cpu_register) |\n+                               LIR_OprDesc::size_for(type) | LIR_OprDesc::virtual_mask);\n@@ -784,4 +795,4 @@\n-        res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift) |\n-                                  LIR_Opr::object_type           |\n-                                  LIR_Opr::stack_value           |\n-                                  LIR_Opr::single_size);\n+        res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |\n+                                  LIR_OprDesc::object_type           |\n+                                  LIR_OprDesc::stack_value           |\n+                                  LIR_OprDesc::single_size);\n@@ -791,4 +802,4 @@\n-        res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift) |\n-                                  LIR_Opr::metadata_type         |\n-                                  LIR_Opr::stack_value           |\n-                                  LIR_Opr::single_size);\n+        res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |\n+                                  LIR_OprDesc::metadata_type         |\n+                                  LIR_OprDesc::stack_value           |\n+                                  LIR_OprDesc::single_size);\n@@ -797,4 +808,4 @@\n-        res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift) |\n-                                  LIR_Opr::int_type              |\n-                                  LIR_Opr::stack_value           |\n-                                  LIR_Opr::single_size);\n+        res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |\n+                                  LIR_OprDesc::int_type              |\n+                                  LIR_OprDesc::stack_value           |\n+                                  LIR_OprDesc::single_size);\n@@ -804,4 +815,4 @@\n-        res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift) |\n-                                  LIR_Opr::address_type          |\n-                                  LIR_Opr::stack_value           |\n-                                  LIR_Opr::single_size);\n+        res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |\n+                                  LIR_OprDesc::address_type          |\n+                                  LIR_OprDesc::stack_value           |\n+                                  LIR_OprDesc::single_size);\n@@ -811,4 +822,4 @@\n-        res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift) |\n-                                  LIR_Opr::long_type             |\n-                                  LIR_Opr::stack_value           |\n-                                  LIR_Opr::double_size);\n+        res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |\n+                                  LIR_OprDesc::long_type             |\n+                                  LIR_OprDesc::stack_value           |\n+                                  LIR_OprDesc::double_size);\n@@ -818,4 +829,4 @@\n-        res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift) |\n-                                  LIR_Opr::float_type            |\n-                                  LIR_Opr::stack_value           |\n-                                  LIR_Opr::single_size);\n+        res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |\n+                                  LIR_OprDesc::float_type            |\n+                                  LIR_OprDesc::stack_value           |\n+                                  LIR_OprDesc::single_size);\n@@ -824,4 +835,4 @@\n-        res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift) |\n-                                  LIR_Opr::double_type           |\n-                                  LIR_Opr::stack_value           |\n-                                  LIR_Opr::double_size);\n+        res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |\n+                                  LIR_OprDesc::double_type           |\n+                                  LIR_OprDesc::stack_value           |\n+                                  LIR_OprDesc::double_size);\n@@ -835,1 +846,1 @@\n-    assert(index <= (max_jint >> LIR_Opr::data_shift), \"index is too big\");\n+    assert(index <= (max_jint >> LIR_OprDesc::data_shift), \"index is too big\");\n@@ -837,2 +848,2 @@\n-    LIR_Opr old_res = (LIR_Opr)(intptr_t)((index << LIR_Opr::data_shift) |\n-                                          LIR_Opr::stack_value           |\n+    LIR_Opr old_res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |\n+                                          LIR_OprDesc::stack_value           |\n@@ -840,1 +851,1 @@\n-                                          LIR_Opr::size_for(type));\n+                                          LIR_OprDesc::size_for(type));\n@@ -2466,1 +2477,3 @@\n-inline LIR_Opr LIR_Opr::illegalOpr()   { return LIR_OprFact::illegalOpr; };\n+inline LIR_Opr LIR_OprDesc::illegalOpr()   { return LIR_OprFact::illegalOpr; };\n+\n+inline LIR_Opr LIR_OprDesc::nullOpr()   { return LIR_OprFact::nullOpr; };\n","filename":"src\/hotspot\/share\/c1\/c1_LIR.hpp","additions":167,"deletions":154,"binary":false,"changes":321,"status":"modified"},{"patch":"@@ -1022,1 +1022,1 @@\n-  if (vreg_num + 20 >= LIR_Opr::vreg_max) {\n+  if (vreg_num + 20 >= LIR_OprDesc::vreg_max) {\n@@ -1024,1 +1024,1 @@\n-    if (vreg_num + 2 >= LIR_Opr::vreg_max) {\n+    if (vreg_num + 2 >= LIR_OprDesc::vreg_max) {\n@@ -1026,2 +1026,2 @@\n-      _virtual_register_number = LIR_Opr::vreg_base;\n-      vreg_num = LIR_Opr::vreg_base;\n+      _virtual_register_number = LIR_OprDesc::vreg_base;\n+      vreg_num = LIR_OprDesc::vreg_base;\n","filename":"src\/hotspot\/share\/c1\/c1_LIRGenerator.cpp","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"},{"patch":"@@ -505,1 +505,1 @@\n-    , _virtual_register_number(LIR_Opr::vreg_base)\n+    , _virtual_register_number(LIR_OprDesc::vreg_base)\n","filename":"src\/hotspot\/share\/c1\/c1_LIRGenerator.hpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -176,1 +176,1 @@\n-  return i->reg_num() >= LIR_Opr::vreg_base;\n+  return i->reg_num() >= LIR_OprDesc::vreg_base;\n@@ -185,1 +185,1 @@\n-  return i->reg_num() >= LIR_Opr::vreg_base;\n+  return i->reg_num() >= LIR_OprDesc::vreg_base;\n@@ -187,1 +187,1 @@\n-  return i->reg_num() >= LIR_Opr::vreg_base && (i->type() != T_FLOAT && i->type() != T_DOUBLE);\n+  return i->reg_num() >= LIR_OprDesc::vreg_base && (i->type() != T_FLOAT && i->type() != T_DOUBLE);\n@@ -199,1 +199,1 @@\n-  return i->reg_num() >= LIR_Opr::vreg_base && (i->type() == T_FLOAT || i->type() == T_DOUBLE);\n+  return i->reg_num() >= LIR_OprDesc::vreg_base && (i->type() == T_FLOAT || i->type() == T_DOUBLE);\n@@ -277,1 +277,1 @@\n-  if (reg_num < LIR_Opr::vreg_base) {\n+  if (reg_num < LIR_OprDesc::vreg_base) {\n@@ -822,1 +822,1 @@\n-    for (int j = 0; j < LIR_Opr::vreg_base; j++) {\n+    for (int j = 0; j < LIR_OprDesc::vreg_base; j++) {\n@@ -1336,1 +1336,1 @@\n-      assert(number >= LIR_Opr::vreg_base, \"fixed intervals must not be live on block bounds\");\n+      assert(number >= LIR_OprDesc::vreg_base, \"fixed intervals must not be live on block bounds\");\n@@ -1709,1 +1709,1 @@\n-  result = new Interval(LIR_Opr::vreg_base);\n+  result = new Interval(LIR_OprDesc::vreg_base);\n@@ -2438,1 +2438,1 @@\n-    assert(interval->reg_num() >= LIR_Opr::vreg_base, \"fixed interval found\");\n+    assert(interval->reg_num() >= LIR_OprDesc::vreg_base, \"fixed interval found\");\n@@ -3221,1 +3221,1 @@\n-  } else if (reg_num >= LIR_Opr::vreg_base) {\n+  } else if (reg_num >= LIR_OprDesc::vreg_base) {\n@@ -3301,1 +3301,1 @@\n-    if (i1->reg_num() >= LIR_Opr::vreg_base && i1->type() == T_ILLEGAL) {\n+    if (i1->reg_num() >= LIR_OprDesc::vreg_base && i1->type() == T_ILLEGAL) {\n@@ -3972,1 +3972,1 @@\n-  if (reg_num + 20 >= LIR_Opr::vreg_max) {\n+  if (reg_num + 20 >= LIR_OprDesc::vreg_max) {\n@@ -3974,1 +3974,1 @@\n-    if (reg_num + 2 >= LIR_Opr::vreg_max) {\n+    if (reg_num + 2 >= LIR_OprDesc::vreg_max) {\n@@ -3976,1 +3976,1 @@\n-      reg_num = LIR_Opr::vreg_base;\n+      reg_num = LIR_OprDesc::vreg_base;\n@@ -4408,1 +4408,1 @@\n-  if (use_kind != noUse && reg_num() >= LIR_Opr::vreg_base) {\n+  if (use_kind != noUse && reg_num() >= LIR_OprDesc::vreg_base) {\n@@ -4638,1 +4638,1 @@\n-  if (reg_num() < LIR_Opr::vreg_base) {\n+  if (reg_num() < LIR_OprDesc::vreg_base) {\n@@ -4655,1 +4655,1 @@\n-    if (reg_num() < LIR_Opr::vreg_base) {\n+    if (reg_num() < LIR_OprDesc::vreg_base) {\n","filename":"src\/hotspot\/share\/c1\/c1_LinearScan.cpp","additions":17,"deletions":17,"binary":false,"changes":34,"status":"modified"},{"patch":"@@ -550,2 +550,2 @@\n-  BasicType        type() const                  { assert(_reg_num == -1 || _reg_num >= LIR_Opr::vreg_base, \"cannot access type for fixed interval\"); return _type; }\n-  void             set_type(BasicType type)      { assert(_reg_num < LIR_Opr::vreg_base || _type == T_ILLEGAL || _type == type, \"overwriting existing type\"); _type = type; }\n+  BasicType        type() const                  { assert(_reg_num == -1 || _reg_num >= LIR_OprDesc::vreg_base, \"cannot access type for fixed interval\"); return _type; }\n+  void             set_type(BasicType type)      { assert(_reg_num < LIR_OprDesc::vreg_base || _type == T_ILLEGAL || _type == type, \"overwriting existing type\"); _type = type; }\n","filename":"src\/hotspot\/share\/c1\/c1_LinearScan.hpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -155,1 +155,1 @@\n-                            LIR_Opr::illegalOpr());\n+                            LIR_OprDesc::illegalOpr());\n@@ -161,1 +161,1 @@\n-                            LIR_Opr::illegalOpr());\n+                            LIR_OprDesc::illegalOpr());\n","filename":"src\/hotspot\/share\/gc\/g1\/c1\/g1BarrierSetC1.cpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"}]}