# ALU_design_and_test
this repo contain a verilog design for an ALU and testbench using systemVerilog
