var pipelineJSON={"4201539616":{"nodes":[{"name":"Exit", "id":4212897584, "subtype":"exit", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Entry", "id":4212916944, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[{"from":4212916944, "to":4212897584, "details":[{"type":"table", "Width":"16"}]}]}, "4201939824":{"nodes":[{"name":"Loop Orch", "id":4206411008, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":30}]], "type":"inst"}, {"name":"+", "id":4207358816, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":30}]], "type":"inst"}, {"name":"LD", "id":4213027808, "subtype":"load/store", "start":"2.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"4"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":32}]], "type":"inst"}, {"name":"Exit", "id":4215560400, "subtype":"exit", "start":"6.00", "end":"9.00", "details":[{"type":"table", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"320", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":4215951552, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"\'i\'", "id":4216209888, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":30}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4221552464, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":32}]], "type":"inst"}], "links":[{"from":4206411008, "to":4215560400, "details":[{"type":"table", "Width":"1"}]}, {"from":4207358816, "to":4216209888, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}]}, {"from":4213027808, "to":4215560400, "details":[{"type":"table", "Width":"32"}]}, {"from":4215951552, "to":4216209888, "details":[{"type":"table", "Width":"32"}]}, {"from":4215951552, "to":4206411008, "details":[{"type":"table", "Width":"32"}]}, {"from":4215951552, "to":4213027808, "details":[{"type":"table", "Width":"32"}]}, {"from":4215951552, "to":4215560400, "details":[{"type":"table", "Width":"32"}]}, {"from":4215951552, "to":4216209888, "details":[{"type":"table", "Width":"32"}]}, {"from":4216209888, "to":4207358816, "details":[{"type":"table", "Width":"32"}]}, {"from":4216209888, "to":4215560400, "details":[{"type":"table", "Width":"32"}]}, {"from":4216209888, "to":4221552464, "details":[{"type":"table", "Width":"32"}]}, {"from":4221552464, "to":4213027808, "details":[{"type":"table", "Width":"64"}]}, {"from":4221552464, "to":4215560400, "details":[{"type":"table", "Width":"64"}]}]}, "4202619984":{"nodes":[{"name":"Loop Orch", "id":4201988688, "subtype":"pop", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":30}]], "type":"inst"}, {"name":"Entry", "id":4202613024, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":4206180448, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":35}]], "type":"inst"}, {"name":"\'j\'", "id":4206203568, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":33}]], "type":"inst"}, {"name":"Exit", "id":4206406752, "subtype":"exit", "start":"11.00", "end":"14.00", "details":[{"type":"table", "Start Cycle":"11", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"320", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"+", "id":4212393648, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":35}]], "type":"inst"}, {"name":"tmp_local", "id":4213045552, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"tmp_local", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":32}]], "type":"inst"}, {"name":"A_local", "id":4214936144, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"A_local", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":32}]], "type":"inst"}, {"name":"+", "id":4215370736, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":33}]], "type":"inst"}, {"name":"LD", "id":4215428544, "subtype":"load/store", "start":"3.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"4"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":35}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4215475040, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":35}]], "type":"inst"}, {"name":"?", "id":4217313664, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":41}]], "type":"inst"}, {"name":"*", "id":4219729184, "subtype":"default", "start":"7.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"7", "Latency":"3"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":35}]], "type":"inst"}, {"name":"\'t,t\'", "id":4219729536, "subtype":"pop", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'t,t\'", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":32}]], "type":"inst"}, {"name":"LD", "id":4221559920, "subtype":"load/store", "start":"3.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"4"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":35}]], "type":"inst"}, {"name":"y_local", "id":4224335264, "subtype":"pop", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"y_local", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":30}]], "type":"inst"}], "links":[{"from":4201988688, "to":4206406752, "details":[{"type":"table", "Width":"1"}]}, {"from":4201988688, "to":4219729536, "details":[{"type":"table", "Width":"1"}]}, {"from":4201988688, "to":4213045552, "details":[{"type":"table", "Width":"1"}]}, {"from":4201988688, "to":4217313664, "details":[{"type":"table", "Width":"1"}]}, {"from":4201988688, "to":4206203568, "details":[{"type":"table", "Width":"1"}]}, {"from":4201988688, "to":4215428544, "details":[{"type":"table", "Width":"1"}]}, {"from":4201988688, "to":4214936144, "details":[{"type":"table", "Width":"1"}]}, {"from":4201988688, "to":4224335264, "details":[{"type":"table", "Width":"1"}]}, {"from":4201988688, "to":4221559920, "details":[{"type":"table", "Width":"1"}]}, {"from":4202613024, "to":4201988688, "details":[{"type":"table", "Width":"320"}]}, {"from":4202613024, "to":4206203568, "details":[{"type":"table", "Width":"320"}]}, {"from":4202613024, "to":4206406752, "details":[{"type":"table", "Width":"320"}]}, {"from":4202613024, "to":4219729536, "details":[{"type":"table", "Width":"320"}]}, {"from":4202613024, "to":4213045552, "details":[{"type":"table", "Width":"320"}]}, {"from":4202613024, "to":4213045552, "details":[{"type":"table", "Width":"320"}]}, {"from":4202613024, "to":4214936144, "details":[{"type":"table", "Width":"320"}]}, {"from":4202613024, "to":4217313664, "details":[{"type":"table", "Width":"320"}]}, {"from":4202613024, "to":4206203568, "details":[{"type":"table", "Width":"320"}]}, {"from":4202613024, "to":4214936144, "details":[{"type":"table", "Width":"320"}]}, {"from":4202613024, "to":4217313664, "details":[{"type":"table", "Width":"320"}]}, {"from":4202613024, "to":4219729536, "details":[{"type":"table", "Width":"320"}]}, {"from":4202613024, "to":4224335264, "details":[{"type":"table", "Width":"320"}]}, {"from":4202613024, "to":4224335264, "details":[{"type":"table", "Width":"320"}]}, {"from":4206180448, "to":4215428544, "details":[{"type":"table", "Width":"64"}]}, {"from":4206203568, "to":4206180448, "details":[{"type":"table", "Width":"32"}]}, {"from":4206203568, "to":4215370736, "details":[{"type":"table", "Width":"32"}]}, {"from":4206203568, "to":4215475040, "details":[{"type":"table", "Width":"32"}]}, {"from":4212393648, "to":4206406752, "details":[{"type":"table", "Width":"32"}]}, {"from":4212393648, "to":4219729536, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'t,t\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"11", "Latency":"0"}]}, {"from":4213045552, "to":4206406752, "details":[{"type":"table", "Width":"64"}]}, {"from":4213045552, "to":4213045552, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"tmp_local", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"2", "Latency":"0"}]}, {"from":4214936144, "to":4206406752, "details":[{"type":"table", "Width":"64"}]}, {"from":4214936144, "to":4215475040, "details":[{"type":"table", "Width":"64"}]}, {"from":4214936144, "to":4214936144, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"A_local", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"2", "Latency":"0"}]}, {"from":4215370736, "to":4206203568, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'j\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"3", "Latency":"0"}]}, {"from":4215428544, "to":4219729184, "details":[{"type":"table", "Width":"32"}]}, {"from":4215475040, "to":4221559920, "details":[{"type":"table", "Width":"64"}]}, {"from":4217313664, "to":4206406752, "details":[{"type":"table", "Width":"1"}]}, {"from":4217313664, "to":4217313664, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":4219729184, "to":4212393648, "details":[{"type":"table", "Width":"32"}]}, {"from":4219729536, "to":4212393648, "details":[{"type":"table", "Width":"32"}]}, {"from":4221559920, "to":4219729184, "details":[{"type":"table", "Width":"32"}]}, {"from":4224335264, "to":4206406752, "details":[{"type":"table", "Width":"1"}]}, {"from":4224335264, "to":4224335264, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"y_local", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"11", "Latency":"0"}]}]}, "4203819984":{"nodes":[{"name":"?", "id":4202709104, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":30}]], "type":"inst"}, {"name":"tmp_local", "id":4202786000, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"tmp_local", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":32}]], "type":"inst"}, {"name":"+", "id":4202806208, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4203075456, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"Loop Orch", "id":4203319168, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":37}]], "type":"inst"}, {"name":"?", "id":4203319520, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":41}]], "type":"inst"}, {"name":"+", "id":4203847296, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"ST", "id":4203847648, "subtype":"load/store", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"*", "id":4203987008, "subtype":"default", "start":"7.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"7", "Latency":"3"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"y_local", "id":4204300464, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"y_local", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":30}]], "type":"inst"}, {"name":"LD", "id":4204404976, "subtype":"load/store", "start":"3.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"4"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"?", "id":4206427456, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":35}]], "type":"inst"}, {"name":"Entry", "id":4206441024, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":4209705088, "subtype":"exit", "start":"12.00", "end":"15.00", "details":[{"type":"table", "Start Cycle":"12", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"LD", "id":4212903680, "subtype":"load/store", "start":"7.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"7", "Latency":"4"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"\'j\'", "id":4212925296, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4215586176, "subtype":"default", "start":"3.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"4"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"A_local", "id":4215650464, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"A_local", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":32}]], "type":"inst"}], "links":[{"from":4202709104, "to":4202709104, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"4", "Latency":"0"}]}, {"from":4202709104, "to":4209705088, "details":[{"type":"table", "Width":"1"}]}, {"from":4202786000, "to":4202786000, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"tmp_local", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"2", "Latency":"0"}]}, {"from":4202786000, "to":4209705088, "details":[{"type":"table", "Width":"64"}]}, {"from":4202806208, "to":4212925296, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'j\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"3", "Latency":"0"}]}, {"from":4203075456, "to":4204404976, "details":[{"type":"table", "Width":"64"}]}, {"from":4203319168, "to":4212925296, "details":[{"type":"table", "Width":"1"}]}, {"from":4203319168, "to":4202709104, "details":[{"type":"table", "Width":"1"}]}, {"from":4203319168, "to":4203847648, "details":[{"type":"table", "Width":"1"}]}, {"from":4203319168, "to":4204300464, "details":[{"type":"table", "Width":"1"}]}, {"from":4203319168, "to":4206427456, "details":[{"type":"table", "Width":"1"}]}, {"from":4203319168, "to":4203319520, "details":[{"type":"table", "Width":"1"}]}, {"from":4203319168, "to":4202786000, "details":[{"type":"table", "Width":"1"}]}, {"from":4203319168, "to":4204404976, "details":[{"type":"table", "Width":"1"}]}, {"from":4203319168, "to":4209705088, "details":[{"type":"table", "Width":"1"}]}, {"from":4203319168, "to":4215650464, "details":[{"type":"table", "Width":"1"}]}, {"from":4203319168, "to":4212903680, "details":[{"type":"table", "Width":"1"}]}, {"from":4203319520, "to":4203319520, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":4203847296, "to":4203847648, "details":[{"type":"table", "Width":"32"}]}, {"from":4203847648, "to":4209705088, "details":[{"type":"table", "Width":"1"}]}, {"from":4203987008, "to":4203847296, "details":[{"type":"table", "Width":"32"}]}, {"from":4204300464, "to":4204300464, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"y_local", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"4", "Latency":"0"}]}, {"from":4204300464, "to":4209705088, "details":[{"type":"table", "Width":"1"}]}, {"from":4204404976, "to":4203987008, "details":[{"type":"table", "Width":"32"}]}, {"from":4206427456, "to":4206427456, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"3", "Latency":"0"}]}, {"from":4206427456, "to":4203987008, "details":[{"type":"table", "Width":"32"}]}, {"from":4206427456, "to":4209705088, "details":[{"type":"table", "Width":"32"}]}, {"from":4206441024, "to":4202709104, "details":[{"type":"table", "Width":"320"}]}, {"from":4206441024, "to":4202786000, "details":[{"type":"table", "Width":"320"}]}, {"from":4206441024, "to":4212925296, "details":[{"type":"table", "Width":"320"}]}, {"from":4206441024, "to":4202709104, "details":[{"type":"table", "Width":"320"}]}, {"from":4206441024, "to":4203319168, "details":[{"type":"table", "Width":"320"}]}, {"from":4206441024, "to":4203319520, "details":[{"type":"table", "Width":"320"}]}, {"from":4206441024, "to":4204300464, "details":[{"type":"table", "Width":"320"}]}, {"from":4206441024, "to":4206427456, "details":[{"type":"table", "Width":"320"}]}, {"from":4206441024, "to":4203319520, "details":[{"type":"table", "Width":"320"}]}, {"from":4206441024, "to":4202786000, "details":[{"type":"table", "Width":"320"}]}, {"from":4206441024, "to":4204300464, "details":[{"type":"table", "Width":"320"}]}, {"from":4206441024, "to":4206427456, "details":[{"type":"table", "Width":"320"}]}, {"from":4206441024, "to":4209705088, "details":[{"type":"table", "Width":"320"}]}, {"from":4206441024, "to":4215650464, "details":[{"type":"table", "Width":"320"}]}, {"from":4206441024, "to":4212903680, "details":[{"type":"table", "Width":"320"}]}, {"from":4206441024, "to":4212925296, "details":[{"type":"table", "Width":"320"}]}, {"from":4206441024, "to":4215650464, "details":[{"type":"table", "Width":"320"}]}, {"from":4212903680, "to":4203847296, "details":[{"type":"table", "Width":"32"}]}, {"from":4212925296, "to":4202806208, "details":[{"type":"table", "Width":"32"}]}, {"from":4212925296, "to":4203075456, "details":[{"type":"table", "Width":"32"}]}, {"from":4212925296, "to":4215586176, "details":[{"type":"table", "Width":"32"}]}, {"from":4215586176, "to":4203847648, "details":[{"type":"table", "Width":"64"}]}, {"from":4215586176, "to":4212903680, "details":[{"type":"table", "Width":"64"}]}, {"from":4215650464, "to":4203075456, "details":[{"type":"table", "Width":"64"}]}, {"from":4215650464, "to":4215650464, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"A_local", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"2", "Latency":"0"}]}]}};
var treeJSON={"nodes":[{"name":"atax", "id":4198188152, "type":"component", "children":[{"name":"atax.B2", "id":4197705152, "type":"bb"}, {"name":"atax.B6", "id":4197705472, "type":"bb"}, {"name":"atax.B7", "id":4197705552, "type":"bb", "children":[{"name":"Cluster 3", "id":4203819984, "type":"cluster"}]}, {"name":"atax.B5", "id":4197705392, "type":"bb", "children":[{"name":"Cluster 2", "id":4202619984, "type":"cluster"}]}, {"name":"atax.B3", "id":4197705232, "type":"bb", "children":[{"name":"Cluster 1", "id":4201939824, "type":"cluster"}]}, {"name":"atax.B4", "id":4197705312, "type":"bb"}, {"name":"atax.B1.start", "id":4198272576, "type":"bb", "children":[{"name":"Cluster 0", "id":4201539616, "type":"cluster"}]}, {"name":"atax.B0.runOnce", "id":4198219872, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"atax", "id":4198188152, "type":"component", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"A_local", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":"13"}]}], "Requested size":"1600 bytes", "Implemented size":"2048 bytes = (512 words per bank) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Additional information":[{"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'A_local\' occupies memory words [0-399] and has 1 array element per memory word.</br>  Memory words [400-511] are unused padding."}], "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"512 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"True dual-port", "Pump configuration":"Single-pumped", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "User defined attributes":"memory, singlepump"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":13}]], "type":"romsys", "children":[{"name":"Bank 0", "id":3, "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"512 words", "Implemented bank size":"2048 bytes = (512 words) x (4 bytes per word)", "Number of active ports":"2", "Number of read ports":"2", "Additional information":[{"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'A_local\' occupies memory words [0-399] and has 1 array element per memory word.</br>  Memory words [400-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":13}]], "type":"bank", "children":[{"name":"Replicate 0", "id":4, "padding":"112", "depth":"512", "details":[{"type":"table", "Implemented size":"2048 bytes = (512 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"2", "Additional information":[{"type":"text", "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"In each private copy:</br>  Variable \'A_local\' occupies memory words [0-399] and has 1 array element per memory word.</br>  Memory words [400-511] are unused padding."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":13}]], "type":"replicate", "children":[{"name":"R", "id":5, "type":"port"}, {"name":"R", "id":6, "type":"port"}]}]}]}, {"name":"x_local", "id":7, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":"14"}]}], "Requested size":"80 bytes", "Implemented size":"128 bytes = (32 words per bank) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"32 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'x_local\' occupies memory words [0-19] and has 1 array element per memory word.</br>  Memory words [20-31] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "User defined attributes":"memory, singlepump"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":14}]], "type":"romsys", "children":[{"name":"Bank 0", "id":8, "details":[{"type":"table", "Memory Usage":"2 MLABs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"1", "Number of read ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'x_local\' occupies memory words [0-19] and has 1 array element per memory word.</br>  Memory words [20-31] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":14}]], "type":"bank", "children":[{"name":"Replicate 0", "id":9, "padding":"12", "depth":"32", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'x_local\' occupies memory words [0-19] and has 1 array element per memory word.</br>  Memory words [20-31] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":14}]], "type":"replicate", "children":[{"name":"R", "id":10, "type":"port"}]}]}]}, {"name":"y_local", "id":11, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":"15"}]}], "Requested size":"80 bytes", "Implemented size":"128 bytes = (32 words per bank) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"32 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'y_local\' occupies memory words [0-19] and has 1 array element per memory word.</br>  Memory words [20-31] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "User defined attributes":"memory, singlepump"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":15}]], "type":"memsys", "children":[{"name":"Bank 0", "id":12, "details":[{"type":"table", "Memory Usage":"2 MLABs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'y_local\' occupies memory words [0-19] and has 1 array element per memory word.</br>  Memory words [20-31] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":15}]], "type":"bank", "children":[{"name":"Replicate 0", "id":13, "padding":"12", "depth":"32", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'y_local\' occupies memory words [0-19] and has 1 array element per memory word.</br>  Memory words [20-31] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":15}]], "type":"replicate", "children":[{"name":"R", "id":14, "type":"port"}, {"name":"W", "id":15, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'y_local\' occupies memory words [0-19] and has 1 array element per memory word.</br>  Memory words [20-31] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"tmp_local", "id":16, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":"16"}]}], "Requested size":"80 bytes", "Implemented size":"128 bytes = (32 words per bank) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"32 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'tmp_local\' occupies memory words [0-19] and has 1 array element per memory word.</br>  Memory words [20-31] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "User defined attributes":"memory, singlepump"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":16}]], "type":"memsys", "children":[{"name":"Bank 0", "id":17, "details":[{"type":"table", "Memory Usage":"2 MLABs", "Bank width":"4 bytes", "Bank depth":"32 words", "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'tmp_local\' occupies memory words [0-19] and has 1 array element per memory word.</br>  Memory words [20-31] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":16}]], "type":"bank", "children":[{"name":"Replicate 0", "id":18, "padding":"12", "depth":"32", "details":[{"type":"table", "Implemented size":"128 bytes = (32 words) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'tmp_local\' occupies memory words [0-19] and has 1 array element per memory word.</br>  Memory words [20-31] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":16}]], "type":"replicate", "children":[{"name":"R", "id":19, "type":"port"}, {"name":"W", "id":20, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'tmp_local\' occupies memory words [0-19] and has 1 array element per memory word.</br>  Memory words [20-31] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}]}, {"name":"Load", "id":4198370392, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"A_local", "Start cycle":"3", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":35}]], "type":"inst"}, {"name":"Load", "id":4198359672, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"A_local", "Start cycle":"3", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"Load", "id":4198387784, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"x_local", "Start cycle":"3", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":35}]], "type":"inst"}, {"name":"Load", "id":4198358296, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"y_local", "Start cycle":"7", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"Store", "id":4198386792, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"y_local", "Start cycle":"11", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"Load", "id":4198364232, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"tmp_local", "Start cycle":"2", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":32}]], "type":"inst"}, {"name":"Store", "id":4198310824, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"tmp_local", "Start cycle":"0", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":41}]], "type":"inst"}]}], "links":[{"from":5, "to":4198370392}, {"from":6, "to":4198359672}, {"from":10, "to":4198387784}, {"from":14, "to":4198358296}, {"from":4198386792, "to":15}, {"from":19, "to":4198364232}, {"from":4198310824, "to":20}]};
var systemJSON={"nodes":[{"name":"atax", "id":4198188152, "type":"component", "children":[{"name":"Stream Write", "id":4198216848, "details":[{"type":"table", "Basic Block":"atax.B2", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":50}]], "type":"inst"}, {"name":"Stream Read", "id":4198315792, "details":[{"type":"table", "Basic Block":"atax.B1.start", "Width":"256 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":11}]], "type":"inst"}]}, {"name":"return.atax", "id":4197704288, "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"1 bit", "Uses Packets":"No", "Uses Ready":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"call.atax", "id":4197727664, "details":[{"type":"table", "Width":"256 bits", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"256 bits", "Uses Packets":"No", "Uses Valid":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}], "links":[{"from":4198216848, "to":4197704288}, {"from":4197727664, "to":4198315792}, {"from":4198315792, "to":4198216848}]};
var blockJSON={"4197705152":{"nodes":[{"name":"WR", "id":4204595456, "start":"0.00", "end":"0.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"return.atax", "Stall-free":"No", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":50}]], "type":"inst"}, {"name":"Feedback", "id":4217005344, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":41}]], "type":"inst"}], "links":[]}, "4197705232":{"nodes":[{"name":"Cluster 1", "id":4201939824, "start":"1.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_ataxs_c0_enter9418_atax1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Logic", "id":4201946608, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":4202320992, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"320", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":4205932960, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"atax.B6, atax.B1.start"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":30}]], "type":"inst"}], "links":[{"from":4201946608, "to":4202320992}, {"from":4205932960, "to":4201946608, "details":[{"type":"table", "Width":"1"}]}, {"from":4205932960, "to":4201946608, "details":[{"type":"table", "Width":"1"}]}, {"from":4205932960, "to":4201946608, "details":[{"type":"table", "Width":"1"}]}]}, "4197705312":{"nodes":[{"name":"Input", "id":4201994080, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"atax.B5"}], "type":"inst"}, {"name":"y_local", "id":4207683984, "start":"0.00", "end":"1.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"y_local", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}], "links":[{"from":4201994080, "to":4207683984, "details":[{"type":"table", "Width":"1"}]}]}, "4197705392":{"nodes":[{"name":"Cluster 2", "id":4202619984, "start":"1.00", "end":"14.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body8_ataxs_c0_enter10419_atax1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"13"}], "type":"cluster", "children":[{"name":"Logic", "id":4202627920, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"10"}], "type":"inst"}, {"name":"Exit", "id":4203452304, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"11", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"320", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":4202075904, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"atax.B5, atax.B3"}], "type":"inst"}], "links":[{"from":4202627920, "to":4203452304}, {"from":4202075904, "to":4202627920, "details":[{"type":"table", "Width":"1"}]}, {"from":4202075904, "to":4202627920, "details":[{"type":"table", "Width":"64"}]}, {"from":4202075904, "to":4202627920, "details":[{"type":"table", "Width":"1"}]}, {"from":4202075904, "to":4202627920, "details":[{"type":"table", "Width":"1"}]}, {"from":4202075904, "to":4202627920, "details":[{"type":"table", "Width":"1"}]}, {"from":4202075904, "to":4202627920, "details":[{"type":"table", "Width":"1"}]}, {"from":4202075904, "to":4202627920, "details":[{"type":"table", "Width":"1"}]}, {"from":4202075904, "to":4202627920, "details":[{"type":"table", "Width":"64"}]}, {"from":4202075904, "to":4202627920, "details":[{"type":"table", "Width":"32"}]}, {"from":4202075904, "to":4202627920, "details":[{"type":"table", "Width":"1"}]}, {"from":4202075904, "to":4202627920, "details":[{"type":"table", "Width":"1"}]}]}, "4197705472":{"nodes":[{"name":"Input", "id":4204171552, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"atax.B7"}], "type":"inst"}, {"name":"Feedback", "id":4207372800, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"y_local", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"ST", "id":4207378688, "start":"0.00", "end":"1.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":41}]], "type":"inst"}], "links":[{"from":4204171552, "to":4207378688, "details":[{"type":"table", "Width":"32"}]}, {"from":4204171552, "to":4207378688, "details":[{"type":"table", "Width":"64"}]}, {"from":4204171552, "to":4207372800, "details":[{"type":"table", "Width":"1"}]}]}, "4197705552":{"nodes":[{"name":"Cluster 3", "id":4203819984, "start":"1.00", "end":"15.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body19_ataxs_c0_enter14020_atax1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"14"}], "type":"cluster", "children":[{"name":"Logic", "id":4203828000, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"11"}], "type":"inst"}, {"name":"Exit", "id":4204686160, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"12", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":4203281456, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"atax.B7, atax.B4"}], "type":"inst"}], "links":[{"from":4203828000, "to":4204686160}, {"from":4203281456, "to":4203828000, "details":[{"type":"table", "Width":"1"}]}, {"from":4203281456, "to":4203828000, "details":[{"type":"table", "Width":"1"}]}, {"from":4203281456, "to":4203828000, "details":[{"type":"table", "Width":"1"}]}, {"from":4203281456, "to":4203828000, "details":[{"type":"table", "Width":"1"}]}, {"from":4203281456, "to":4203828000, "details":[{"type":"table", "Width":"1"}]}, {"from":4203281456, "to":4203828000, "details":[{"type":"table", "Width":"32"}]}, {"from":4203281456, "to":4203828000, "details":[{"type":"table", "Width":"1"}]}, {"from":4203281456, "to":4203828000, "details":[{"type":"table", "Width":"64"}]}, {"from":4203281456, "to":4203828000, "details":[{"type":"table", "Width":"1"}]}, {"from":4203281456, "to":4203828000, "details":[{"type":"table", "Width":"64"}]}, {"from":4203281456, "to":4203828000, "details":[{"type":"table", "Width":"1"}]}]}, "4198219872":{"nodes":[{"name":"?", "id":4200607568, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Feedback", "id":4209171328, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":11}]], "type":"inst"}], "links":[{"from":4209171328, "to":4200607568, "details":[{"type":"table", "Width":"1"}]}]}, "4198272576":{"nodes":[{"name":"Cluster 0", "id":4201539616, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_ataxs_c0_enter17_atax1", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Logic", "id":4201546416, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"0"}], "type":"inst"}]}, {"name":"RD", "id":4215598864, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"256 bits", "Depth":"0", "Stream Name":"call.atax", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":11}]], "type":"inst"}, {"name":"Loop Input", "id":4219782224, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"atax.B2, atax.B0.runOnce"}], "type":"inst"}, {"name":"?", "id":4221563808, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":41}]], "type":"inst"}], "links":[{"from":4219782224, "to":4201546416, "details":[{"type":"table", "Width":"1"}]}, {"from":4201546416, "to":4221563808, "details":[{"type":"table", "Width":"24"}]}]}};
var scheduleJSON={"4198188152":{"nodes":[{"name":"atax.B0.runOnce", "id":4198219872, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":4200607568, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"atax.B1.start", "id":4198272576, "start":"2", "end":"4", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":4201539616, "start":"3", "end":"3", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_ataxs_c0_enter17_atax1", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Exit", "id":4212897584, "start":"3", "end":"3", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}]}, {"name":"?", "id":4221563808, "start":"3", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":41}]], "type":"inst"}, {"name":"RD", "id":4215598864, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"256 bits", "Depth":"0", "Stream Name":"call.atax", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":11}]], "type":"inst"}]}, {"name":"atax.B3", "id":4197705232, "start":"4", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":4201939824, "start":"5", "end":"13", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_ataxs_c0_enter9418_atax1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"\'i\'", "id":4216209888, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":30}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4221552464, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":32}]], "type":"inst"}, {"name":"LD", "id":4213027808, "start":"6", "end":"10", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"4"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":32}]], "type":"inst"}, {"name":"+", "id":4207358816, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":30}]], "type":"inst"}, {"name":"Exit", "id":4215560400, "start":"10", "end":"13", "details":[{"type":"table", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"320", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"atax.B5", "id":4197705392, "start":"13", "end":"27", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 2", "id":4202619984, "start":"14", "end":"27", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body8_ataxs_c0_enter10419_atax1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"13"}], "type":"cluster", "children":[{"name":"y_local", "id":4224335264, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"y_local", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":30}]], "type":"inst"}, {"name":"\'t,t\'", "id":4219729536, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'t,t\'", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":32}]], "type":"inst"}, {"name":"?", "id":4217313664, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":41}]], "type":"inst"}, {"name":"A_local", "id":4214936144, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"A_local", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":32}]], "type":"inst"}, {"name":"tmp_local", "id":4213045552, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"tmp_local", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":32}]], "type":"inst"}, {"name":"\'j\'", "id":4206203568, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":33}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4215475040, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":35}]], "type":"inst"}, {"name":"+", "id":4215370736, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":33}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4206180448, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":35}]], "type":"inst"}, {"name":"LD", "id":4221559920, "start":"16", "end":"20", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"4"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":35}]], "type":"inst"}, {"name":"LD", "id":4215428544, "start":"16", "end":"20", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"4"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":35}]], "type":"inst"}, {"name":"*", "id":4219729184, "start":"20", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"7", "Latency":"3"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":35}]], "type":"inst"}, {"name":"+", "id":4212393648, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":35}]], "type":"inst"}, {"name":"Exit", "id":4206406752, "start":"24", "end":"27", "details":[{"type":"table", "Start Cycle":"11", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"320", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"atax.B4", "id":4197705312, "start":"27", "end":"28", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"y_local", "id":4207683984, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"y_local", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}]}, {"name":"atax.B7", "id":4197705552, "start":"28", "end":"43", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 3", "id":4203819984, "start":"29", "end":"43", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body19_ataxs_c0_enter14020_atax1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"14"}], "type":"cluster", "children":[{"name":"A_local", "id":4215650464, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"A_local", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":32}]], "type":"inst"}, {"name":"\'j\'", "id":4212925296, "start":"31", "end":"31", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4215586176, "start":"31", "end":"35", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"4"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":4203075456, "start":"30", "end":"31", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"+", "id":4202806208, "start":"31", "end":"31", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":37}]], "type":"inst"}, {"name":"?", "id":4206427456, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":35}]], "type":"inst"}, {"name":"y_local", "id":4204300464, "start":"31", "end":"31", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"y_local", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":30}]], "type":"inst"}, {"name":"?", "id":4203319520, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":41}]], "type":"inst"}, {"name":"LD", "id":4212903680, "start":"35", "end":"39", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"7", "Latency":"4"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"LD", "id":4204404976, "start":"31", "end":"35", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"4"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"*", "id":4203987008, "start":"35", "end":"38", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"7", "Latency":"3"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"+", "id":4203847296, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"ST", "id":4203847648, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"tmp_local", "id":4202786000, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"tmp_local", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":32}]], "type":"inst"}, {"name":"?", "id":4202709104, "start":"31", "end":"31", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":30}]], "type":"inst"}, {"name":"Exit", "id":4209705088, "start":"40", "end":"43", "details":[{"type":"table", "Start Cycle":"12", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"atax.B6", "id":4197705472, "start":"43", "end":"44", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"ST", "id":4207378688, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":41}]], "type":"inst"}]}, {"name":"atax.B2", "id":4197705152, "start":"44", "end":"45", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"WR", "id":4204595456, "start":"44", "end":"44", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"return.atax", "Stall-free":"No", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":50}]], "type":"inst"}]}], "links":[{"from":4197705152, "to":4198272576}, {"from":4197705472, "to":4197705152}, {"from":4197705472, "to":4197705232}, {"from":4203847648, "to":4209705088}, {"from":4203847296, "to":4203847648}, {"from":4204404976, "to":4203987008}, {"from":4212903680, "to":4203847296}, {"from":4204300464, "to":4209705088}, {"from":4206427456, "to":4203987008}, {"from":4206427456, "to":4209705088}, {"from":4202786000, "to":4209705088}, {"from":4203075456, "to":4204404976}, {"from":4215586176, "to":4203847648}, {"from":4215586176, "to":4212903680}, {"from":4197705392, "to":4197705312}, {"from":4221552464, "to":4213027808}, {"from":4221552464, "to":4215560400}, {"from":4202709104, "to":4209705088}, {"from":4203987008, "to":4203847296}, {"from":4216209888, "to":4207358816}, {"from":4216209888, "to":4215560400}, {"from":4216209888, "to":4221552464}, {"from":4197705232, "to":4197705392}, {"from":4201539616, "to":4221563808}, {"from":4215428544, "to":4219729184}, {"from":4198272576, "to":4197705232}, {"from":4206203568, "to":4206180448}, {"from":4206203568, "to":4215370736}, {"from":4206203568, "to":4215475040}, {"from":4224335264, "to":4206406752}, {"from":4213027808, "to":4215560400}, {"from":4219729536, "to":4212393648}, {"from":4217313664, "to":4206406752}, {"from":4214936144, "to":4206406752}, {"from":4214936144, "to":4215475040}, {"from":4197705552, "to":4197705472}, {"from":4213045552, "to":4206406752}, {"from":4215475040, "to":4221559920}, {"from":4212925296, "to":4202806208}, {"from":4212925296, "to":4203075456}, {"from":4212925296, "to":4215586176}, {"from":4206180448, "to":4215428544}, {"from":4221559920, "to":4219729184}, {"from":4219729184, "to":4212393648}, {"from":4198219872, "to":4198272576}, {"from":4197705312, "to":4197705552}, {"from":4212393648, "to":4206406752}, {"from":4215650464, "to":4203075456}]}};
var bottleneckJSON={"bottlenecks":[{"name":"?", "id":4294967295, "src":"4221563808", "dst":"4217005344", "concurrency":"1", "type":"Occupancy limiter", "brief":"Memory dependency", "loop":"atax.B1.start", "details":[{"type":"table", "Loop: ":"atax.B1.start", "Declared at: ":"Component invocation", "Dependency: ":"Memory dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: atax.B3(%L)", "links":[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":"30"}]}, {"type":"text", "text":"Loop: atax.B5(%L)", "links":[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":"33"}]}, {"type":"text", "text":"Basic block: atax.B4(%L)", "links":[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":"37"}]}, {"type":"text", "text":"Loop: atax.B7(%L)", "links":[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":"37"}]}, {"type":"text", "text":"Basic block: atax.B6(%L)", "links":[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":"30"}]}]}], "nodes":[{"name":"?", "id":4221563808, "start":"1.00", "parent":"atax.B1.start", "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":41}]], "type":"inst"}, {"name":"atax.B3", "id":4209404352, "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":30}]], "type":"loop"}, {"name":"atax.B5", "id":4209176208, "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":33}]], "type":"loop"}, {"name":"atax.B4", "id":4209542336, "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":37}]], "type":"bb"}, {"name":"atax.B7", "id":4209125072, "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":37}]], "type":"loop"}, {"name":"atax.B6", "id":4209094960, "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":30}]], "type":"bb"}, {"name":"Feedback", "id":4217005344, "end":"1.00", "parent":"atax.B2", "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":41}]], "type":"inst"}], "links":[{"from":4209176208, "to":4209176208}, {"from":4209404352, "to":4209176208}, {"from":4209176208, "to":4209542336}, {"from":4209125072, "to":4209125072}, {"from":4209542336, "to":4209125072}, {"from":4209125072, "to":4209094960}, {"from":4221563808, "to":4209404352}, {"from":4209094960, "to":4217005344}, {"from":4221563808, "to":4217005344, "reverse":1}]}, {"name":"y_local", "id":4294967295, "src":"4207683984", "dst":"4207372800", "concurrency":"1", "type":"Occupancy limiter", "brief":"Memory dependency", "loop":"atax.B3", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"y_local", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":"15"}]}], "Dependency: ":"Memory dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: atax.B7(%L)", "links":[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":"37"}]}]}], "nodes":[{"name":"y_local", "id":4207683984, "start":"0.00", "parent":"atax.B3", "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}, {"name":"atax.B7", "id":4209125072, "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":37}]], "type":"loop"}, {"name":"Feedback", "id":4207372800, "end":"1.00", "parent":"atax.B6", "debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp", "line":39}]], "type":"inst"}], "links":[{"from":4209125072, "to":4209125072}, {"from":4207683984, "to":4209125072}, {"from":4209125072, "to":4207372800}, {"from":4207683984, "to":4207372800, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"0", "id":1, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"4095 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel 0_Width (bits)":"64"}], "type":"memsys", "children":[{"name":"0", "id":3, "type":"bb"}]}, {"name":"Memory Controller", "id":2, "parent":"1", "bw":"0.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":4, "parent":"1", "type":"bb", "children":[{"name":"SHARE", "id":5, "type":"arb"}]}], "links":[{"from":3, "to":2}, {"from":2, "to":3}, {"from":5, "to":2}]};
