Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun  5 21:28:35 2021
| Host         : DESKTOP-R24E2UI running 64-bit major release  (build 9200)
| Command      : report_methodology -file top10_2_1_together_methodology_drc_routed.rpt -pb top10_2_1_together_methodology_drc_routed.pb -rpx top10_2_1_together_methodology_drc_routed.rpx
| Design       : top10_2_1_together
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 134
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 43         |
| DPIR-1    | Warning          | Asynchronous driver check     | 28         |
| TIMING-18 | Warning          | Missing input or output delay | 35         |
| TIMING-20 | Warning          | Non-clocked latch             | 28         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin U_OP25M/in_trig_delay_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin U_OP25M/out_pulse_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin U_font_rom/addr_reg_reg/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin U_ram/ram_reg_0/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin U_ram/ram_reg_0/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin U_ram/ram_reg_1/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin U_ram/ram_reg_1/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_ram/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_ram/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_ram/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_ram/FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_ram/FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_ram/addr_w_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_ram/addr_w_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_ram/addr_w_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_ram/addr_w_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_ram/data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_ram/data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_ram/data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_ram/data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_ram/we_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/hsync_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/line_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/line_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/line_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/line_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/line_cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/line_cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/line_cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/line_cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/line_cnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/line_cnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/pixel_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/pixel_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/pixel_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/pixel_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/pixel_cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/pixel_cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/pixel_cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/pixel_cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/pixel_cnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/pixel_cnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin vga_inst/vsync_i_reg/C is not reached by a timing clock
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP U_CAL/U_CAL_NEW/result_tmp0 input pin U_CAL/U_CAL_NEW/result_tmp0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on PS2_CLK relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on PS2_DATA relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on segs[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on segs[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on segs[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on segs[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on segs[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on segs[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on segs[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on segs[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on ssd_ctl[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on ssd_ctl[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on ssd_ctl[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on ssd_ctl[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on vgaRed[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on vgaRed[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on vgaRed[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on vgaRed[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/first_tmp_reg[0] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/first_tmp_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/first_tmp_reg[10] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/first_tmp_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/first_tmp_reg[11] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/first_tmp_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/first_tmp_reg[12] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/first_tmp_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/first_tmp_reg[13] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/first_tmp_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/first_tmp_reg[1] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/first_tmp_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/first_tmp_reg[2] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/first_tmp_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/first_tmp_reg[3] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/first_tmp_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/first_tmp_reg[4] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/first_tmp_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/first_tmp_reg[5] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/first_tmp_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/first_tmp_reg[6] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/first_tmp_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/first_tmp_reg[7] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/first_tmp_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/first_tmp_reg[8] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/first_tmp_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/first_tmp_reg[9] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/first_tmp_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/second_tmp_reg[0] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/second_tmp_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/second_tmp_reg[10] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/second_tmp_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/second_tmp_reg[11] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/second_tmp_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/second_tmp_reg[12] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/second_tmp_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/second_tmp_reg[13] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/second_tmp_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/second_tmp_reg[1] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/second_tmp_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/second_tmp_reg[2] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/second_tmp_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/second_tmp_reg[3] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/second_tmp_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/second_tmp_reg[4] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/second_tmp_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/second_tmp_reg[5] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/second_tmp_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/second_tmp_reg[6] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/second_tmp_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/second_tmp_reg[7] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/second_tmp_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/second_tmp_reg[8] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/second_tmp_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch U_CAL/U_CAL_NEW/second_tmp_reg[9] cannot be properly analyzed as its control pin U_CAL/U_CAL_NEW/second_tmp_reg[9]/G is not reached by a timing clock
Related violations: <none>


