# ğŸŒŸ Week 2 â€“ BabySoC Fundamentals & Functional Modelling ğŸš€

## ğŸ“˜ Part 1 â€“ Theory: SoC Fundamentals

### ğŸ¤” What is a System-on-Chip (SoC)?

A **System-on-Chip (SoC)** is a **mini-computer on a single chip**, integrating CPU, memory, peripherals, and interconnects.

ğŸ’¡ **Benefits of SoCs:**

* ğŸ”¹ Smaller size â†’ fits in smartphones, IoT devices
* ğŸ”¹ Lower power consumption â†’ energy-efficient
* ğŸ”¹ Faster communication â†’ components directly connected

Typical components:

* ğŸ’» **CPU** â€“ executes instructions and controls operations
* ğŸ§  **Memory** â€“ RAM for temporary, ROM/Flash for permanent storage
* ğŸ“¡ **Peripherals** â€“ UART, SPI, GPIO, timers
* ğŸ”— **Interconnect** â€“ buses or network connecting CPU, memory, and peripherals

---

### ğŸ¼ Why BabySoC Exists

* Simplified **learning model** of SoC
* Helps observe **CPU operation, memory access, and peripheral interaction**
* Focuses on **signal flow and module communication**
* Easy to **simulate and debug** before hardware implementation

---

### âš™ï¸ Functional Modelling: What & Why

Functional modelling simulates the SoC at a **high abstraction level** to verify behavior before building hardware.

ğŸ”¹ **Purposes:**

* âœ… Verify functionality (CPU & DAC output correctness)
* ğŸ›‘ Catch errors early (save time and cost)
* ğŸ”„ Faster iterations (modify logic easily)

**Tools:**

* ğŸ–¥ï¸ **Icarus Verilog (iverilog)** â€“ Compile and simulate RTL
* ğŸ“Š **GTKWave** â€“ View waveforms for analysis

---

### ğŸ§© How BabySoC Works

* **CPU (`rvmyth`)** â†’ executes instructions, generates digital output
* **PLL (`avsdpll`)** â†’ provides a stable clock
* **DAC (`avsddac`)** â†’ converts digital output to analog

```
[CPU (rvmyth)] --> digital output --> [DAC (avsddac)] --> analog OUT
         ^
         |
       clock (from PLL)
```

* **Testbench** initializes signals & clocks, dumps `.vcd` waveforms
* Observe **reset**, **clock**, and **dataflow** signals

---

### ğŸ¯ Key Learning Outcomes

* Explain **SoC architecture** and module roles
* Understand **functional modelling** importance
* Ready for hands-on **simulation & waveform analysis**

âœ… **Analogy:** BabySoC = mini music player

* CPU â†’ Composer deciding the notes
* PLL â†’ Metronome keeping timing correct
* DAC â†’ Speaker converting digital notes to sound

---

## ğŸŒŸ Part 2 â€“ Hands-on Functional Modelling

### ğŸ¯ Objective

Gain practical experience simulating BabySoC using:

* ğŸ–¥ï¸ **Icarus Verilog** â†’ compile RTL modules
* ğŸ“Š **GTKWave** â†’ view and analyze waveforms
* ğŸ§ª **Testbench** â†’ verify functional behavior

---

### ğŸ› ï¸ Step-by-Step Procedure

<details>
<summary>ğŸ“‚ Click to expand steps</summary>

1ï¸âƒ£ **Setup Project Directory**

```bash
cd ~/New/
git clone https://github.com/hemanthkumardm/SFAL-VSD-SoC-Journey.git
cd "SFAL-VSD-SoC-Journey/12. VSDBabySoC Project"
mkdir -p output/pre_synth_sim output/post_synth_sim
```

2ï¸âƒ£ **Pre-Synthesis Compilation & Simulation**

```bash
iverilog -o output/pre_synth_sim/pre_synth_sim.out -DPRE_SYNTH_SIM \
    -I src/include -I src/module \
    src/module/testbench.v src/module/vsdbabysoc.v
cd output/pre_synth_sim
./pre_synth_sim.out
gtkwave pre_synth_sim.vcd
```

3ï¸âƒ£ **Post-Synthesis Compilation & Simulation**

```bash
iverilog -o output/post_synth_sim/post_synth_sim.out -DPOST_SYNTH_SIM \
    -I src/include -I src/module \
    src/module/testbench.v output/synthesized/vsdbabysoc.synth.v
cd output/post_synth_sim
./post_synth_sim.out
gtkwave post_synth_sim.vcd
```

4ï¸âƒ£ **Analyze Waveforms**

* Reset operation â±ï¸
* Clock behavior ğŸ•’
* Dataflow between modules ğŸ”€

5ï¸âƒ£ **Document Observations**

* Take **screenshots**
* Write **short explanations** per screenshot

</details>

---

### âš ï¸ Common Errors & Fixes

<details>
<summary>â— Click to see all errors & solutions</summary>

**Error:** Module redefinition

* **Fix:** Include each module only once in compilation

**Error:** VCD file missing

* **Fix:** Ensure `$dumpfile` and `$dumpvars` are in testbench

**Error:** Wrong include paths

* **Fix:** Use correct `-I src/include -I src/module` paths

</details>

---

### ğŸ“Š Workflow Diagram

```
+----------------+       âš¡ compile       +----------------+
| testbench.v    | --------------------> |  rvmyth.out    |
| rvmyth.v       |                       | (simulation)   |
+----------------+ <------------------- +----------------+
         |      run simulation & dump waveform
         v
+----------------+
|  rvmyth.vcd    |
| (VCD waveform) |
+----------------+
         |
         v
+----------------+
| GTKWave Viewer |
| waveform analysis |
+----------------+
```

---

### ğŸ“‚ Project Structure

```text
Week2/
â”œâ”€â”€ src/module/rvmyth.v         ğŸ–¥ï¸ RTL Design
â”œâ”€â”€ src/module/testbench.v      ğŸ§ª Testbench
â”œâ”€â”€ src/include/my_macros.vh    ğŸ“ Macros & definitions
â”œâ”€â”€ output/pre_synth_sim/rvmyth.vcd  ğŸ’¾ VCD waveform
â”œâ”€â”€ screenshots/
â”‚   â”œâ”€â”€ reset.png               â±ï¸ Reset waveform
â”‚   â”œâ”€â”€ clock.png               ğŸ•’ Clock waveform
â”‚   â””â”€â”€ dataflow.png            ğŸ”€ Dataflow waveform
â”œâ”€â”€ week2_simulation_log.txt     ğŸ“„ Simulation logs
â””â”€â”€ README.md                   ğŸ“˜ Documentation
```

---

### ğŸ“¸ Simulation Results

1ï¸âƒ£ **Reset & Clock Operation â±ï¸**

* âœ… Reset asserted at start
* âœ… Clock drives modules correctly
* âœ… Signals transition as expected

2ï¸âƒ£ **Dataflow Between Modules ğŸ”€**

* âœ… Program counter & data signals toggle correctly
* âœ… Data moves accurately between modules
* âœ… Confirms functional correctness



---

### ğŸ† Outcome ğŸ‰

* ğŸ’¡ Learned SoC design fundamentals
* ğŸ–¥ï¸ Compiled & simulated BabySoC modules successfully
* ğŸ“Š Verified functional behavior using waveforms
* ğŸ“ Documented reset, clock, and dataflow

---

### ğŸ“¦ Deliverables

* ğŸ“„ `week2_simulation_log.txt` â†’ simulation logs
* ğŸ–¼ï¸ Waveform screenshots (reset, clock, dataflow)
* ğŸ“ Short explanation per screenshot

---

âœ… This README combines **theory + functional modelling + simulation documentation** into **one complete Week 2 report**, ready for GitHub submission.

---

If you want, I can **also make a version with collapsible screenshots + fancy emojis per section** to make it look even more **interactive and impressive** for your repo.

Do you want me to do that?
