Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Feb  3 14:26:40 2020
| Host         : SEV-L011080 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 96 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.942        0.000                      0                  146        0.169        0.000                      0                  146        3.000        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK                   {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz     {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_1   {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out_clk_wiz          15.942        0.000                      0                  146        0.252        0.000                      0                  146        9.500        0.000                       0                    98  
  clkfbout_clk_wiz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out_clk_wiz_1        15.945        0.000                      0                  146        0.252        0.000                      0                  146        9.500        0.000                       0                    98  
  clkfbout_clk_wiz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_1  clk_out_clk_wiz         15.942        0.000                      0                  146        0.169        0.000                      0                  146  
clk_out_clk_wiz    clk_out_clk_wiz_1       15.942        0.000                      0                  146        0.169        0.000                      0                  146  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz
  To Clock:  clk_out_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       15.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.942ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.704ns (20.086%)  route 2.801ns (79.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.694     2.616    BCD0_n_5
    SLICE_X58Y26         FDRE                                         r  r_next_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.503    18.508    MCLK
    SLICE_X58Y26         FDRE                                         r  r_next_reg[21]/C
                         clock pessimism              0.564    19.071    
                         clock uncertainty           -0.084    18.988    
    SLICE_X58Y26         FDRE (Setup_fdre_C_R)       -0.429    18.559    r_next_reg[21]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                 15.942    

Slack (MET) :             15.942ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.704ns (20.086%)  route 2.801ns (79.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.694     2.616    BCD0_n_5
    SLICE_X58Y26         FDRE                                         r  r_next_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.503    18.508    MCLK
    SLICE_X58Y26         FDRE                                         r  r_next_reg[22]/C
                         clock pessimism              0.564    19.071    
                         clock uncertainty           -0.084    18.988    
    SLICE_X58Y26         FDRE (Setup_fdre_C_R)       -0.429    18.559    r_next_reg[22]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                 15.942    

Slack (MET) :             15.954ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.704ns (20.167%)  route 2.787ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.680     2.602    BCD0_n_5
    SLICE_X58Y25         FDRE                                         r  r_next_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    18.506    MCLK
    SLICE_X58Y25         FDRE                                         r  r_next_reg[17]/C
                         clock pessimism              0.564    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    18.557    r_next_reg[17]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 15.954    

Slack (MET) :             15.954ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.704ns (20.167%)  route 2.787ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.680     2.602    BCD0_n_5
    SLICE_X58Y25         FDRE                                         r  r_next_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    18.506    MCLK
    SLICE_X58Y25         FDRE                                         r  r_next_reg[18]/C
                         clock pessimism              0.564    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    18.557    r_next_reg[18]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 15.954    

Slack (MET) :             15.954ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.704ns (20.167%)  route 2.787ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.680     2.602    BCD0_n_5
    SLICE_X58Y25         FDRE                                         r  r_next_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    18.506    MCLK
    SLICE_X58Y25         FDRE                                         r  r_next_reg[19]/C
                         clock pessimism              0.564    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    18.557    r_next_reg[19]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 15.954    

Slack (MET) :             15.954ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.704ns (20.167%)  route 2.787ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.680     2.602    BCD0_n_5
    SLICE_X58Y25         FDRE                                         r  r_next_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    18.506    MCLK
    SLICE_X58Y25         FDRE                                         r  r_next_reg[20]/C
                         clock pessimism              0.564    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    18.557    r_next_reg[20]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 15.954    

Slack (MET) :             15.999ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.704ns (20.181%)  route 2.784ns (79.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.677     2.600    BCD0_n_5
    SLICE_X58Y21         FDRE                                         r  r_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.506    18.511    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[1]/C
                         clock pessimism              0.601    19.111    
                         clock uncertainty           -0.084    19.028    
    SLICE_X58Y21         FDRE (Setup_fdre_C_R)       -0.429    18.599    r_next_reg[1]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 15.999    

Slack (MET) :             15.999ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.704ns (20.181%)  route 2.784ns (79.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.677     2.600    BCD0_n_5
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.506    18.511    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
                         clock pessimism              0.601    19.111    
                         clock uncertainty           -0.084    19.028    
    SLICE_X58Y21         FDRE (Setup_fdre_C_R)       -0.429    18.599    r_next_reg[2]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 15.999    

Slack (MET) :             15.999ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.704ns (20.181%)  route 2.784ns (79.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.677     2.600    BCD0_n_5
    SLICE_X58Y21         FDRE                                         r  r_next_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.506    18.511    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[3]/C
                         clock pessimism              0.601    19.111    
                         clock uncertainty           -0.084    19.028    
    SLICE_X58Y21         FDRE (Setup_fdre_C_R)       -0.429    18.599    r_next_reg[3]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 15.999    

Slack (MET) :             15.999ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.704ns (20.181%)  route 2.784ns (79.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.677     2.600    BCD0_n_5
    SLICE_X58Y21         FDRE                                         r  r_next_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.506    18.511    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[4]/C
                         clock pessimism              0.601    19.111    
                         clock uncertainty           -0.084    19.028    
    SLICE_X58Y21         FDRE (Setup_fdre_C_R)       -0.429    18.599    r_next_reg[4]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 15.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.585    -0.596    DISPLAY/clk_out
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DISPLAY/Q_REG_3/Q
                         net (fo=1, routed)           0.108    -0.347    DISPLAY/Q_REG[3]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  DISPLAY/Mcount_Q_REG_cy_0_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.239    DISPLAY/Result[3]
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.853    -0.837    DISPLAY/clk_out
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_3/C
                         clock pessimism              0.240    -0.596    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105    -0.491    DISPLAY/Q_REG_3
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.583    -0.598    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DISPLAY/Q_REG_7/Q
                         net (fo=1, routed)           0.108    -0.349    DISPLAY/Q_REG[7]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.241 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.241    DISPLAY/Result[7]
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.851    -0.839    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_7/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105    -0.493    DISPLAY/Q_REG_7
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.583    -0.598    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DISPLAY/Q_REG_4/Q
                         net (fo=1, routed)           0.105    -0.352    DISPLAY/Q_REG[4]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.237 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.237    DISPLAY/Result[4]
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.851    -0.839    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_4/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105    -0.493    DISPLAY/Q_REG_4
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.582    -0.599    DISPLAY/clk_out
    SLICE_X63Y24         FDRE                                         r  DISPLAY/Q_REG_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  DISPLAY/Q_REG_8/Q
                         net (fo=1, routed)           0.105    -0.353    DISPLAY/Q_REG[8]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.238 r  DISPLAY/Mcount_Q_REG_cy_8_Q_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.238    DISPLAY/Result[8]
    SLICE_X63Y24         FDRE                                         r  DISPLAY/Q_REG_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.850    -0.840    DISPLAY/clk_out
    SLICE_X63Y24         FDRE                                         r  DISPLAY/Q_REG_8/C
                         clock pessimism              0.240    -0.599    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105    -0.494    DISPLAY/Q_REG_8
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.585    -0.596    DISPLAY/clk_out
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DISPLAY/Q_REG_2/Q
                         net (fo=1, routed)           0.109    -0.346    DISPLAY/Q_REG[2]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.235 r  DISPLAY/Mcount_Q_REG_cy_0_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.235    DISPLAY/Result[2]
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.853    -0.837    DISPLAY/clk_out
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_2/C
                         clock pessimism              0.240    -0.596    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105    -0.491    DISPLAY/Q_REG_2
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.583    -0.598    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DISPLAY/Q_REG_6/Q
                         net (fo=1, routed)           0.109    -0.348    DISPLAY/Q_REG[6]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.237 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.237    DISPLAY/Result[6]
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.851    -0.839    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_6/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105    -0.493    DISPLAY/Q_REG_6
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 BCD1/Qr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BCD1/Qr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.582    -0.599    BCD1/clk_out
    SLICE_X62Y24         FDRE                                         r  BCD1/Qr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  BCD1/Qr_reg[0]/Q
                         net (fo=6, routed)           0.184    -0.275    BCD1/Q[0]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.043    -0.232 r  BCD1/Qr[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.232    BCD1/p_0_in[3]
    SLICE_X62Y24         FDRE                                         r  BCD1/Qr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.850    -0.840    BCD1/clk_out
    SLICE_X62Y24         FDRE                                         r  BCD1/Qr_reg[3]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.107    -0.492    BCD1/Qr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 BCD0/Qr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BCD0/Qr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.581    -0.600    BCD0/clk_out
    SLICE_X60Y24         FDRE                                         r  BCD0/Qr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  BCD0/Qr_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.262    BCD0/Q[3]
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.045    -0.217 r  BCD0/Qr[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.217    BCD0/p_0_in[3]
    SLICE_X60Y24         FDRE                                         r  BCD0/Qr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.848    -0.842    BCD0/clk_out
    SLICE_X60Y24         FDRE                                         r  BCD0/Qr_reg[3]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.121    -0.479    BCD0/Qr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DEBOUNCE1/q_reg_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEBOUNCE1/q_reg_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.586    -0.595    DEBOUNCE1/clk_out
    SLICE_X59Y19         FDRE                                         r  DEBOUNCE1/q_reg_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  DEBOUNCE1/q_reg_7/Q
                         net (fo=2, routed)           0.119    -0.335    DEBOUNCE1/q_reg[7]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  DEBOUNCE1/Mcount_q_reg_cy_4_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.227    DEBOUNCE1/Result[7]
    SLICE_X59Y19         FDRE                                         r  DEBOUNCE1/q_reg_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.854    -0.836    DEBOUNCE1/clk_out
    SLICE_X59Y19         FDRE                                         r  DEBOUNCE1/q_reg_7/C
                         clock pessimism              0.240    -0.595    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.105    -0.490    DEBOUNCE1/q_reg_7
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DEBOUNCE1/q_reg_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEBOUNCE1/q_reg_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.587    -0.594    DEBOUNCE1/clk_out
    SLICE_X59Y18         FDRE                                         r  DEBOUNCE1/q_reg_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DEBOUNCE1/q_reg_3/Q
                         net (fo=2, routed)           0.120    -0.333    DEBOUNCE1/q_reg[3]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  DEBOUNCE1/Mcount_q_reg_cy_0_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.225    DEBOUNCE1/Result[3]
    SLICE_X59Y18         FDRE                                         r  DEBOUNCE1/q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.855    -0.835    DEBOUNCE1/clk_out
    SLICE_X59Y18         FDRE                                         r  DEBOUNCE1/q_reg_3/C
                         clock pessimism              0.240    -0.594    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.105    -0.489    DEBOUNCE1/q_reg_3
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCM0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    MMCM0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y24     BCD0/Qr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y24     BCD0/Qr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y24     BCD0/Qr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y24     BCD0/Qr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X61Y23     BCD2/Qr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X61Y23     BCD2/Qr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y22     BCD3/Qr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y22     BCD3/Qr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y24     BCD0/Qr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y24     BCD0/Qr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y24     BCD0/Qr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y24     BCD0/Qr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y23     BCD2/Qr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y23     BCD2/Qr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y20     DEBOUNCE1/q_reg_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y20     DEBOUNCE1/q_reg_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y19     DEBOUNCE1/q_reg_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y19     DEBOUNCE1/q_reg_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y24     BCD0/Qr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y24     BCD0/Qr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y24     BCD0/Qr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y24     BCD0/Qr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y23     BCD2/Qr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y23     BCD2/Qr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y22     BCD3/Qr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y22     BCD3/Qr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y22     BCD3/Qr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y22     BCD3/Qr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    MMCM0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_1
  To Clock:  clk_out_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       15.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.945ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.704ns (20.086%)  route 2.801ns (79.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.694     2.616    BCD0_n_5
    SLICE_X58Y26         FDRE                                         r  r_next_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.503    18.508    MCLK
    SLICE_X58Y26         FDRE                                         r  r_next_reg[21]/C
                         clock pessimism              0.564    19.071    
                         clock uncertainty           -0.082    18.990    
    SLICE_X58Y26         FDRE (Setup_fdre_C_R)       -0.429    18.561    r_next_reg[21]
  -------------------------------------------------------------------
                         required time                         18.561    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                 15.945    

Slack (MET) :             15.945ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.704ns (20.086%)  route 2.801ns (79.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.694     2.616    BCD0_n_5
    SLICE_X58Y26         FDRE                                         r  r_next_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.503    18.508    MCLK
    SLICE_X58Y26         FDRE                                         r  r_next_reg[22]/C
                         clock pessimism              0.564    19.071    
                         clock uncertainty           -0.082    18.990    
    SLICE_X58Y26         FDRE (Setup_fdre_C_R)       -0.429    18.561    r_next_reg[22]
  -------------------------------------------------------------------
                         required time                         18.561    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                 15.945    

Slack (MET) :             15.957ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.704ns (20.167%)  route 2.787ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.680     2.602    BCD0_n_5
    SLICE_X58Y25         FDRE                                         r  r_next_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    18.506    MCLK
    SLICE_X58Y25         FDRE                                         r  r_next_reg[17]/C
                         clock pessimism              0.564    19.069    
                         clock uncertainty           -0.082    18.988    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    18.559    r_next_reg[17]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 15.957    

Slack (MET) :             15.957ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.704ns (20.167%)  route 2.787ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.680     2.602    BCD0_n_5
    SLICE_X58Y25         FDRE                                         r  r_next_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    18.506    MCLK
    SLICE_X58Y25         FDRE                                         r  r_next_reg[18]/C
                         clock pessimism              0.564    19.069    
                         clock uncertainty           -0.082    18.988    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    18.559    r_next_reg[18]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 15.957    

Slack (MET) :             15.957ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.704ns (20.167%)  route 2.787ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.680     2.602    BCD0_n_5
    SLICE_X58Y25         FDRE                                         r  r_next_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    18.506    MCLK
    SLICE_X58Y25         FDRE                                         r  r_next_reg[19]/C
                         clock pessimism              0.564    19.069    
                         clock uncertainty           -0.082    18.988    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    18.559    r_next_reg[19]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 15.957    

Slack (MET) :             15.957ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.704ns (20.167%)  route 2.787ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.680     2.602    BCD0_n_5
    SLICE_X58Y25         FDRE                                         r  r_next_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    18.506    MCLK
    SLICE_X58Y25         FDRE                                         r  r_next_reg[20]/C
                         clock pessimism              0.564    19.069    
                         clock uncertainty           -0.082    18.988    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    18.559    r_next_reg[20]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 15.957    

Slack (MET) :             16.001ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.704ns (20.181%)  route 2.784ns (79.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.677     2.600    BCD0_n_5
    SLICE_X58Y21         FDRE                                         r  r_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.506    18.511    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[1]/C
                         clock pessimism              0.601    19.111    
                         clock uncertainty           -0.082    19.030    
    SLICE_X58Y21         FDRE (Setup_fdre_C_R)       -0.429    18.601    r_next_reg[1]
  -------------------------------------------------------------------
                         required time                         18.601    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 16.001    

Slack (MET) :             16.001ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.704ns (20.181%)  route 2.784ns (79.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.677     2.600    BCD0_n_5
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.506    18.511    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
                         clock pessimism              0.601    19.111    
                         clock uncertainty           -0.082    19.030    
    SLICE_X58Y21         FDRE (Setup_fdre_C_R)       -0.429    18.601    r_next_reg[2]
  -------------------------------------------------------------------
                         required time                         18.601    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 16.001    

Slack (MET) :             16.001ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.704ns (20.181%)  route 2.784ns (79.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.677     2.600    BCD0_n_5
    SLICE_X58Y21         FDRE                                         r  r_next_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.506    18.511    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[3]/C
                         clock pessimism              0.601    19.111    
                         clock uncertainty           -0.082    19.030    
    SLICE_X58Y21         FDRE (Setup_fdre_C_R)       -0.429    18.601    r_next_reg[3]
  -------------------------------------------------------------------
                         required time                         18.601    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 16.001    

Slack (MET) :             16.001ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.704ns (20.181%)  route 2.784ns (79.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.677     2.600    BCD0_n_5
    SLICE_X58Y21         FDRE                                         r  r_next_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.506    18.511    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[4]/C
                         clock pessimism              0.601    19.111    
                         clock uncertainty           -0.082    19.030    
    SLICE_X58Y21         FDRE (Setup_fdre_C_R)       -0.429    18.601    r_next_reg[4]
  -------------------------------------------------------------------
                         required time                         18.601    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 16.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.585    -0.596    DISPLAY/clk_out
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DISPLAY/Q_REG_3/Q
                         net (fo=1, routed)           0.108    -0.347    DISPLAY/Q_REG[3]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  DISPLAY/Mcount_Q_REG_cy_0_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.239    DISPLAY/Result[3]
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.853    -0.837    DISPLAY/clk_out
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_3/C
                         clock pessimism              0.240    -0.596    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105    -0.491    DISPLAY/Q_REG_3
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.583    -0.598    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DISPLAY/Q_REG_7/Q
                         net (fo=1, routed)           0.108    -0.349    DISPLAY/Q_REG[7]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.241 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.241    DISPLAY/Result[7]
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.851    -0.839    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_7/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105    -0.493    DISPLAY/Q_REG_7
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.583    -0.598    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DISPLAY/Q_REG_4/Q
                         net (fo=1, routed)           0.105    -0.352    DISPLAY/Q_REG[4]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.237 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.237    DISPLAY/Result[4]
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.851    -0.839    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_4/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105    -0.493    DISPLAY/Q_REG_4
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.582    -0.599    DISPLAY/clk_out
    SLICE_X63Y24         FDRE                                         r  DISPLAY/Q_REG_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  DISPLAY/Q_REG_8/Q
                         net (fo=1, routed)           0.105    -0.353    DISPLAY/Q_REG[8]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.238 r  DISPLAY/Mcount_Q_REG_cy_8_Q_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.238    DISPLAY/Result[8]
    SLICE_X63Y24         FDRE                                         r  DISPLAY/Q_REG_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.850    -0.840    DISPLAY/clk_out
    SLICE_X63Y24         FDRE                                         r  DISPLAY/Q_REG_8/C
                         clock pessimism              0.240    -0.599    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105    -0.494    DISPLAY/Q_REG_8
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.585    -0.596    DISPLAY/clk_out
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DISPLAY/Q_REG_2/Q
                         net (fo=1, routed)           0.109    -0.346    DISPLAY/Q_REG[2]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.235 r  DISPLAY/Mcount_Q_REG_cy_0_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.235    DISPLAY/Result[2]
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.853    -0.837    DISPLAY/clk_out
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_2/C
                         clock pessimism              0.240    -0.596    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105    -0.491    DISPLAY/Q_REG_2
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.583    -0.598    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DISPLAY/Q_REG_6/Q
                         net (fo=1, routed)           0.109    -0.348    DISPLAY/Q_REG[6]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.237 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.237    DISPLAY/Result[6]
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.851    -0.839    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_6/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105    -0.493    DISPLAY/Q_REG_6
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 BCD1/Qr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BCD1/Qr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.582    -0.599    BCD1/clk_out
    SLICE_X62Y24         FDRE                                         r  BCD1/Qr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  BCD1/Qr_reg[0]/Q
                         net (fo=6, routed)           0.184    -0.275    BCD1/Q[0]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.043    -0.232 r  BCD1/Qr[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.232    BCD1/p_0_in[3]
    SLICE_X62Y24         FDRE                                         r  BCD1/Qr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.850    -0.840    BCD1/clk_out
    SLICE_X62Y24         FDRE                                         r  BCD1/Qr_reg[3]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.107    -0.492    BCD1/Qr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 BCD0/Qr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BCD0/Qr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.581    -0.600    BCD0/clk_out
    SLICE_X60Y24         FDRE                                         r  BCD0/Qr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  BCD0/Qr_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.262    BCD0/Q[3]
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.045    -0.217 r  BCD0/Qr[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.217    BCD0/p_0_in[3]
    SLICE_X60Y24         FDRE                                         r  BCD0/Qr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.848    -0.842    BCD0/clk_out
    SLICE_X60Y24         FDRE                                         r  BCD0/Qr_reg[3]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.121    -0.479    BCD0/Qr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DEBOUNCE1/q_reg_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEBOUNCE1/q_reg_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.586    -0.595    DEBOUNCE1/clk_out
    SLICE_X59Y19         FDRE                                         r  DEBOUNCE1/q_reg_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  DEBOUNCE1/q_reg_7/Q
                         net (fo=2, routed)           0.119    -0.335    DEBOUNCE1/q_reg[7]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  DEBOUNCE1/Mcount_q_reg_cy_4_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.227    DEBOUNCE1/Result[7]
    SLICE_X59Y19         FDRE                                         r  DEBOUNCE1/q_reg_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.854    -0.836    DEBOUNCE1/clk_out
    SLICE_X59Y19         FDRE                                         r  DEBOUNCE1/q_reg_7/C
                         clock pessimism              0.240    -0.595    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.105    -0.490    DEBOUNCE1/q_reg_7
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DEBOUNCE1/q_reg_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEBOUNCE1/q_reg_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.587    -0.594    DEBOUNCE1/clk_out
    SLICE_X59Y18         FDRE                                         r  DEBOUNCE1/q_reg_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DEBOUNCE1/q_reg_3/Q
                         net (fo=2, routed)           0.120    -0.333    DEBOUNCE1/q_reg[3]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  DEBOUNCE1/Mcount_q_reg_cy_0_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.225    DEBOUNCE1/Result[3]
    SLICE_X59Y18         FDRE                                         r  DEBOUNCE1/q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.855    -0.835    DEBOUNCE1/clk_out
    SLICE_X59Y18         FDRE                                         r  DEBOUNCE1/q_reg_3/C
                         clock pessimism              0.240    -0.594    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.105    -0.489    DEBOUNCE1/q_reg_3
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCM0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    MMCM0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y24     BCD0/Qr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y24     BCD0/Qr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y24     BCD0/Qr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y24     BCD0/Qr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X61Y23     BCD2/Qr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X61Y23     BCD2/Qr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y22     BCD3/Qr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y22     BCD3/Qr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y24     BCD0/Qr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y24     BCD0/Qr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y24     BCD0/Qr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y24     BCD0/Qr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y23     BCD2/Qr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y23     BCD2/Qr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y20     DEBOUNCE1/q_reg_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y20     DEBOUNCE1/q_reg_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y19     DEBOUNCE1/q_reg_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y19     DEBOUNCE1/q_reg_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y24     BCD0/Qr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y24     BCD0/Qr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y24     BCD0/Qr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y24     BCD0/Qr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y23     BCD2/Qr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y23     BCD2/Qr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y22     BCD3/Qr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y22     BCD3/Qr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y22     BCD3/Qr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y22     BCD3/Qr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    MMCM0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_1
  To Clock:  clk_out_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       15.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.942ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.704ns (20.086%)  route 2.801ns (79.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.694     2.616    BCD0_n_5
    SLICE_X58Y26         FDRE                                         r  r_next_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.503    18.508    MCLK
    SLICE_X58Y26         FDRE                                         r  r_next_reg[21]/C
                         clock pessimism              0.564    19.071    
                         clock uncertainty           -0.084    18.988    
    SLICE_X58Y26         FDRE (Setup_fdre_C_R)       -0.429    18.559    r_next_reg[21]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                 15.942    

Slack (MET) :             15.942ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.704ns (20.086%)  route 2.801ns (79.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.694     2.616    BCD0_n_5
    SLICE_X58Y26         FDRE                                         r  r_next_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.503    18.508    MCLK
    SLICE_X58Y26         FDRE                                         r  r_next_reg[22]/C
                         clock pessimism              0.564    19.071    
                         clock uncertainty           -0.084    18.988    
    SLICE_X58Y26         FDRE (Setup_fdre_C_R)       -0.429    18.559    r_next_reg[22]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                 15.942    

Slack (MET) :             15.954ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.704ns (20.167%)  route 2.787ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.680     2.602    BCD0_n_5
    SLICE_X58Y25         FDRE                                         r  r_next_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    18.506    MCLK
    SLICE_X58Y25         FDRE                                         r  r_next_reg[17]/C
                         clock pessimism              0.564    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    18.557    r_next_reg[17]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 15.954    

Slack (MET) :             15.954ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.704ns (20.167%)  route 2.787ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.680     2.602    BCD0_n_5
    SLICE_X58Y25         FDRE                                         r  r_next_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    18.506    MCLK
    SLICE_X58Y25         FDRE                                         r  r_next_reg[18]/C
                         clock pessimism              0.564    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    18.557    r_next_reg[18]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 15.954    

Slack (MET) :             15.954ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.704ns (20.167%)  route 2.787ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.680     2.602    BCD0_n_5
    SLICE_X58Y25         FDRE                                         r  r_next_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    18.506    MCLK
    SLICE_X58Y25         FDRE                                         r  r_next_reg[19]/C
                         clock pessimism              0.564    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    18.557    r_next_reg[19]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 15.954    

Slack (MET) :             15.954ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.704ns (20.167%)  route 2.787ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.680     2.602    BCD0_n_5
    SLICE_X58Y25         FDRE                                         r  r_next_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    18.506    MCLK
    SLICE_X58Y25         FDRE                                         r  r_next_reg[20]/C
                         clock pessimism              0.564    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    18.557    r_next_reg[20]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 15.954    

Slack (MET) :             15.999ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.704ns (20.181%)  route 2.784ns (79.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.677     2.600    BCD0_n_5
    SLICE_X58Y21         FDRE                                         r  r_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.506    18.511    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[1]/C
                         clock pessimism              0.601    19.111    
                         clock uncertainty           -0.084    19.028    
    SLICE_X58Y21         FDRE (Setup_fdre_C_R)       -0.429    18.599    r_next_reg[1]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 15.999    

Slack (MET) :             15.999ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.704ns (20.181%)  route 2.784ns (79.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.677     2.600    BCD0_n_5
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.506    18.511    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
                         clock pessimism              0.601    19.111    
                         clock uncertainty           -0.084    19.028    
    SLICE_X58Y21         FDRE (Setup_fdre_C_R)       -0.429    18.599    r_next_reg[2]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 15.999    

Slack (MET) :             15.999ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.704ns (20.181%)  route 2.784ns (79.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.677     2.600    BCD0_n_5
    SLICE_X58Y21         FDRE                                         r  r_next_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.506    18.511    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[3]/C
                         clock pessimism              0.601    19.111    
                         clock uncertainty           -0.084    19.028    
    SLICE_X58Y21         FDRE (Setup_fdre_C_R)       -0.429    18.599    r_next_reg[3]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 15.999    

Slack (MET) :             15.999ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.704ns (20.181%)  route 2.784ns (79.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.677     2.600    BCD0_n_5
    SLICE_X58Y21         FDRE                                         r  r_next_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.506    18.511    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[4]/C
                         clock pessimism              0.601    19.111    
                         clock uncertainty           -0.084    19.028    
    SLICE_X58Y21         FDRE (Setup_fdre_C_R)       -0.429    18.599    r_next_reg[4]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 15.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.585    -0.596    DISPLAY/clk_out
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DISPLAY/Q_REG_3/Q
                         net (fo=1, routed)           0.108    -0.347    DISPLAY/Q_REG[3]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  DISPLAY/Mcount_Q_REG_cy_0_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.239    DISPLAY/Result[3]
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.853    -0.837    DISPLAY/clk_out
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_3/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105    -0.408    DISPLAY/Q_REG_3
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.583    -0.598    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DISPLAY/Q_REG_7/Q
                         net (fo=1, routed)           0.108    -0.349    DISPLAY/Q_REG[7]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.241 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.241    DISPLAY/Result[7]
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.851    -0.839    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_7/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105    -0.410    DISPLAY/Q_REG_7
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.583    -0.598    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DISPLAY/Q_REG_4/Q
                         net (fo=1, routed)           0.105    -0.352    DISPLAY/Q_REG[4]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.237 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.237    DISPLAY/Result[4]
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.851    -0.839    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_4/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105    -0.410    DISPLAY/Q_REG_4
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.582    -0.599    DISPLAY/clk_out
    SLICE_X63Y24         FDRE                                         r  DISPLAY/Q_REG_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  DISPLAY/Q_REG_8/Q
                         net (fo=1, routed)           0.105    -0.353    DISPLAY/Q_REG[8]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.238 r  DISPLAY/Mcount_Q_REG_cy_8_Q_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.238    DISPLAY/Result[8]
    SLICE_X63Y24         FDRE                                         r  DISPLAY/Q_REG_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.850    -0.840    DISPLAY/clk_out
    SLICE_X63Y24         FDRE                                         r  DISPLAY/Q_REG_8/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105    -0.411    DISPLAY/Q_REG_8
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.585    -0.596    DISPLAY/clk_out
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DISPLAY/Q_REG_2/Q
                         net (fo=1, routed)           0.109    -0.346    DISPLAY/Q_REG[2]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.235 r  DISPLAY/Mcount_Q_REG_cy_0_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.235    DISPLAY/Result[2]
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.853    -0.837    DISPLAY/clk_out
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_2/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105    -0.408    DISPLAY/Q_REG_2
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.583    -0.598    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DISPLAY/Q_REG_6/Q
                         net (fo=1, routed)           0.109    -0.348    DISPLAY/Q_REG[6]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.237 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.237    DISPLAY/Result[6]
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.851    -0.839    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_6/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105    -0.410    DISPLAY/Q_REG_6
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 BCD1/Qr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BCD1/Qr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.582    -0.599    BCD1/clk_out
    SLICE_X62Y24         FDRE                                         r  BCD1/Qr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  BCD1/Qr_reg[0]/Q
                         net (fo=6, routed)           0.184    -0.275    BCD1/Q[0]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.043    -0.232 r  BCD1/Qr[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.232    BCD1/p_0_in[3]
    SLICE_X62Y24         FDRE                                         r  BCD1/Qr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.850    -0.840    BCD1/clk_out
    SLICE_X62Y24         FDRE                                         r  BCD1/Qr_reg[3]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.107    -0.409    BCD1/Qr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 BCD0/Qr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BCD0/Qr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.581    -0.600    BCD0/clk_out
    SLICE_X60Y24         FDRE                                         r  BCD0/Qr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  BCD0/Qr_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.262    BCD0/Q[3]
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.045    -0.217 r  BCD0/Qr[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.217    BCD0/p_0_in[3]
    SLICE_X60Y24         FDRE                                         r  BCD0/Qr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.848    -0.842    BCD0/clk_out
    SLICE_X60Y24         FDRE                                         r  BCD0/Qr_reg[3]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.121    -0.396    BCD0/Qr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 DEBOUNCE1/q_reg_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEBOUNCE1/q_reg_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.586    -0.595    DEBOUNCE1/clk_out
    SLICE_X59Y19         FDRE                                         r  DEBOUNCE1/q_reg_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  DEBOUNCE1/q_reg_7/Q
                         net (fo=2, routed)           0.119    -0.335    DEBOUNCE1/q_reg[7]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  DEBOUNCE1/Mcount_q_reg_cy_4_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.227    DEBOUNCE1/Result[7]
    SLICE_X59Y19         FDRE                                         r  DEBOUNCE1/q_reg_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.854    -0.836    DEBOUNCE1/clk_out
    SLICE_X59Y19         FDRE                                         r  DEBOUNCE1/q_reg_7/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.105    -0.407    DEBOUNCE1/q_reg_7
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 DEBOUNCE1/q_reg_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEBOUNCE1/q_reg_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.587    -0.594    DEBOUNCE1/clk_out
    SLICE_X59Y18         FDRE                                         r  DEBOUNCE1/q_reg_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DEBOUNCE1/q_reg_3/Q
                         net (fo=2, routed)           0.120    -0.333    DEBOUNCE1/q_reg[3]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  DEBOUNCE1/Mcount_q_reg_cy_0_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.225    DEBOUNCE1/Result[3]
    SLICE_X59Y18         FDRE                                         r  DEBOUNCE1/q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.855    -0.835    DEBOUNCE1/clk_out
    SLICE_X59Y18         FDRE                                         r  DEBOUNCE1/q_reg_3/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.105    -0.406    DEBOUNCE1/q_reg_3
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz
  To Clock:  clk_out_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       15.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.942ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.704ns (20.086%)  route 2.801ns (79.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.694     2.616    BCD0_n_5
    SLICE_X58Y26         FDRE                                         r  r_next_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.503    18.508    MCLK
    SLICE_X58Y26         FDRE                                         r  r_next_reg[21]/C
                         clock pessimism              0.564    19.071    
                         clock uncertainty           -0.084    18.988    
    SLICE_X58Y26         FDRE (Setup_fdre_C_R)       -0.429    18.559    r_next_reg[21]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                 15.942    

Slack (MET) :             15.942ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.704ns (20.086%)  route 2.801ns (79.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.694     2.616    BCD0_n_5
    SLICE_X58Y26         FDRE                                         r  r_next_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.503    18.508    MCLK
    SLICE_X58Y26         FDRE                                         r  r_next_reg[22]/C
                         clock pessimism              0.564    19.071    
                         clock uncertainty           -0.084    18.988    
    SLICE_X58Y26         FDRE (Setup_fdre_C_R)       -0.429    18.559    r_next_reg[22]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                 15.942    

Slack (MET) :             15.954ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.704ns (20.167%)  route 2.787ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.680     2.602    BCD0_n_5
    SLICE_X58Y25         FDRE                                         r  r_next_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    18.506    MCLK
    SLICE_X58Y25         FDRE                                         r  r_next_reg[17]/C
                         clock pessimism              0.564    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    18.557    r_next_reg[17]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 15.954    

Slack (MET) :             15.954ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.704ns (20.167%)  route 2.787ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.680     2.602    BCD0_n_5
    SLICE_X58Y25         FDRE                                         r  r_next_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    18.506    MCLK
    SLICE_X58Y25         FDRE                                         r  r_next_reg[18]/C
                         clock pessimism              0.564    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    18.557    r_next_reg[18]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 15.954    

Slack (MET) :             15.954ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.704ns (20.167%)  route 2.787ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.680     2.602    BCD0_n_5
    SLICE_X58Y25         FDRE                                         r  r_next_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    18.506    MCLK
    SLICE_X58Y25         FDRE                                         r  r_next_reg[19]/C
                         clock pessimism              0.564    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    18.557    r_next_reg[19]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 15.954    

Slack (MET) :             15.954ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.704ns (20.167%)  route 2.787ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.506 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.680     2.602    BCD0_n_5
    SLICE_X58Y25         FDRE                                         r  r_next_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    18.506    MCLK
    SLICE_X58Y25         FDRE                                         r  r_next_reg[20]/C
                         clock pessimism              0.564    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    18.557    r_next_reg[20]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                 15.954    

Slack (MET) :             15.999ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.704ns (20.181%)  route 2.784ns (79.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.677     2.600    BCD0_n_5
    SLICE_X58Y21         FDRE                                         r  r_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.506    18.511    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[1]/C
                         clock pessimism              0.601    19.111    
                         clock uncertainty           -0.084    19.028    
    SLICE_X58Y21         FDRE (Setup_fdre_C_R)       -0.429    18.599    r_next_reg[1]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 15.999    

Slack (MET) :             15.999ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.704ns (20.181%)  route 2.784ns (79.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.677     2.600    BCD0_n_5
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.506    18.511    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
                         clock pessimism              0.601    19.111    
                         clock uncertainty           -0.084    19.028    
    SLICE_X58Y21         FDRE (Setup_fdre_C_R)       -0.429    18.599    r_next_reg[2]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 15.999    

Slack (MET) :             15.999ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.704ns (20.181%)  route 2.784ns (79.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.677     2.600    BCD0_n_5
    SLICE_X58Y21         FDRE                                         r  r_next_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.506    18.511    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[3]/C
                         clock pessimism              0.601    19.111    
                         clock uncertainty           -0.084    19.028    
    SLICE_X58Y21         FDRE (Setup_fdre_C_R)       -0.429    18.599    r_next_reg[3]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 15.999    

Slack (MET) :             15.999ns  (required time - arrival time)
  Source:                 r_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_next_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.704ns (20.181%)  route 2.784ns (79.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 18.511 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.623    -0.889    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.433 r  r_next_reg[2]/Q
                         net (fo=2, routed)           1.331     0.898    BCD0/r_next_reg[4][1]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.022 f  BCD0/r_next[22]_i_8/O
                         net (fo=1, routed)           0.776     1.799    BCD0/r_next[22]_i_8_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.923 r  BCD0/r_next[22]_i_1/O
                         net (fo=26, routed)          0.677     2.600    BCD0_n_5
    SLICE_X58Y21         FDRE                                         r  r_next_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          1.506    18.511    MCLK
    SLICE_X58Y21         FDRE                                         r  r_next_reg[4]/C
                         clock pessimism              0.601    19.111    
                         clock uncertainty           -0.084    19.028    
    SLICE_X58Y21         FDRE (Setup_fdre_C_R)       -0.429    18.599    r_next_reg[4]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 15.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.585    -0.596    DISPLAY/clk_out
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DISPLAY/Q_REG_3/Q
                         net (fo=1, routed)           0.108    -0.347    DISPLAY/Q_REG[3]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  DISPLAY/Mcount_Q_REG_cy_0_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.239    DISPLAY/Result[3]
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.853    -0.837    DISPLAY/clk_out
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_3/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105    -0.408    DISPLAY/Q_REG_3
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.583    -0.598    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DISPLAY/Q_REG_7/Q
                         net (fo=1, routed)           0.108    -0.349    DISPLAY/Q_REG[7]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.241 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.241    DISPLAY/Result[7]
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.851    -0.839    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_7/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105    -0.410    DISPLAY/Q_REG_7
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.583    -0.598    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DISPLAY/Q_REG_4/Q
                         net (fo=1, routed)           0.105    -0.352    DISPLAY/Q_REG[4]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.237 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.237    DISPLAY/Result[4]
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.851    -0.839    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_4/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105    -0.410    DISPLAY/Q_REG_4
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.582    -0.599    DISPLAY/clk_out
    SLICE_X63Y24         FDRE                                         r  DISPLAY/Q_REG_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  DISPLAY/Q_REG_8/Q
                         net (fo=1, routed)           0.105    -0.353    DISPLAY/Q_REG[8]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.238 r  DISPLAY/Mcount_Q_REG_cy_8_Q_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.238    DISPLAY/Result[8]
    SLICE_X63Y24         FDRE                                         r  DISPLAY/Q_REG_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.850    -0.840    DISPLAY/clk_out
    SLICE_X63Y24         FDRE                                         r  DISPLAY/Q_REG_8/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105    -0.411    DISPLAY/Q_REG_8
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.585    -0.596    DISPLAY/clk_out
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DISPLAY/Q_REG_2/Q
                         net (fo=1, routed)           0.109    -0.346    DISPLAY/Q_REG[2]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.235 r  DISPLAY/Mcount_Q_REG_cy_0_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.235    DISPLAY/Result[2]
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.853    -0.837    DISPLAY/clk_out
    SLICE_X63Y22         FDRE                                         r  DISPLAY/Q_REG_2/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105    -0.408    DISPLAY/Q_REG_2
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/Q_REG_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISPLAY/Q_REG_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.583    -0.598    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DISPLAY/Q_REG_6/Q
                         net (fo=1, routed)           0.109    -0.348    DISPLAY/Q_REG[6]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.237 r  DISPLAY/Mcount_Q_REG_cy_4_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.237    DISPLAY/Result[6]
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.851    -0.839    DISPLAY/clk_out
    SLICE_X63Y23         FDRE                                         r  DISPLAY/Q_REG_6/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105    -0.410    DISPLAY/Q_REG_6
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 BCD1/Qr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BCD1/Qr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.582    -0.599    BCD1/clk_out
    SLICE_X62Y24         FDRE                                         r  BCD1/Qr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  BCD1/Qr_reg[0]/Q
                         net (fo=6, routed)           0.184    -0.275    BCD1/Q[0]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.043    -0.232 r  BCD1/Qr[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.232    BCD1/p_0_in[3]
    SLICE_X62Y24         FDRE                                         r  BCD1/Qr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.850    -0.840    BCD1/clk_out
    SLICE_X62Y24         FDRE                                         r  BCD1/Qr_reg[3]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.107    -0.409    BCD1/Qr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 BCD0/Qr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BCD0/Qr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.581    -0.600    BCD0/clk_out
    SLICE_X60Y24         FDRE                                         r  BCD0/Qr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  BCD0/Qr_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.262    BCD0/Q[3]
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.045    -0.217 r  BCD0/Qr[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.217    BCD0/p_0_in[3]
    SLICE_X60Y24         FDRE                                         r  BCD0/Qr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.848    -0.842    BCD0/clk_out
    SLICE_X60Y24         FDRE                                         r  BCD0/Qr_reg[3]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.121    -0.396    BCD0/Qr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 DEBOUNCE1/q_reg_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEBOUNCE1/q_reg_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.586    -0.595    DEBOUNCE1/clk_out
    SLICE_X59Y19         FDRE                                         r  DEBOUNCE1/q_reg_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  DEBOUNCE1/q_reg_7/Q
                         net (fo=2, routed)           0.119    -0.335    DEBOUNCE1/q_reg[7]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  DEBOUNCE1/Mcount_q_reg_cy_4_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.227    DEBOUNCE1/Result[7]
    SLICE_X59Y19         FDRE                                         r  DEBOUNCE1/q_reg_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.854    -0.836    DEBOUNCE1/clk_out
    SLICE_X59Y19         FDRE                                         r  DEBOUNCE1/q_reg_7/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.105    -0.407    DEBOUNCE1/q_reg_7
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 DEBOUNCE1/q_reg_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DEBOUNCE1/q_reg_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.587    -0.594    DEBOUNCE1/clk_out
    SLICE_X59Y18         FDRE                                         r  DEBOUNCE1/q_reg_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DEBOUNCE1/q_reg_3/Q
                         net (fo=2, routed)           0.120    -0.333    DEBOUNCE1/q_reg[3]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  DEBOUNCE1/Mcount_q_reg_cy_0_Q_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.225    DEBOUNCE1/Result[3]
    SLICE_X59Y18         FDRE                                         r  DEBOUNCE1/q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=96, routed)          0.855    -0.835    DEBOUNCE1/clk_out
    SLICE_X59Y18         FDRE                                         r  DEBOUNCE1/q_reg_3/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.105    -0.406    DEBOUNCE1/q_reg_3
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.181    





