
*** Running vivado
    with args -log TESTBED.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TESTBED.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source TESTBED.tcl -notrace
Command: synth_design -top TESTBED -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18420
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BE' [C:/Users/User/Desktop/FPGA_HW/final/BE.v:12]
INFO: [Synth 8-9937] previous definition of design element 'BE' is here [C:/Users/User/Desktop/FPGA_HW/final/BE.v:12]
WARNING: [Synth 8-9719] macro 'C2Q' redefined [C:/Users/User/Desktop/FPGA_HW/final/PN.v:13]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BE' [C:/Users/User/Desktop/FPGA_HW/final/BE.v:12]
INFO: [Synth 8-9937] previous definition of design element 'BE' is here [C:/Users/User/Desktop/FPGA_HW/final/BE.v:12]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'two_stages_bitonic_sorter' [C:/Users/User/Desktop/FPGA_HW/final/two_stages_bitonic_sorter.v:287]
INFO: [Synth 8-9937] previous definition of design element 'two_stages_bitonic_sorter' is here [C:/Users/User/Desktop/FPGA_HW/final/two_stages_bitonic_sorter.v:287]
WARNING: [Synth 8-9719] macro 'C2Q' redefined [C:/Users/User/Desktop/FPGA_HW/final/stack.v:1]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'LIFObuffer' [C:/Users/User/Desktop/FPGA_HW/final/stack.v:84]
INFO: [Synth 8-9937] previous definition of design element 'LIFObuffer' is here [C:/Users/User/Desktop/FPGA_HW/final/stack.v:84]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1312.250 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TESTBED' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:155]
INFO: [Synth 8-6157] synthesizing module 'PN' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:16]
INFO: [Synth 8-226] default block is never used [C:/Users/User/Desktop/FPGA_HW/final/PN.v:237]
INFO: [Synth 8-6157] synthesizing module 'LIFObuffer' [C:/Users/User/Desktop/FPGA_HW/final/stack.v:2]
INFO: [Synth 8-6155] done synthesizing module 'LIFObuffer' (0#1) [C:/Users/User/Desktop/FPGA_HW/final/stack.v:2]
INFO: [Synth 8-6157] synthesizing module 'two_stages_bitonic_sorter' [C:/Users/User/Desktop/FPGA_HW/final/two_stages_bitonic_sorter.v:2]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BE' [C:/Users/User/Desktop/FPGA_HW/final/BE.v:1]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BE' (0#1) [C:/Users/User/Desktop/FPGA_HW/final/BE.v:1]
INFO: [Synth 8-6155] done synthesizing module 'two_stages_bitonic_sorter' (0#1) [C:/Users/User/Desktop/FPGA_HW/final/two_stages_bitonic_sorter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PN' (0#1) [C:/Users/User/Desktop/FPGA_HW/final/PN.v:16]
WARNING: [Synth 8-6104] Input port 'out_valid' has an internal driver [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:94]
WARNING: [Synth 8-6104] Input port 'out' has an internal driver [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:95]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:116]
INFO: [Synth 8-6155] done synthesizing module 'TESTBED' (0#1) [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
WARNING: [Synth 8-6014] Unused sequential element SP_reg was removed.  [C:/Users/User/Desktop/FPGA_HW/final/stack.v:41]
WARNING: [Synth 8-6014] Unused sequential element stack_mem_reg[0] was removed.  [C:/Users/User/Desktop/FPGA_HW/final/stack.v:45]
WARNING: [Synth 8-6014] Unused sequential element stack_mem_reg[1] was removed.  [C:/Users/User/Desktop/FPGA_HW/final/stack.v:45]
WARNING: [Synth 8-6014] Unused sequential element stack_mem_reg[2] was removed.  [C:/Users/User/Desktop/FPGA_HW/final/stack.v:45]
WARNING: [Synth 8-6014] Unused sequential element stack_mem_reg[3] was removed.  [C:/Users/User/Desktop/FPGA_HW/final/stack.v:45]
WARNING: [Synth 8-6014] Unused sequential element stack_mem_reg[4] was removed.  [C:/Users/User/Desktop/FPGA_HW/final/stack.v:45]
WARNING: [Synth 8-6014] Unused sequential element stack_mem_reg[5] was removed.  [C:/Users/User/Desktop/FPGA_HW/final/stack.v:45]
WARNING: [Synth 8-6014] Unused sequential element stack_mem_reg[6] was removed.  [C:/Users/User/Desktop/FPGA_HW/final/stack.v:45]
WARNING: [Synth 8-6014] Unused sequential element stack_mem_reg[7] was removed.  [C:/Users/User/Desktop/FPGA_HW/final/stack.v:45]
WARNING: [Synth 8-6014] Unused sequential element stack_mem_reg[8] was removed.  [C:/Users/User/Desktop/FPGA_HW/final/stack.v:45]
WARNING: [Synth 8-6014] Unused sequential element stack_mem_reg[9] was removed.  [C:/Users/User/Desktop/FPGA_HW/final/stack.v:45]
WARNING: [Synth 8-6014] Unused sequential element stack_mem_reg[10] was removed.  [C:/Users/User/Desktop/FPGA_HW/final/stack.v:45]
WARNING: [Synth 8-6014] Unused sequential element stack_mem_reg[11] was removed.  [C:/Users/User/Desktop/FPGA_HW/final/stack.v:45]
WARNING: [Synth 8-6014] Unused sequential element stack_mem_reg[12] was removed.  [C:/Users/User/Desktop/FPGA_HW/final/stack.v:45]
WARNING: [Synth 8-6014] Unused sequential element stack_mem_reg[13] was removed.  [C:/Users/User/Desktop/FPGA_HW/final/stack.v:45]
WARNING: [Synth 8-6014] Unused sequential element stack_mem_reg[14] was removed.  [C:/Users/User/Desktop/FPGA_HW/final/stack.v:45]
WARNING: [Synth 8-6014] Unused sequential element stack_mem_reg[15] was removed.  [C:/Users/User/Desktop/FPGA_HW/final/stack.v:45]
WARNING: [Synth 8-3848] Net FULL in module/entity LIFObuffer does not have driver. [C:/Users/User/Desktop/FPGA_HW/final/stack.v:24]
WARNING: [Synth 8-6014] Unused sequential element done_cnt_reg was removed.  [C:/Users/User/Desktop/FPGA_HW/final/PN.v:157]
WARNING: [Synth 8-3917] design TESTBED has port rst_n driven by constant 1
WARNING: [Synth 8-3917] design TESTBED has port mode[1] driven by constant 0
WARNING: [Synth 8-3917] design TESTBED has port mode[0] driven by constant 0
WARNING: [Synth 8-3917] design TESTBED has port operator driven by constant 0
WARNING: [Synth 8-3917] design TESTBED has port in[2] driven by constant 0
WARNING: [Synth 8-3917] design TESTBED has port in[1] driven by constant 0
WARNING: [Synth 8-3917] design TESTBED has port in[0] driven by constant 0
WARNING: [Synth 8-3917] design TESTBED has port in_valid driven by constant 0
WARNING: [Synth 8-7129] Port FULL in module LIFObuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn[15] in module LIFObuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn[14] in module LIFObuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn[13] in module LIFObuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn[12] in module LIFObuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn[11] in module LIFObuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn[10] in module LIFObuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn[9] in module LIFObuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn[8] in module LIFObuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn[7] in module LIFObuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn[6] in module LIFObuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn[5] in module LIFObuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn[4] in module LIFObuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn[3] in module LIFObuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn[2] in module LIFObuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn[1] in module LIFObuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn[0] in module LIFObuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port RW in module LIFObuffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port EN in module LIFObuffer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1312.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1312.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1312.250 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'alu_out_reg' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:457]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1312.250 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 31    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 24    
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 14    
	   4 Input   16 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 32    
	   3 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst_PN/alu_out0, operation Mode is: A2*B2.
DSP Report: register inst_PN/alu_buf2_reg is absorbed into DSP inst_PN/alu_out0.
DSP Report: register inst_PN/alu_buf1_reg is absorbed into DSP inst_PN/alu_out0.
DSP Report: operator inst_PN/alu_out0 is absorbed into DSP inst_PN/alu_out0.
WARNING: [Synth 8-3917] design TESTBED has port rst_n driven by constant 1
WARNING: [Synth 8-3917] design TESTBED has port mode[1] driven by constant 0
WARNING: [Synth 8-3917] design TESTBED has port mode[0] driven by constant 0
WARNING: [Synth 8-3917] design TESTBED has port operator driven by constant 0
WARNING: [Synth 8-3917] design TESTBED has port in[2] driven by constant 0
WARNING: [Synth 8-3917] design TESTBED has port in[1] driven by constant 0
WARNING: [Synth 8-3917] design TESTBED has port in[0] driven by constant 0
WARNING: [Synth 8-3917] design TESTBED has port in_valid driven by constant 0
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_valid with 1st driver pin 'inst_PN/out_valid_reg/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:407]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_valid with 2nd driver pin 'out_valid' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[31] with 1st driver pin 'inst_PN/out_reg[31]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[31] with 2nd driver pin 'out[31]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[30] with 1st driver pin 'inst_PN/out_reg[30]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[30] with 2nd driver pin 'out[30]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[29] with 1st driver pin 'inst_PN/out_reg[29]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[29] with 2nd driver pin 'out[29]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[28] with 1st driver pin 'inst_PN/out_reg[28]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[28] with 2nd driver pin 'out[28]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[27] with 1st driver pin 'inst_PN/out_reg[27]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[27] with 2nd driver pin 'out[27]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[26] with 1st driver pin 'inst_PN/out_reg[26]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[26] with 2nd driver pin 'out[26]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[25] with 1st driver pin 'inst_PN/out_reg[25]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[25] with 2nd driver pin 'out[25]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[24] with 1st driver pin 'inst_PN/out_reg[24]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[24] with 2nd driver pin 'out[24]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[23] with 1st driver pin 'inst_PN/out_reg[23]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[23] with 2nd driver pin 'out[23]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[22] with 1st driver pin 'inst_PN/out_reg[22]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[22] with 2nd driver pin 'out[22]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[21] with 1st driver pin 'inst_PN/out_reg[21]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[21] with 2nd driver pin 'out[21]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[20] with 1st driver pin 'inst_PN/out_reg[20]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[20] with 2nd driver pin 'out[20]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[19] with 1st driver pin 'inst_PN/out_reg[19]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[19] with 2nd driver pin 'out[19]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[18] with 1st driver pin 'inst_PN/out_reg[18]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[18] with 2nd driver pin 'out[18]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[17] with 1st driver pin 'inst_PN/out_reg[17]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[17] with 2nd driver pin 'out[17]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[16] with 1st driver pin 'inst_PN/out_reg[16]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[16] with 2nd driver pin 'out[16]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[15] with 1st driver pin 'inst_PN/out_reg[15]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[15] with 2nd driver pin 'out[15]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[14] with 1st driver pin 'inst_PN/out_reg[14]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[14] with 2nd driver pin 'out[14]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[13] with 1st driver pin 'inst_PN/out_reg[13]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[13] with 2nd driver pin 'out[13]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[12] with 1st driver pin 'inst_PN/out_reg[12]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[12] with 2nd driver pin 'out[12]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[11] with 1st driver pin 'inst_PN/out_reg[11]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[11] with 2nd driver pin 'out[11]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[10] with 1st driver pin 'inst_PN/out_reg[10]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[10] with 2nd driver pin 'out[10]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[9] with 1st driver pin 'inst_PN/out_reg[9]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[9] with 2nd driver pin 'out[9]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[8] with 1st driver pin 'inst_PN/out_reg[8]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[8] with 2nd driver pin 'out[8]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[7] with 1st driver pin 'inst_PN/out_reg[7]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[7] with 2nd driver pin 'out[7]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[6] with 1st driver pin 'inst_PN/out_reg[6]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[6] with 2nd driver pin 'out[6]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[5] with 1st driver pin 'inst_PN/out_reg[5]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[5] with 2nd driver pin 'out[5]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[4] with 1st driver pin 'inst_PN/out_reg[4]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[4] with 2nd driver pin 'out[4]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[3] with 1st driver pin 'inst_PN/out_reg[3]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[3] with 2nd driver pin 'out[3]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[2] with 1st driver pin 'inst_PN/out_reg[2]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[2] with 2nd driver pin 'out[2]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[1] with 1st driver pin 'inst_PN/out_reg[1]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[1] with 2nd driver pin 'out[1]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[0] with 1st driver pin 'inst_PN/out_reg[0]/Q' [C:/Users/User/Desktop/FPGA_HW/final/PN.v:408]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out[0] with 2nd driver pin 'out[0]' [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
WARNING: [Synth 8-3332] Sequential element (inst_PN/alu_out_reg[15]) is unused and will be removed from module TESTBED.
WARNING: [Synth 8-3332] Sequential element (inst_PN/alu_out_reg[14]) is unused and will be removed from module TESTBED.
WARNING: [Synth 8-3332] Sequential element (inst_PN/alu_out_reg[13]) is unused and will be removed from module TESTBED.
WARNING: [Synth 8-3332] Sequential element (inst_PN/alu_out_reg[12]) is unused and will be removed from module TESTBED.
WARNING: [Synth 8-3332] Sequential element (inst_PN/alu_out_reg[11]) is unused and will be removed from module TESTBED.
WARNING: [Synth 8-3332] Sequential element (inst_PN/alu_out_reg[10]) is unused and will be removed from module TESTBED.
WARNING: [Synth 8-3332] Sequential element (inst_PN/alu_out_reg[9]) is unused and will be removed from module TESTBED.
WARNING: [Synth 8-3332] Sequential element (inst_PN/alu_out_reg[8]) is unused and will be removed from module TESTBED.
WARNING: [Synth 8-3332] Sequential element (inst_PN/alu_out_reg[7]) is unused and will be removed from module TESTBED.
WARNING: [Synth 8-3332] Sequential element (inst_PN/alu_out_reg[6]) is unused and will be removed from module TESTBED.
WARNING: [Synth 8-3332] Sequential element (inst_PN/alu_out_reg[5]) is unused and will be removed from module TESTBED.
WARNING: [Synth 8-3332] Sequential element (inst_PN/alu_out_reg[4]) is unused and will be removed from module TESTBED.
WARNING: [Synth 8-3332] Sequential element (inst_PN/alu_out_reg[3]) is unused and will be removed from module TESTBED.
WARNING: [Synth 8-3332] Sequential element (inst_PN/alu_out_reg[2]) is unused and will be removed from module TESTBED.
WARNING: [Synth 8-3332] Sequential element (inst_PN/alu_out_reg[1]) is unused and will be removed from module TESTBED.
WARNING: [Synth 8-3332] Sequential element (inst_PN/alu_out_reg[0]) is unused and will be removed from module TESTBED.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1312.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|TESTBED     | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1312.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_0/O (LUT1)
      [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:118]
     1: i_0/I0 (LUT1)
     2: i_0/O (LUT1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v:34]
Inferred a: "set_disable_timing -from I0 -to O i_0"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1312.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1312.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1312.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1312.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1312.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1312.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1312.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    10|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1312.250 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 71 critical warnings and 78 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1312.250 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1312.250 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1312.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1312.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3ccca303
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 78 Warnings, 71 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1312.250 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/FPGA_HW/final/Polish Notation/Polish Notation.runs/synth_1/TESTBED.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TESTBED_utilization_synth.rpt -pb TESTBED_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  5 15:24:50 2023...
