{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492628082239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492628082240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 15:54:42 2017 " "Processing started: Wed Apr 19 15:54:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492628082240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628082240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off J17 -c J17 " "Command: quartus_map --read_settings_files=on --write_settings_files=off J17 -c J17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628082241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492628082547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492628082547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home-local/aluno/J17/DP.v 1 1 " "Found 1 design units, including 1 entities, in source file /home-local/aluno/J17/DP.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Found entity 1: DP" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492628092588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628092588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home-local/aluno/J17/RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home-local/aluno/J17/RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "/home-local/aluno/J17/RAM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492628092589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628092589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "num3 DP.v(54) " "Verilog HDL Implicit Net warning at DP.v(54): created implicit net for \"num3\"" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492628092589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DP " "Elaborating entity \"DP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492628092666 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DP.v(54) " "Verilog HDL or VHDL warning at the DP.v(54): index expression is not wide enough to address all of the elements in the array" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 54 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1492628092683 "|DP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DP.v(54) " "Verilog HDL assignment warning at DP.v(54): truncated value with size 32 to match size of target (1)" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492628092683 "|DP"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DP.v(138) " "Verilog HDL or VHDL warning at the DP.v(138): index expression is not wide enough to address all of the elements in the array" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 138 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1492628092691 "|DP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DP.v(138) " "Verilog HDL assignment warning at DP.v(138): truncated value with size 32 to match size of target (10)" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492628092691 "|DP"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DP.v(142) " "Verilog HDL or VHDL warning at the DP.v(142): index expression is not wide enough to address all of the elements in the array" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 142 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1492628092691 "|DP"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DP.v(147) " "Verilog HDL or VHDL warning at the DP.v(147): index expression is not wide enough to address all of the elements in the array" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 147 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1492628092692 "|DP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DP.v(147) " "Verilog HDL assignment warning at DP.v(147): truncated value with size 32 to match size of target (10)" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492628092692 "|DP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memaddr DP.v(137) " "Verilog HDL Always Construct warning at DP.v(137): inferring latch(es) for variable \"memaddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1492628092694 "|DP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "regs\[31..8\] 0 DP.v(30) " "Net \"regs\[31..8\]\" at DP.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1492628092700 "|DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddr\[0\] DP.v(146) " "Inferred latch for \"memaddr\[0\]\" at DP.v(146)" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628092711 "|DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddr\[1\] DP.v(146) " "Inferred latch for \"memaddr\[1\]\" at DP.v(146)" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628092711 "|DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddr\[2\] DP.v(146) " "Inferred latch for \"memaddr\[2\]\" at DP.v(146)" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628092711 "|DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddr\[3\] DP.v(146) " "Inferred latch for \"memaddr\[3\]\" at DP.v(146)" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628092711 "|DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddr\[4\] DP.v(146) " "Inferred latch for \"memaddr\[4\]\" at DP.v(146)" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628092711 "|DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddr\[5\] DP.v(146) " "Inferred latch for \"memaddr\[5\]\" at DP.v(146)" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628092712 "|DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddr\[6\] DP.v(146) " "Inferred latch for \"memaddr\[6\]\" at DP.v(146)" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628092712 "|DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddr\[7\] DP.v(146) " "Inferred latch for \"memaddr\[7\]\" at DP.v(146)" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628092712 "|DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddr\[8\] DP.v(146) " "Inferred latch for \"memaddr\[8\]\" at DP.v(146)" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628092712 "|DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddr\[9\] DP.v(146) " "Inferred latch for \"memaddr\[9\]\" at DP.v(146)" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628092712 "|DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM\"" {  } { { "../DP.v" "RAM" { Text "/home-local/aluno/J17/DP.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492628092866 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../DP.v" "Div0" { Text "/home-local/aluno/J17/DP.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1492628093716 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "../DP.v" "Mod0" { Text "/home-local/aluno/J17/DP.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1492628093716 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1492628093716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492628093872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492628093873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492628093873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492628093873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492628093873 ""}  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492628093873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "/home-local/aluno/J17/Quartus/db/lpm_divide_3dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492628093922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628093922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home-local/aluno/J17/Quartus/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492628093925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628093925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "/home-local/aluno/J17/Quartus/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492628093987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628093987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492628094030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492628094030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492628094030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492628094030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492628094030 ""}  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492628094030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "/home-local/aluno/J17/Quartus/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492628094065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628094065 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1492628096049 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1492628099264 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1492628099636 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492628099636 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ramenable\[0\] " "No output dependent on input pin \"ramenable\[0\]\"" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492628099871 "|DP|ramenable[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ramenable\[1\] " "No output dependent on input pin \"ramenable\[1\]\"" {  } { { "../DP.v" "" { Text "/home-local/aluno/J17/DP.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492628099871 "|DP|ramenable[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1492628099871 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3219 " "Implemented 3219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1492628099881 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1492628099881 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3112 " "Implemented 3112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1492628099881 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1492628099881 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1492628099881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1080 " "Peak virtual memory: 1080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492628099893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 15:54:59 2017 " "Processing ended: Wed Apr 19 15:54:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492628099893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492628099893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492628099893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492628099893 ""}
