#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Apr  3 09:43:38 2024
# Process ID: 6451
# Current directory: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator
# Command line: vivado
# Log file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/vivado.log
# Journal file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/vivado.jou
# Running On: vanloi-laptop, OS: Linux, CPU Frequency: 3221.675 MHz, CPU Physical cores: 12, Host memory: 16444 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets operation_controller ]
Command: launch_simulation  -simset operation_controller
INFO: [Vivado 12-12493] Simulation top is 'tb_operation_controller_real_data'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'operation_controller'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_operation_controller_real_data' in fileset 'operation_controller'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'operation_controller'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_operation_controller_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/fully_connected.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fully_connected
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/operation_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module operation_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/reshape.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reshape
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_16b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_operation_controller_real_data
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_operation_controller_real_data_behav xil_defaultlib.tb_operation_controller_real_data xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_operation_controller_real_data_behav xil_defaultlib.tb_operation_controller_real_data xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.tanh_16b
Compiling module xil_defaultlib.calculate_cell(NUMBER_OF_FEATURE...
Compiling module xil_defaultlib.calculate_output(NUMBER_OF_FEATU...
Compiling module xil_defaultlib.LSTM_Unit
Compiling module xil_defaultlib.calculate_output(NUMBER_OF_FEATU...
Compiling module xil_defaultlib.LSTM_Unit(INDEX=1)
Compiling module xil_defaultlib.lstm_layer(NUMBER_OF_UNITS=2,NUM...
Compiling module xil_defaultlib.reshape_default
Compiling module xil_defaultlib.fully_connected(NUMBER_OUTPUTS=2...
Compiling module xil_defaultlib.operation_controller
Compiling module xil_defaultlib.tb_operation_controller_real_dat...
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_operation_controller_real_data_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_operation_controller_real_data_behav -key {Behavioral:operation_controller:Functional:tb_operation_controller_real_data} -tclbatch {tb_operation_controller_real_data.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_operation_controller_real_data.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400ns
Time =                 4000, finish = x
###############At time = 4000, state = 0
At time = 7000, finish_layer1 = 1
At time = 7000, finish_layer2 = 1

 FINISH!!!!!!!!!!!!!!!!!!!!!!!!!!!
At time = 17000, finish_layer1 = 1
At time = 17000, finish_layer2 = 1

 FINISH!!!!!!!!!!!!!!!!!!!!!!!!!!!
At time = 27000, finish_layer1 = 1
At time = 27000, finish_layer2 = 1

 FINISH!!!!!!!!!!!!!!!!!!!!!!!!!!!
Time =                33000, start enable, finish = 0
###############At time = 35000, state = 1
At time = 37000, finish_layer1 = 1
At time = 37000, finish_layer2 = 1
--------------At time = 37000, CALCULATE LAYER1-------------------

At time =                37000, Local enable = 0
At time =                37000, vector_x = {4, 8}, step = 0

At time = 37000, layer1 hidden state = [ [xx, xx], [xx, xx] ]
At time = 47000, finish_layer1 = 1
At time = 47000, finish_layer2 = 1
--------------At time = 47000, CALCULATE LAYER1-------------------

At time =                47000, Local enable = 1
At time =                47000, vector_x = {4, 8}, step = 0

At time = 47000, layer1 hidden state = [ [xx, xx], [xx, xx] ]
At time = 57000, finish_layer1 = 1
At time = 57000, finish_layer2 = 1
--------------At time = 57000, CALCULATE LAYER1-------------------

At time =                57000, Local enable = 1
At time =                57000, vector_x = {4, 8}, step = 0

At time = 57000, layer1 hidden state = [ [xx, xx], [xx, xx] ]
-------At time = 65000, finish_layer1 = 0-----------
At time = 67000, finish_layer1 = 0
At time = 67000, finish_layer2 = 1
--------------At time = 67000, CALCULATE LAYER1-------------------

At time =                67000, Local enable = 1
At time =                67000, vector_x = {4, 8}, step = 0

At time = 67000, layer1 hidden state = [ [xx, xx], [xx, xx] ]
At time = 77000, finish_layer1 = 0
At time = 77000, finish_layer2 = 1
--------------At time = 77000, CALCULATE LAYER1-------------------

At time =                77000, Local enable = 1
At time =                77000, vector_x = {4, 8}, step = 0

At time = 77000, layer1 hidden state = [ [xx, xx], [xx, xx] ]
At time = 87000, finish_layer1 = 0
At time = 87000, finish_layer2 = 1
--------------At time = 87000, CALCULATE LAYER1-------------------

At time =                87000, Local enable = 1
At time =                87000, vector_x = {4, 8}, step = 1

At time = 87000, layer1 hidden state = [ [0, e7], [xx, xx] ]
At time = 97000, finish_layer1 = 0
At time = 97000, finish_layer2 = 1
--------------At time = 97000, CALCULATE LAYER1-------------------

At time =                97000, Local enable = 1
At time =                97000, vector_x = {4, 8}, step = 1

At time = 97000, layer1 hidden state = [ [0, e7], [xx, xx] ]
At time = 107000, finish_layer1 = 0
At time = 107000, finish_layer2 = 1
--------------At time = 107000, CALCULATE LAYER1-------------------

At time =               107000, Local enable = 1
At time =               107000, vector_x = {4, 8}, step = 1

At time = 107000, layer1 hidden state = [ [0, e7], [xx, xx] ]
At time = 117000, finish_layer1 = 0
At time = 117000, finish_layer2 = 1
--------------At time = 117000, CALCULATE LAYER1-------------------

At time =               117000, Local enable = 1
At time =               117000, vector_x = {4, 8}, step = 1

At time = 117000, layer1 hidden state = [ [0, e7], [xx, xx] ]
At time = 127000, finish_layer1 = 0
At time = 127000, finish_layer2 = 1
--------------At time = 127000, CALCULATE LAYER1-------------------

At time =               127000, Local enable = 1
At time =               127000, vector_x = {4, 8}, step = 0

At time = 127000, layer1 hidden state = [ [0, e7], [0, e7] ]
At time = 137000, finish_layer1 = 0
At time = 137000, finish_layer2 = 1
--------------At time = 137000, CALCULATE LAYER1-------------------

At time =               137000, Local enable = 1
At time =               137000, vector_x = {4, 8}, step = 0

At time = 137000, layer1 hidden state = [ [0, e7], [0, e7] ]
At time = 147000, finish_layer1 = 1
At time = 147000, finish_layer2 = 1
--------------At time = 147000, CALCULATE LAYER1-------------------

At time =               147000, Local enable = 1
At time =               147000, vector_x = {4, 8}, step = 0

At time = 147000, layer1 hidden state = [ [0, e7], [0, e7] ]
###############At time = 155000, state = 2
At time = 157000, finish_layer1 = 1
At time = 157000, finish_layer2 = 1
--------------At time = 157000, CALCULATE LAYER2-------------------

At time =               157000, Local enable = 0
At time =               157000, vector_x = {xx, xx}, step = 0

At time = 157000, layer2 hidden state = [ [xx, xx], [xx, xx] ]
At time = 167000, finish_layer1 = 1
At time = 167000, finish_layer2 = 1
--------------At time = 167000, CALCULATE LAYER2-------------------

At time =               167000, Local enable = 1
At time =               167000, vector_x = {0, e7}, step = 0

At time = 167000, layer2 hidden state = [ [xx, xx], [xx, xx] ]
At time = 177000, finish_layer1 = 1
At time = 177000, finish_layer2 = 1
--------------At time = 177000, CALCULATE LAYER2-------------------

At time =               177000, Local enable = 1
At time =               177000, vector_x = {0, e7}, step = 0

At time = 177000, layer2 hidden state = [ [xx, xx], [xx, xx] ]
-------At time = 185000, finish_layer2 = 0-----------
At time = 187000, finish_layer1 = 1
At time = 187000, finish_layer2 = 0
--------------At time = 187000, CALCULATE LAYER2-------------------

At time =               187000, Local enable = 1
At time =               187000, vector_x = {0, e7}, step = 0

At time = 187000, layer2 hidden state = [ [xx, xx], [xx, xx] ]
At time = 197000, finish_layer1 = 1
At time = 197000, finish_layer2 = 0
--------------At time = 197000, CALCULATE LAYER2-------------------

At time =               197000, Local enable = 1
At time =               197000, vector_x = {0, e7}, step = 0

At time = 197000, layer2 hidden state = [ [xx, xx], [xx, xx] ]
At time = 207000, finish_layer1 = 1
At time = 207000, finish_layer2 = 0
--------------At time = 207000, CALCULATE LAYER2-------------------

At time =               207000, Local enable = 1
At time =               207000, vector_x = {0, e7}, step = 1

At time = 207000, layer2 hidden state = [ [0, e7], [xx, xx] ]
At time = 217000, finish_layer1 = 1
At time = 217000, finish_layer2 = 0
--------------At time = 217000, CALCULATE LAYER2-------------------

At time =               217000, Local enable = 1
At time =               217000, vector_x = {0, e7}, step = 1

At time = 217000, layer2 hidden state = [ [0, e7], [xx, xx] ]
At time = 227000, finish_layer1 = 1
At time = 227000, finish_layer2 = 0
--------------At time = 227000, CALCULATE LAYER2-------------------

At time =               227000, Local enable = 1
At time =               227000, vector_x = {0, e7}, step = 1

At time = 227000, layer2 hidden state = [ [0, e7], [xx, xx] ]
At time = 237000, finish_layer1 = 1
At time = 237000, finish_layer2 = 0
--------------At time = 237000, CALCULATE LAYER2-------------------

At time =               237000, Local enable = 1
At time =               237000, vector_x = {0, e7}, step = 1

At time = 237000, layer2 hidden state = [ [0, e7], [xx, xx] ]
At time = 247000, finish_layer1 = 1
At time = 247000, finish_layer2 = 0
--------------At time = 247000, CALCULATE LAYER2-------------------

At time =               247000, Local enable = 1
At time =               247000, vector_x = {0, e7}, step = 0

At time = 247000, layer2 hidden state = [ [0, e7], [0, e7] ]
At time = 257000, finish_layer1 = 1
At time = 257000, finish_layer2 = 0
--------------At time = 257000, CALCULATE LAYER2-------------------

At time =               257000, Local enable = 1
At time =               257000, vector_x = {0, e7}, step = 0

At time = 257000, layer2 hidden state = [ [0, e7], [0, e7] ]
At time = 267000, finish_layer1 = 1
At time = 267000, finish_layer2 = 1
--------------At time = 267000, CALCULATE LAYER2-------------------

At time =               267000, Local enable = 1
At time =               267000, vector_x = {0, e7}, step = 0

At time = 267000, layer2 hidden state = [ [0, e7], [0, e7] ]
###############At time = 275000, state = 3
At time = 277000, finish_layer1 = 1
At time = 277000, finish_layer2 = 1

------------------At time = 277000, CALCULATE FC -----------------------
At time = 277000, vector_input = [0, e7, 0, e7]
At time = 277000, vector_bias = [abcd0123, abcd012d]
At time = 277000, vector_output = [xx, xx]
###############At time = 285000, state = 4
At time = 287000, finish_layer1 = 1
At time = 287000, finish_layer2 = 1

------------------At time = 287000, OUTPUT     -----------------------
At time = 287000, vector_output = [7f, c1]
###############At time = 295000, state = 0

---------------------Time =               295000, finish = 1--------------------
At time = 297000, finish_layer1 = 1
At time = 297000, finish_layer2 = 1

------------------At time = 297000, OUTPUT     -----------------------
At time = 297000, vector_output = [7f, c1]
At time = 307000, finish_layer1 = 1
At time = 307000, finish_layer2 = 1

 FINISH!!!!!!!!!!!!!!!!!!!!!!!!!!!
At time = 317000, finish_layer1 = 1
At time = 317000, finish_layer2 = 1

 FINISH!!!!!!!!!!!!!!!!!!!!!!!!!!!
At time = 327000, finish_layer1 = 1
At time = 327000, finish_layer2 = 1

 FINISH!!!!!!!!!!!!!!!!!!!!!!!!!!!
At time = 337000, finish_layer1 = 1
At time = 337000, finish_layer2 = 1

 FINISH!!!!!!!!!!!!!!!!!!!!!!!!!!!
At time = 347000, finish_layer1 = 1
At time = 347000, finish_layer2 = 1

 FINISH!!!!!!!!!!!!!!!!!!!!!!!!!!!
At time = 357000, finish_layer1 = 1
At time = 357000, finish_layer2 = 1

 FINISH!!!!!!!!!!!!!!!!!!!!!!!!!!!
At time = 367000, finish_layer1 = 1
At time = 367000, finish_layer2 = 1

 FINISH!!!!!!!!!!!!!!!!!!!!!!!!!!!
At time = 377000, finish_layer1 = 1
At time = 377000, finish_layer2 = 1

 FINISH!!!!!!!!!!!!!!!!!!!!!!!!!!!
At time = 387000, finish_layer1 = 1
At time = 387000, finish_layer2 = 1

 FINISH!!!!!!!!!!!!!!!!!!!!!!!!!!!
At time = 397000, finish_layer1 = 1
At time = 397000, finish_layer2 = 1

 FINISH!!!!!!!!!!!!!!!!!!!!!!!!!!!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_operation_controller_real_data_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 7920.180 ; gain = 82.230 ; free physical = 3977 ; free virtual = 12969
synth_design -top operation_controller -part xc7z020clg400-1 -lint 
Command: synth_design -top operation_controller -part xc7z020clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8555.250 ; gain = 370.797 ; free physical = 3350 ; free virtual = 12306
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'operation_controller' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/operation_controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lstm_layer' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv:23]
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_TIMESTEPS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LSTM_Unit' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:23]
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
	Parameter INDEX bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_weights_input' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv:23]
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calculate_weights_input' (1#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv:23]
INFO: [Synth 8-6157] synthesizing module 'calculate_recurrent' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv:23]
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sigmoid' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv:23]
	Parameter INPUT_WIDTH bound to: 32 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sigmoid' (2#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tanh' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv:24]
	Parameter OUTPUT_WIDTH bound to: 8 - type: integer 
	Parameter INPUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tanh' (3#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_recurrent' (4#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv:23]
INFO: [Synth 8-6157] synthesizing module 'calculate_cell' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv:23]
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tanh_16b' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv:23]
	Parameter INPUT_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tanh_16b' (5#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv:23]
WARNING: [Synth 8-6014] Unused sequential element buffer_forget_cell_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv:45]
WARNING: [Synth 8-6014] Unused sequential element buffer_input_cell_update_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv:46]
WARNING: [Synth 8-6014] Unused sequential element buffer_forget_cell_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv:59]
WARNING: [Synth 8-6014] Unused sequential element buffer_input_cell_update_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'calculate_cell' (6#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv:23]
INFO: [Synth 8-6157] synthesizing module 'calculate_output' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:23]
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
	Parameter INDEX bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element buffer_output_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:40]
WARNING: [Synth 8-6014] Unused sequential element buffer_output_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'calculate_output' (7#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:23]
WARNING: [Synth 8-6104] Input port 'vector_ht_prev' has an internal driver [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'LSTM_Unit' (8#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LSTM_Unit__parameterized0' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:23]
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
	Parameter INDEX bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_output__parameterized0' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:23]
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
	Parameter INDEX bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element buffer_output_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:40]
WARNING: [Synth 8-6014] Unused sequential element buffer_output_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'calculate_output__parameterized0' (8#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:23]
WARNING: [Synth 8-6104] Input port 'vector_ht_prev' has an internal driver [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'LSTM_Unit__parameterized0' (8#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'lstm_layer' (9#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reshape' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/reshape.sv:23]
	Parameter SIZE_ROW bound to: 2 - type: integer 
	Parameter SIZE_COL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reshape' (10#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/reshape.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fully_connected' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/fully_connected.sv:23]
	Parameter NUMBER_OUTPUTS bound to: 2 - type: integer 
	Parameter NUMBER_INPUTS bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'label_buffers_reg[1]' and it is trimmed from '32' to '8' bits. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/fully_connected.sv:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'label_buffers_reg[0]' and it is trimmed from '32' to '8' bits. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/fully_connected.sv:55]
WARNING: [Synth 8-7137] Register labels_reg[0] in module fully_connected has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/fully_connected.sv:47]
WARNING: [Synth 8-7137] Register labels_reg[1] in module fully_connected has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/fully_connected.sv:47]
WARNING: [Synth 8-7137] Register labels_reg[0] in module fully_connected has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/fully_connected.sv:47]
WARNING: [Synth 8-7137] Register labels_reg[1] in module fully_connected has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/fully_connected.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'fully_connected' (11#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/fully_connected.sv:23]
WARNING: [Synth 8-6014] Unused sequential element enable_output_reg was removed.  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/operation_controller.sv:151]
INFO: [Synth 8-6155] done synthesizing module 'operation_controller' (12#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/operation_controller.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8697.109 ; gain = 512.656 ; free physical = 3191 ; free virtual = 12150
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Apr  3 09:45:00 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-1 | 1            | 0        |
| ASSIGN-5 | 5            | 0        |
| ASSIGN-6 | 5            | 0        |
| ASSIGN-7 | 24           | 0        |
| ASSIGN-9 | 3            | 0        |
| RESET-2  | 4            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'output_forget_3' are not set. First unset bit index is 7. 
RTL Name 'output_forget_3', Hierarchy 'LSTM_Unit', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv', Line 71.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'output_input_3' are not set. First unset bit index is 7. 
RTL Name 'output_input_3', Hierarchy 'LSTM_Unit', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv', Line 70.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'output_output_3' are not set. First unset bit index is 7. 
RTL Name 'output_output_3', Hierarchy 'LSTM_Unit', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv', Line 73.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array vector_ht_prev[0], first multi-driven bit index is 0.
RTL Name 'vector_ht_prev[0]', Hierarchy 'LSTM_Unit', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv', Line 40.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array vector_ht_prev[1], first multi-driven bit index is 0.
RTL Name 'vector_ht_prev[1]', Hierarchy 'LSTM_Unit', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv', Line 40.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'buffer_cell' are not read. First unread bit index is 0. 
RTL Name 'buffer_cell', Hierarchy 'calculate_cell', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv', Line 40.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array buffer_forget_cell, first multi-driven bit index is 0.
RTL Name 'buffer_forget_cell', Hierarchy 'calculate_cell', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv', Line 38.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array buffer_input_cell_update, first multi-driven bit index is 0.
RTL Name 'buffer_input_cell_update', Hierarchy 'calculate_cell', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv', Line 39.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'finish_cell'.
RTL Name 'finish_cell', Hierarchy 'calculate_cell', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv', Line 33.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array buffer_output, first multi-driven bit index is 0.
RTL Name 'buffer_output', Hierarchy 'calculate_output', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv', Line 36.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'finish_output'.
RTL Name 'finish_output', Hierarchy 'calculate_output', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv', Line 33.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array cell_buffer, first multi-driven bit index is 0.
RTL Name 'cell_buffer', Hierarchy 'calculate_recurrent', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv', Line 48.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'finish_recurrent'.
RTL Name 'finish_recurrent', Hierarchy 'calculate_recurrent', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv', Line 38.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array forget_buffer, first multi-driven bit index is 0.
RTL Name 'forget_buffer', Hierarchy 'calculate_recurrent', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv', Line 47.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array input_buffer, first multi-driven bit index is 0.
RTL Name 'input_buffer', Hierarchy 'calculate_recurrent', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv', Line 46.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array output_buffer, first multi-driven bit index is 0.
RTL Name 'output_buffer', Hierarchy 'calculate_recurrent', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv', Line 49.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'output_forget_3' are not set. First unset bit index is 7. 
RTL Name 'output_forget_3', Hierarchy 'calculate_recurrent', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv', Line 40.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'output_input_3' are not set. First unset bit index is 7. 
RTL Name 'output_input_3', Hierarchy 'calculate_recurrent', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv', Line 39.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'output_output_3' are not set. First unset bit index is 7. 
RTL Name 'output_output_3', Hierarchy 'calculate_recurrent', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv', Line 42.
WARNING: [Synth 37-103] [RESET-2]Register input_buffer_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'input_buffer_reg', Hierarchy 'calculate_recurrent', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv', Line 63.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array cell_buffer, first multi-driven bit index is 0.
RTL Name 'cell_buffer', Hierarchy 'calculate_weights_input', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv', Line 46.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'finish_input'.
RTL Name 'finish_input', Hierarchy 'calculate_weights_input', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv', Line 37.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array forget_buffer, first multi-driven bit index is 0.
RTL Name 'forget_buffer', Hierarchy 'calculate_weights_input', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv', Line 45.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array input_buffer, first multi-driven bit index is 0.
RTL Name 'input_buffer', Hierarchy 'calculate_weights_input', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv', Line 44.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array output_buffer, first multi-driven bit index is 0.
RTL Name 'output_buffer', Hierarchy 'calculate_weights_input', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv', Line 47.
WARNING: [Synth 37-103] [RESET-2]Register input_buffer_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'input_buffer_reg', Hierarchy 'calculate_weights_input', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv', Line 50.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'label_buffers[0]' are not read. First unread bit index is 8. 
RTL Name 'label_buffers[0]', Hierarchy 'fully_connected', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/fully_connected.sv', Line 37.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'label_buffers[1]' are not read. First unread bit index is 8. 
RTL Name 'label_buffers[1]', Hierarchy 'fully_connected', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/fully_connected.sv', Line 37.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'finish_fully'.
RTL Name 'finish_fully', Hierarchy 'fully_connected', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/fully_connected.sv', Line 32.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 1 8) of add/sub cluster ending with expression '(step + 1)' could yield maximum size of 9, but only width of 1 is being used.
Hierarchy 'lstm_layer', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv', Line 166.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'finish_output_orig' declared and are not set.
RTL Name 'finish_output_orig', Hierarchy 'lstm_layer', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv', Line 155.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'buffer_vector_ht_prev[0]' was assigned but not read. 
RTL Name 'buffer_vector_ht_prev[0]', Hierarchy 'lstm_layer', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv', Line 57.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'buffer_vector_ht_prev[1]' was assigned but not read. 
RTL Name 'buffer_vector_ht_prev[1]', Hierarchy 'lstm_layer', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv', Line 57.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'last_timestep'.
RTL Name 'last_timestep', Hierarchy 'lstm_layer', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv', Line 48.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array step, first multi-driven bit index is 0.
RTL Name 'step', Hierarchy 'lstm_layer', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv', Line 49.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array vector_ht_prev[0], first multi-driven bit index is 0.
RTL Name 'vector_ht_prev[0]', Hierarchy 'lstm_layer', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv', Line 55.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array vector_ht_prev[1], first multi-driven bit index is 0.
RTL Name 'vector_ht_prev[1]', Hierarchy 'lstm_layer', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv', Line 55.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array vector_x[0], first multi-driven bit index is 0.
RTL Name 'vector_x[0]', Hierarchy 'lstm_layer', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv', Line 53.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array vector_x[1], first multi-driven bit index is 0.
RTL Name 'vector_x[1]', Hierarchy 'lstm_layer', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv', Line 53.
WARNING: [Synth 37-103] [RESET-2]Register local_enable_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'local_enable_reg', Hierarchy 'lstm_layer', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv', Line 137.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'finish_output' declared and are not set.
RTL Name 'finish_output', Hierarchy 'operation_controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/operation_controller.sv', Line 78.
WARNING: [Synth 37-103] [RESET-2]Register state_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'state_reg', Hierarchy 'operation_controller', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/operation_controller.sv', Line 143.
INFO: [Synth 37-85] Total of 42 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'genblk1[0].u1 ' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'genblk1[0].u1 ' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.44 . Memory (MB): peak = 8711.953 ; gain = 0.000 ; free physical = 3198 ; free virtual = 12157
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8855.727 ; gain = 0.000 ; free physical = 3150 ; free virtual = 12123
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 59 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 8855.727 ; gain = 935.547 ; free physical = 3150 ; free virtual = 12122
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] 
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/utils_1/imports/synth_1/LSTM_Unit.dcp with file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.runs/synth_1/operation_controller.dcp
launch_runs synth_1 -jobs 8
[Wed Apr  3 10:06:31 2024] Launched synth_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Apr  3 10:07:44 2024] Launched impl_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9234.652 ; gain = 0.000 ; free physical = 3212 ; free virtual = 12496
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9234.652 ; gain = 0.000 ; free physical = 3223 ; free virtual = 12499
Restored from archive | CPU: 0.040000 secs | Memory: 0.247818 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9234.652 ; gain = 0.000 ; free physical = 3223 ; free virtual = 12499
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9381.793 ; gain = 0.000 ; free physical = 3035 ; free virtual = 12296
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -simset [get_filesets operation_controller ] -mode post-synthesis -type functional
Command: launch_simulation  -simset operation_controller -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'tb_operation_controller_real_data'
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'operation_controller'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9603.672 ; gain = 0.000 ; free physical = 2797 ; free virtual = 12065
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9650.961 ; gain = 0.000 ; free physical = 2769 ; free virtual = 12025
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/synth/func/xsim/tb_operation_controller_real_data_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/synth/func/xsim/tb_operation_controller_real_data_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_operation_controller_real_data' in fileset 'operation_controller'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/synth/func/xsim'
xvlog --incr --relax -L uvm -prj tb_operation_controller_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/synth/func/xsim/tb_operation_controller_real_data_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-311] analyzing module LSTM_Unit_9
INFO: [VRFC 10-311] analyzing module LSTM_Unit__parameterized0
INFO: [VRFC 10-311] analyzing module LSTM_Unit__parameterized0_10
INFO: [VRFC 10-311] analyzing module calculate_cell
INFO: [VRFC 10-311] analyzing module calculate_cell_2
INFO: [VRFC 10-311] analyzing module calculate_output
INFO: [VRFC 10-311] analyzing module calculate_output__parameterized0
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-311] analyzing module calculate_recurrent_3
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-311] analyzing module calculate_weights_input_4
INFO: [VRFC 10-311] analyzing module fully_connected
INFO: [VRFC 10-311] analyzing module lstm_layer
INFO: [VRFC 10-311] analyzing module lstm_layer_0
INFO: [VRFC 10-311] analyzing module operation_controller
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-311] analyzing module sigmoid_1
INFO: [VRFC 10-311] analyzing module sigmoid_6
INFO: [VRFC 10-311] analyzing module sigmoid_7
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-311] analyzing module tanh_16b
INFO: [VRFC 10-311] analyzing module tanh_16b_8
INFO: [VRFC 10-311] analyzing module tanh_5
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_operation_controller_real_data
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/synth/func/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot tb_operation_controller_real_data_func_synth xil_defaultlib.tb_operation_controller_real_data xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot tb_operation_controller_real_data_func_synth xil_defaultlib.tb_operation_controller_real_data xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'labels' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:72]
ERROR: [VRFC 10-3180] cannot find port 'bias' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:71]
ERROR: [VRFC 10-3180] cannot find port 'matrix_weights' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:70]
ERROR: [VRFC 10-3180] cannot find port 'output_bias' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:69]
ERROR: [VRFC 10-3180] cannot find port 'cell_bias' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:68]
ERROR: [VRFC 10-3180] cannot find port 'forget_bias' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:67]
ERROR: [VRFC 10-3180] cannot find port 'input_bias' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:66]
ERROR: [VRFC 10-3180] cannot find port 'r_output_weights' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:65]
ERROR: [VRFC 10-3180] cannot find port 'r_cell_weights' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:64]
ERROR: [VRFC 10-3180] cannot find port 'r_forget_weights' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:63]
ERROR: [VRFC 10-3180] cannot find port 'r_input_weights' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:62]
ERROR: [VRFC 10-3180] cannot find port 'output_weights' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:61]
ERROR: [VRFC 10-3180] cannot find port 'cell_weights' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:60]
ERROR: [VRFC 10-3180] cannot find port 'forget_weights' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:59]
ERROR: [VRFC 10-3180] cannot find port 'input_weights' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:58]
ERROR: [VRFC 10-3180] cannot find port 'matrix_x' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:57]
WARNING: [VRFC 10-2861] module 'operation_controller' does not have a parameter named NUMBER_OF_FEATURES [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:53]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets operation_controller ] -mode post-synthesis -type timing
Command: launch_simulation  -simset operation_controller -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_operation_controller_real_data'
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'operation_controller'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/synth/timing/xsim/tb_operation_controller_real_data_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/synth/timing/xsim/tb_operation_controller_real_data_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/synth/timing/xsim/tb_operation_controller_real_data_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/synth/timing/xsim/tb_operation_controller_real_data_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_operation_controller_real_data' in fileset 'operation_controller'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/synth/timing/xsim'
xvlog --incr --relax -L uvm -prj tb_operation_controller_real_data_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/synth/timing/xsim/tb_operation_controller_real_data_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-311] analyzing module LSTM_Unit_9
INFO: [VRFC 10-311] analyzing module LSTM_Unit__parameterized0
INFO: [VRFC 10-311] analyzing module LSTM_Unit__parameterized0_10
INFO: [VRFC 10-311] analyzing module calculate_cell
INFO: [VRFC 10-311] analyzing module calculate_cell_2
INFO: [VRFC 10-311] analyzing module calculate_output
INFO: [VRFC 10-311] analyzing module calculate_output__parameterized0
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-311] analyzing module calculate_recurrent_3
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-311] analyzing module calculate_weights_input_4
INFO: [VRFC 10-311] analyzing module fully_connected
INFO: [VRFC 10-311] analyzing module lstm_layer
INFO: [VRFC 10-311] analyzing module lstm_layer_0
INFO: [VRFC 10-311] analyzing module operation_controller
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-311] analyzing module sigmoid_1
INFO: [VRFC 10-311] analyzing module sigmoid_6
INFO: [VRFC 10-311] analyzing module sigmoid_7
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-311] analyzing module tanh_16b
INFO: [VRFC 10-311] analyzing module tanh_16b_8
INFO: [VRFC 10-311] analyzing module tanh_5
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_operation_controller_real_data
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/synth/timing/xsim'
xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot tb_operation_controller_real_data_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_operation_controller_real_data xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot tb_operation_controller_real_data_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_operation_controller_real_data xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'labels' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:72]
ERROR: [VRFC 10-3180] cannot find port 'bias' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:71]
ERROR: [VRFC 10-3180] cannot find port 'matrix_weights' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:70]
ERROR: [VRFC 10-3180] cannot find port 'output_bias' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:69]
ERROR: [VRFC 10-3180] cannot find port 'cell_bias' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:68]
ERROR: [VRFC 10-3180] cannot find port 'forget_bias' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:67]
ERROR: [VRFC 10-3180] cannot find port 'input_bias' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:66]
ERROR: [VRFC 10-3180] cannot find port 'r_output_weights' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:65]
ERROR: [VRFC 10-3180] cannot find port 'r_cell_weights' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:64]
ERROR: [VRFC 10-3180] cannot find port 'r_forget_weights' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:63]
ERROR: [VRFC 10-3180] cannot find port 'r_input_weights' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:62]
ERROR: [VRFC 10-3180] cannot find port 'output_weights' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:61]
ERROR: [VRFC 10-3180] cannot find port 'cell_weights' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:60]
ERROR: [VRFC 10-3180] cannot find port 'forget_weights' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:59]
ERROR: [VRFC 10-3180] cannot find port 'input_weights' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:58]
ERROR: [VRFC 10-3180] cannot find port 'matrix_x' on this module [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:57]
WARNING: [VRFC 10-2861] module 'operation_controller' does not have a parameter named NUMBER_OF_FEATURES [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_operation_controller_real_data.sv:53]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/operation_controller/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
