Reading OpenROAD database at '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/39-openroad-repairantennas/1-diodeinsertion/state_machine.odb'…
Reading library file at '/Users/ricardonunes/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/xhwkk1nyrhfgxgb87jl3m1gz0fbr8vi4-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0337] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0337] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0559] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   state_machine
Die area:                 ( 0 0 ) ( 145000 50000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     372
Number of terminals:      95
Number of snets:          2
Number of nets:           315

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 97.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 8099.
[INFO DRT-0033] mcon shape region query size = 4395.
[INFO DRT-0033] met1 shape region query size = 1170.
[INFO DRT-0033] via shape region query size = 55.
[INFO DRT-0033] met2 shape region query size = 80.
[INFO DRT-0033] via2 shape region query size = 44.
[INFO DRT-0033] met3 shape region query size = 79.
[INFO DRT-0033] via3 shape region query size = 44.
[INFO DRT-0033] met4 shape region query size = 15.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 330 pins.
[INFO DRT-0081]   Complete 91 unique inst patterns.
[INFO DRT-0084]   Complete 151 groups.
#scanned instances     = 372
#unique  instances     = 97
#stdCellGenAp          = 2329
#stdCellValidPlanarAp  = 24
#stdCellValidViaAp     = 1856
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 881
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:03, memory = 88.34 (MB), peak = 88.34 (MB)

Number of guides:     2202

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 21 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 7 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 703.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 603.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 366.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 83.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1070 vertical wires in 1 frboxes and 686 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 84 vertical wires in 1 frboxes and 242 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 92.81 (MB), peak = 92.81 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 92.83 (MB), peak = 92.83 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 129.45 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 130.95 (MB).
    Completing 30% with 81 violations.
    elapsed time = 00:00:08, memory = 125.78 (MB).
[INFO DRT-0199]   Number of violations = 192.
Viol/Layer        met1   met2
Metal Spacing       28      2
Min Hole             1      0
Recheck             24      5
Short              131      1
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:08, memory = 148.37 (MB), peak = 398.35 (MB)
Total wire length = 9500 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4410 um.
Total wire length on LAYER met2 = 2802 um.
Total wire length on LAYER met3 = 2287 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1939.
Up-via summary (total 1939):.

-----------------------
 FR_MASTERSLICE       0
            li1     855
           met1     969
           met2     115
           met3       0
           met4       0
-----------------------
                   1939


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 192 violations.
    elapsed time = 00:00:00, memory = 129.33 (MB).
    Completing 20% with 192 violations.
    elapsed time = 00:00:02, memory = 129.07 (MB).
    Completing 30% with 135 violations.
    elapsed time = 00:00:02, memory = 130.49 (MB).
    Completing 40% with 135 violations.
    elapsed time = 00:00:02, memory = 129.62 (MB).
    Completing 50% with 135 violations.
    elapsed time = 00:00:02, memory = 130.08 (MB).
    Completing 60% with 135 violations.
    elapsed time = 00:00:04, memory = 129.83 (MB).
    Completing 70% with 96 violations.
    elapsed time = 00:00:04, memory = 129.68 (MB).
    Completing 80% with 96 violations.
    elapsed time = 00:00:04, memory = 129.75 (MB).
[INFO DRT-0199]   Number of violations = 96.
Viol/Layer        met1   met2
Metal Spacing       12      0
Min Hole             1      0
Short               81      2
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 150.00 (MB), peak = 399.77 (MB)
Total wire length = 9468 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4330 um.
Total wire length on LAYER met2 = 2785 um.
Total wire length on LAYER met3 = 2344 um.
Total wire length on LAYER met4 = 8 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1951.
Up-via summary (total 1951):.

-----------------------
 FR_MASTERSLICE       0
            li1     855
           met1     970
           met2     124
           met3       2
           met4       0
-----------------------
                   1951


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 96 violations.
    elapsed time = 00:00:00, memory = 150.00 (MB).
    Completing 20% with 96 violations.
    elapsed time = 00:00:00, memory = 146.91 (MB).
    Completing 30% with 91 violations.
    elapsed time = 00:00:00, memory = 143.91 (MB).
    Completing 40% with 91 violations.
    elapsed time = 00:00:02, memory = 130.54 (MB).
    Completing 50% with 91 violations.
    elapsed time = 00:00:02, memory = 130.48 (MB).
    Completing 60% with 91 violations.
    elapsed time = 00:00:03, memory = 130.48 (MB).
    Completing 70% with 90 violations.
    elapsed time = 00:00:04, memory = 135.67 (MB).
    Completing 80% with 90 violations.
    elapsed time = 00:00:05, memory = 131.36 (MB).
[INFO DRT-0199]   Number of violations = 82.
Viol/Layer        met1   met2
Metal Spacing       11      1
Short               68      2
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 150.21 (MB), peak = 399.77 (MB)
Total wire length = 9478 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4339 um.
Total wire length on LAYER met2 = 2762 um.
Total wire length on LAYER met3 = 2367 um.
Total wire length on LAYER met4 = 8 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1928.
Up-via summary (total 1928):.

-----------------------
 FR_MASTERSLICE       0
            li1     855
           met1     941
           met2     130
           met3       2
           met4       0
-----------------------
                   1928


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 82 violations.
    elapsed time = 00:00:00, memory = 141.60 (MB).
    Completing 20% with 82 violations.
    elapsed time = 00:00:00, memory = 141.09 (MB).
    Completing 30% with 25 violations.
    elapsed time = 00:00:01, memory = 130.11 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 150.17 (MB), peak = 399.77 (MB)
Total wire length = 9457 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4114 um.
Total wire length on LAYER met2 = 2797 um.
Total wire length on LAYER met3 = 2537 um.
Total wire length on LAYER met4 = 8 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1982.
Up-via summary (total 1982):.

-----------------------
 FR_MASTERSLICE       0
            li1     855
           met1     970
           met2     155
           met3       2
           met4       0
-----------------------
                   1982


[INFO DRT-0198] Complete detail routing.
Total wire length = 9457 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4114 um.
Total wire length on LAYER met2 = 2797 um.
Total wire length on LAYER met3 = 2537 um.
Total wire length on LAYER met4 = 8 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1982.
Up-via summary (total 1982):.

-----------------------
 FR_MASTERSLICE       0
            li1     855
           met1     970
           met2     155
           met3       2
           met4       0
-----------------------
                   1982


[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:22, memory = 150.17 (MB), peak = 399.77 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/41-openroad-detailedrouting/state_machine.odb'…
Writing netlist to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/41-openroad-detailedrouting/state_machine.nl.v'…
Writing powered netlist to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/41-openroad-detailedrouting/state_machine.pnl.v'…
Writing layout to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/41-openroad-detailedrouting/state_machine.def'…
Writing timing constraints to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-07_18-29-36/41-openroad-detailedrouting/state_machine.sdc'…
