

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9'
================================================================
* Date:           Mon Jan 26 23:10:53 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.583 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1028|     1028|  10.280 us|  10.280 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_90_8_VITIS_LOOP_91_9  |     1026|     1026|         4|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:91]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:90]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten111 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten111"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln90 = store i9 0, i9 %i" [top.cpp:90]   --->   Operation 12 'store' 'store_ln90' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln91 = store i7 0, i7 %j" [top.cpp:91]   --->   Operation 13 'store' 'store_ln91' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body73"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten111_load = load i11 %indvar_flatten111" [top.cpp:90]   --->   Operation 15 'load' 'indvar_flatten111_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.94ns)   --->   "%icmp_ln90 = icmp_eq  i11 %indvar_flatten111_load, i11 1024" [top.cpp:90]   --->   Operation 16 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.94ns)   --->   "%add_ln90_9 = add i11 %indvar_flatten111_load, i11 1" [top.cpp:90]   --->   Operation 17 'add' 'add_ln90_9' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.inc84, void %for.body73.1.preheader.exitStub" [top.cpp:90]   --->   Operation 18 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:90]   --->   Operation 19 'load' 'j_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:90]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i7 %j_load" [top.cpp:90]   --->   Operation 21 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.92ns)   --->   "%add_ln90 = add i9 %i_load, i9 1" [top.cpp:90]   --->   Operation 22 'add' 'add_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [top.cpp:91]   --->   Operation 23 'bitselect' 'tmp' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.44ns)   --->   "%select_ln91 = select i1 %tmp, i6 0, i6 %trunc_ln90" [top.cpp:91]   --->   Operation 24 'select' 'select_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i6 %select_ln91" [top.cpp:90]   --->   Operation 25 'zext' 'zext_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.45ns)   --->   "%select_ln90 = select i1 %tmp, i9 %add_ln90, i9 %i_load" [top.cpp:90]   --->   Operation 26 'select' 'select_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i9 %select_ln90" [top.cpp:93]   --->   Operation 27 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln91, i32 4, i32 5" [top.cpp:91]   --->   Operation 28 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln93, i2 %lshr_ln2" [top.cpp:93]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i10 %tmp_s" [top.cpp:93]   --->   Operation 30 'zext' 'zext_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9, i64 0, i64 %zext_ln93" [top.cpp:93]   --->   Operation 31 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr" [top.cpp:93]   --->   Operation 32 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load' <Predicate = (!icmp_ln90)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (0.88ns)   --->   "%add_ln91 = add i7 %zext_ln90, i7 16" [top.cpp:91]   --->   Operation 33 'add' 'add_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln90 = store i11 %add_ln90_9, i11 %indvar_flatten111" [top.cpp:90]   --->   Operation 34 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln90 = store i9 %select_ln90, i9 %i" [top.cpp:90]   --->   Operation 35 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln91 = store i7 %add_ln91, i7 %j" [top.cpp:91]   --->   Operation 36 'store' 'store_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body73" [top.cpp:91]   --->   Operation 37 'br' 'br_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.58>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_90_8_VITIS_LOOP_91_9_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [top.cpp:92]   --->   Operation 40 'specpipeline' 'specpipeline_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%col_sum_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum" [top.cpp:93]   --->   Operation 41 'read' 'col_sum_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%col_sum_16_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_16" [top.cpp:93]   --->   Operation 42 'read' 'col_sum_16_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%col_sum_32_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_32" [top.cpp:93]   --->   Operation 43 'read' 'col_sum_32_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%col_sum_48_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_48" [top.cpp:93]   --->   Operation 44 'read' 'col_sum_48_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.60ns)   --->   "%tmp_16 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %col_sum_read, i6 16, i24 %col_sum_16_read, i6 32, i24 %col_sum_32_read, i6 48, i24 %col_sum_48_read, i24 0, i6 %select_ln91" [top.cpp:93]   --->   Operation 45 'sparsemux' 'tmp_16' <Predicate = true> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i24 %tmp_16" [top.cpp:93]   --->   Operation 46 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr" [top.cpp:93]   --->   Operation 47 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln93_1 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load" [top.cpp:93]   --->   Operation 48 'sext' 'sext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.10ns)   --->   "%col_sum_1 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load, i24 %tmp_16" [top.cpp:93]   --->   Operation 49 'add' 'col_sum_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.10ns)   --->   "%add_ln93_1 = add i25 %sext_ln93_1, i25 %sext_ln93" [top.cpp:93]   --->   Operation 50 'add' 'add_ln93_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.12ns)   --->   "%icmp_ln93 = icmp_eq  i25 %add_ln93_1, i25 0" [top.cpp:93]   --->   Operation 51 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %if.end.i.i210, void %if.then.i.i208" [top.cpp:93]   --->   Operation 52 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.case.485060, i6 0, void %V32.i.i27.i.i180462.case.05057, i6 16, void %V32.i.i27.i.i180462.case.165058, i6 32, void %V32.i.i27.i.i180462.case.325059" [top.cpp:93]   --->   Operation 53 'switch' 'switch_ln93' <Predicate = (icmp_ln93)> <Delay = 0.88>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 0" [top.cpp:93]   --->   Operation 54 'write' 'write_ln93' <Predicate = (icmp_ln93 & select_ln91 == 32)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5056" [top.cpp:93]   --->   Operation 55 'br' 'br_ln93' <Predicate = (icmp_ln93 & select_ln91 == 32)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 0" [top.cpp:93]   --->   Operation 56 'write' 'write_ln93' <Predicate = (icmp_ln93 & select_ln91 == 16)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5056" [top.cpp:93]   --->   Operation 57 'br' 'br_ln93' <Predicate = (icmp_ln93 & select_ln91 == 16)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum, i24 0" [top.cpp:93]   --->   Operation 58 'write' 'write_ln93' <Predicate = (icmp_ln93 & select_ln91 == 0)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5056" [top.cpp:93]   --->   Operation 59 'br' 'br_ln93' <Predicate = (icmp_ln93 & select_ln91 == 0)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 0" [top.cpp:93]   --->   Operation 60 'write' 'write_ln93' <Predicate = (icmp_ln93 & select_ln91 != 0 & select_ln91 != 16 & select_ln91 != 32)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5056" [top.cpp:93]   --->   Operation 61 'br' 'br_ln93' <Predicate = (icmp_ln93 & select_ln91 != 0 & select_ln91 != 16 & select_ln91 != 32)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln93 = br void %if.end.i.i210" [top.cpp:93]   --->   Operation 62 'br' 'br_ln93' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln93_1, i32 24" [top.cpp:93]   --->   Operation 63 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.case.48, i6 0, void %V32.i.i27.i.i180462.case.0, i6 16, void %V32.i.i27.i.i180462.case.16, i6 32, void %V32.i.i27.i.i180462.case.32" [top.cpp:93]   --->   Operation 64 'switch' 'switch_ln93' <Predicate = true> <Delay = 0.88>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_1, i32 23" [top.cpp:93]   --->   Operation 65 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln93)   --->   "%xor_ln93 = xor i1 %tmp_34, i1 1" [top.cpp:93]   --->   Operation 66 'xor' 'xor_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln93 = and i1 %tmp_35, i1 %xor_ln93" [top.cpp:93]   --->   Operation 67 'and' 'and_ln93' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_1)   --->   "%xor_ln93_1 = xor i1 %tmp_35, i1 1" [top.cpp:93]   --->   Operation 68 'xor' 'xor_ln93_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln93_1 = and i1 %tmp_34, i1 %xor_ln93_1" [top.cpp:93]   --->   Operation 69 'and' 'and_ln93_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.33ns)   --->   "%xor_ln93_2 = xor i1 %tmp_34, i1 %tmp_35" [top.cpp:93]   --->   Operation 70 'xor' 'xor_ln93_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %xor_ln93_2, void %for.inc81, void %if.end.i.i.i232" [top.cpp:93]   --->   Operation 71 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93, void %if.else.i.i.i241, void %if.then2.i.i.i240" [top.cpp:93]   --->   Operation 72 'br' 'br_ln93' <Predicate = (xor_ln93_2)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93_1, void %if.end15.i.i.i248, void %if.then9.i.i.i247" [top.cpp:93]   --->   Operation 73 'br' 'br_ln93' <Predicate = (xor_ln93_2 & !and_ln93)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.case.485050, i6 0, void %V32.i.i27.i.i180462.case.05047, i6 16, void %V32.i.i27.i.i180462.case.165048, i6 32, void %V32.i.i27.i.i180462.case.325049" [top.cpp:93]   --->   Operation 74 'switch' 'switch_ln93' <Predicate = (xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.88>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln93 = br void %if.end15.i.i.i248" [top.cpp:93]   --->   Operation 75 'br' 'br_ln93' <Predicate = (xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc81" [top.cpp:93]   --->   Operation 76 'br' 'br_ln93' <Predicate = (xor_ln93_2 & !and_ln93)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.case.485055, i6 0, void %V32.i.i27.i.i180462.case.05052, i6 16, void %V32.i.i27.i.i180462.case.165053, i6 32, void %V32.i.i27.i.i180462.case.325054" [top.cpp:93]   --->   Operation 77 'switch' 'switch_ln93' <Predicate = (xor_ln93_2 & and_ln93)> <Delay = 0.88>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc81" [top.cpp:93]   --->   Operation 78 'br' 'br_ln93' <Predicate = (xor_ln93_2 & and_ln93)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.48>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 %col_sum_1" [top.cpp:93]   --->   Operation 79 'write' 'write_ln93' <Predicate = (select_ln91 == 32)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit" [top.cpp:93]   --->   Operation 80 'br' 'br_ln93' <Predicate = (select_ln91 == 32)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 %col_sum_1" [top.cpp:93]   --->   Operation 81 'write' 'write_ln93' <Predicate = (select_ln91 == 16)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit" [top.cpp:93]   --->   Operation 82 'br' 'br_ln93' <Predicate = (select_ln91 == 16)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum, i24 %col_sum_1" [top.cpp:93]   --->   Operation 83 'write' 'write_ln93' <Predicate = (select_ln91 == 0)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit" [top.cpp:93]   --->   Operation 84 'br' 'br_ln93' <Predicate = (select_ln91 == 0)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 %col_sum_1" [top.cpp:93]   --->   Operation 85 'write' 'write_ln93' <Predicate = (select_ln91 != 0 & select_ln91 != 16 & select_ln91 != 32)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit" [top.cpp:93]   --->   Operation 86 'br' 'br_ln93' <Predicate = (select_ln91 != 0 & select_ln91 != 16 & select_ln91 != 32)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 103 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 8388608" [top.cpp:93]   --->   Operation 87 'write' 'write_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5046" [top.cpp:93]   --->   Operation 88 'br' 'br_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 8388608" [top.cpp:93]   --->   Operation 89 'write' 'write_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5046" [top.cpp:93]   --->   Operation 90 'br' 'br_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum, i24 8388608" [top.cpp:93]   --->   Operation 91 'write' 'write_ln93' <Predicate = (select_ln91 == 0 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5046" [top.cpp:93]   --->   Operation 92 'br' 'br_ln93' <Predicate = (select_ln91 == 0 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 8388608" [top.cpp:93]   --->   Operation 93 'write' 'write_ln93' <Predicate = (select_ln91 != 0 & select_ln91 != 16 & select_ln91 != 32 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5046" [top.cpp:93]   --->   Operation 94 'br' 'br_ln93' <Predicate = (select_ln91 != 0 & select_ln91 != 16 & select_ln91 != 32 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 8388607" [top.cpp:93]   --->   Operation 95 'write' 'write_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5051" [top.cpp:93]   --->   Operation 96 'br' 'br_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 8388607" [top.cpp:93]   --->   Operation 97 'write' 'write_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5051" [top.cpp:93]   --->   Operation 98 'br' 'br_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum, i24 8388607" [top.cpp:93]   --->   Operation 99 'write' 'write_ln93' <Predicate = (select_ln91 == 0 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5051" [top.cpp:93]   --->   Operation 100 'br' 'br_ln93' <Predicate = (select_ln91 == 0 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 8388607" [top.cpp:93]   --->   Operation 101 'write' 'write_ln93' <Predicate = (select_ln91 != 0 & select_ln91 != 16 & select_ln91 != 32 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5051" [top.cpp:93]   --->   Operation 102 'br' 'br_ln93' <Predicate = (select_ln91 != 0 & select_ln91 != 16 & select_ln91 != 32 & xor_ln93_2 & and_ln93)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_sum]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_48]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                        (alloca           ) [ 01000]
i                                                        (alloca           ) [ 01000]
indvar_flatten111                                        (alloca           ) [ 01000]
specmemcore_ln0                                          (specmemcore      ) [ 00000]
store_ln0                                                (store            ) [ 00000]
store_ln90                                               (store            ) [ 00000]
store_ln91                                               (store            ) [ 00000]
br_ln0                                                   (br               ) [ 00000]
indvar_flatten111_load                                   (load             ) [ 00000]
icmp_ln90                                                (icmp             ) [ 01110]
add_ln90_9                                               (add              ) [ 00000]
br_ln90                                                  (br               ) [ 00000]
j_load                                                   (load             ) [ 00000]
i_load                                                   (load             ) [ 00000]
trunc_ln90                                               (trunc            ) [ 00000]
add_ln90                                                 (add              ) [ 00000]
tmp                                                      (bitselect        ) [ 00000]
select_ln91                                              (select           ) [ 01111]
zext_ln90                                                (zext             ) [ 00000]
select_ln90                                              (select           ) [ 00000]
trunc_ln93                                               (trunc            ) [ 00000]
lshr_ln2                                                 (partselect       ) [ 00000]
tmp_s                                                    (bitconcatenate   ) [ 00000]
zext_ln93                                                (zext             ) [ 00000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr (getelementptr    ) [ 01100]
add_ln91                                                 (add              ) [ 00000]
store_ln90                                               (store            ) [ 00000]
store_ln90                                               (store            ) [ 00000]
store_ln91                                               (store            ) [ 00000]
br_ln91                                                  (br               ) [ 00000]
specloopname_ln0                                         (specloopname     ) [ 00000]
speclooptripcount_ln0                                    (speclooptripcount) [ 00000]
specpipeline_ln92                                        (specpipeline     ) [ 00000]
col_sum_read                                             (read             ) [ 00000]
col_sum_16_read                                          (read             ) [ 00000]
col_sum_32_read                                          (read             ) [ 00000]
col_sum_48_read                                          (read             ) [ 00000]
tmp_16                                                   (sparsemux        ) [ 00000]
sext_ln93                                                (sext             ) [ 00000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load (load             ) [ 00000]
sext_ln93_1                                              (sext             ) [ 00000]
col_sum_1                                                (add              ) [ 01010]
add_ln93_1                                               (add              ) [ 00000]
icmp_ln93                                                (icmp             ) [ 01100]
br_ln93                                                  (br               ) [ 00000]
switch_ln93                                              (switch           ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
tmp_34                                                   (bitselect        ) [ 00000]
switch_ln93                                              (switch           ) [ 00000]
tmp_35                                                   (bitselect        ) [ 00000]
xor_ln93                                                 (xor              ) [ 00000]
and_ln93                                                 (and              ) [ 01111]
xor_ln93_1                                               (xor              ) [ 00000]
and_ln93_1                                               (and              ) [ 01111]
xor_ln93_2                                               (xor              ) [ 01111]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
switch_ln93                                              (switch           ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
switch_ln93                                              (switch           ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
ret_ln0                                                  (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_sum">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_sum_16">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_16"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col_sum_32">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col_sum_48">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_48"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_90_8_VITIS_LOOP_91_9_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i24.i24.i6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="j_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten111_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten111/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="col_sum_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="24" slack="0"/>
<pin id="110" dir="0" index="1" bw="24" slack="0"/>
<pin id="111" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_read/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="col_sum_16_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="24" slack="0"/>
<pin id="116" dir="0" index="1" bw="24" slack="0"/>
<pin id="117" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_16_read/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="col_sum_32_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="24" slack="0"/>
<pin id="122" dir="0" index="1" bw="24" slack="0"/>
<pin id="123" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_32_read/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="col_sum_48_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="24" slack="0"/>
<pin id="128" dir="0" index="1" bw="24" slack="0"/>
<pin id="129" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_48_read/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="24" slack="0"/>
<pin id="135" dir="0" index="2" bw="24" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="24" slack="0"/>
<pin id="143" dir="0" index="2" bw="24" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="24" slack="0"/>
<pin id="151" dir="0" index="2" bw="24" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="24" slack="0"/>
<pin id="159" dir="0" index="2" bw="24" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="24" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="10" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="1"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="0" index="3" bw="6" slack="0"/>
<pin id="190" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln93/2 switch_ln93/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln0_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="11" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln90_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="9" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln91_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="7" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="indvar_flatten111_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="11" slack="0"/>
<pin id="211" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten111_load/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln90_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="0"/>
<pin id="214" dir="0" index="1" bw="11" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln90_9_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_9/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="j_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="0"/>
<pin id="229" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln90_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln90_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="7" slack="0"/>
<pin id="243" dir="0" index="2" bw="4" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln91_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln90_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="select_ln90_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="9" slack="0"/>
<pin id="263" dir="0" index="2" bw="9" slack="0"/>
<pin id="264" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln93_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="9" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="lshr_ln2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="0"/>
<pin id="274" dir="0" index="1" bw="6" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="0" index="3" bw="4" slack="0"/>
<pin id="277" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="0" index="2" bw="2" slack="0"/>
<pin id="286" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln93_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln91_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="0"/>
<pin id="297" dir="0" index="1" bw="6" slack="0"/>
<pin id="298" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln90_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="0"/>
<pin id="303" dir="0" index="1" bw="11" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln90_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="0"/>
<pin id="308" dir="0" index="1" bw="9" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln91_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="0" index="1" bw="7" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_16_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="24" slack="0"/>
<pin id="318" dir="0" index="1" bw="6" slack="0"/>
<pin id="319" dir="0" index="2" bw="24" slack="0"/>
<pin id="320" dir="0" index="3" bw="6" slack="0"/>
<pin id="321" dir="0" index="4" bw="24" slack="0"/>
<pin id="322" dir="0" index="5" bw="6" slack="0"/>
<pin id="323" dir="0" index="6" bw="24" slack="0"/>
<pin id="324" dir="0" index="7" bw="6" slack="0"/>
<pin id="325" dir="0" index="8" bw="24" slack="0"/>
<pin id="326" dir="0" index="9" bw="24" slack="0"/>
<pin id="327" dir="0" index="10" bw="6" slack="1"/>
<pin id="328" dir="1" index="11" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sext_ln93_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="24" slack="0"/>
<pin id="341" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln93_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="24" slack="0"/>
<pin id="345" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_1/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="col_sum_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="24" slack="0"/>
<pin id="349" dir="0" index="1" bw="24" slack="0"/>
<pin id="350" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_sum_1/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln93_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="24" slack="0"/>
<pin id="355" dir="0" index="1" bw="24" slack="0"/>
<pin id="356" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln93_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="25" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_34_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="25" slack="0"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="switch_ln93_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="1"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="6" slack="0"/>
<pin id="377" dir="0" index="3" bw="6" slack="0"/>
<pin id="378" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln93/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_35_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="24" slack="0"/>
<pin id="385" dir="0" index="2" bw="6" slack="0"/>
<pin id="386" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="xor_ln93_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln93/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="and_ln93_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln93/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="xor_ln93_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln93_1/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="and_ln93_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln93_1/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="xor_ln93_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln93_2/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="switch_ln93_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="1"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="6" slack="0"/>
<pin id="424" dir="0" index="3" bw="6" slack="0"/>
<pin id="425" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln93/2 "/>
</bind>
</comp>

<comp id="429" class="1005" name="j_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="7" slack="0"/>
<pin id="431" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="436" class="1005" name="i_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="9" slack="0"/>
<pin id="438" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="443" class="1005" name="indvar_flatten111_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="11" slack="0"/>
<pin id="445" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten111 "/>
</bind>
</comp>

<comp id="450" class="1005" name="icmp_ln90_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="2"/>
<pin id="452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="454" class="1005" name="select_ln91_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="1"/>
<pin id="456" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln91 "/>
</bind>
</comp>

<comp id="462" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="1"/>
<pin id="464" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="col_sum_1_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="24" slack="1"/>
<pin id="469" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="col_sum_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="and_ln93_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="2"/>
<pin id="480" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln93 "/>
</bind>
</comp>

<comp id="482" class="1005" name="and_ln93_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="2"/>
<pin id="484" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln93_1 "/>
</bind>
</comp>

<comp id="486" class="1005" name="xor_ln93_2_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="2"/>
<pin id="488" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln93_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="64" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="64" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="64" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="64" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="78" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="80" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="78" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="80" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="78" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="80" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="78" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="80" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="164"><net_src comp="92" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="165"><net_src comp="92" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="166"><net_src comp="92" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="167"><net_src comp="92" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="94" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="169"><net_src comp="94" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="170"><net_src comp="94" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="171"><net_src comp="94" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="68" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="193"><net_src comp="70" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="209" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="233"><net_src comp="224" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="227" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="224" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="230" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="240" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="234" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="227" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="38" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="248" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="42" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="287"><net_src comp="44" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="268" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="272" pin="4"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="299"><net_src comp="256" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="218" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="260" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="295" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="329"><net_src comp="66" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="331"><net_src comp="108" pin="2"/><net_sink comp="316" pin=2"/></net>

<net id="332"><net_src comp="68" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="333"><net_src comp="114" pin="2"/><net_sink comp="316" pin=4"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="316" pin=5"/></net>

<net id="335"><net_src comp="120" pin="2"/><net_sink comp="316" pin=6"/></net>

<net id="336"><net_src comp="72" pin="0"/><net_sink comp="316" pin=7"/></net>

<net id="337"><net_src comp="126" pin="2"/><net_sink comp="316" pin=8"/></net>

<net id="338"><net_src comp="74" pin="0"/><net_sink comp="316" pin=9"/></net>

<net id="342"><net_src comp="316" pin="11"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="179" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="179" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="316" pin="11"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="343" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="339" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="76" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="82" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="353" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="84" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="379"><net_src comp="36" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="68" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="381"><net_src comp="70" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="387"><net_src comp="86" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="347" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="88" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="365" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="90" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="382" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="390" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="382" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="90" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="365" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="402" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="365" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="382" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="426"><net_src comp="36" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="68" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="428"><net_src comp="70" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="432"><net_src comp="96" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="439"><net_src comp="100" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="446"><net_src comp="104" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="453"><net_src comp="212" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="248" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="316" pin=10"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="460"><net_src comp="454" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="461"><net_src comp="454" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="465"><net_src comp="172" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="470"><net_src comp="347" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="473"><net_src comp="467" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="474"><net_src comp="467" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="481"><net_src comp="396" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="408" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="414" pin="2"/><net_sink comp="486" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_sum | {2 3 4 }
	Port: col_sum_16 | {2 3 4 }
	Port: col_sum_32 | {2 3 4 }
	Port: col_sum_48 | {2 3 4 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 : col_sum | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 : col_sum_16 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 : col_sum_32 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 : col_sum_48 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 : top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln90 : 1
		store_ln91 : 1
		indvar_flatten111_load : 1
		icmp_ln90 : 2
		add_ln90_9 : 2
		br_ln90 : 3
		j_load : 1
		i_load : 1
		trunc_ln90 : 2
		add_ln90 : 2
		tmp : 2
		select_ln91 : 3
		zext_ln90 : 4
		select_ln90 : 3
		trunc_ln93 : 4
		lshr_ln2 : 4
		tmp_s : 5
		zext_ln93 : 6
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load : 8
		add_ln91 : 5
		store_ln90 : 3
		store_ln90 : 4
		store_ln91 : 6
	State 2
		sext_ln93 : 1
		sext_ln93_1 : 1
		col_sum_1 : 1
		add_ln93_1 : 2
		icmp_ln93 : 3
		br_ln93 : 4
		tmp_34 : 3
		tmp_35 : 2
		xor_ln93 : 4
		and_ln93 : 4
		xor_ln93_1 : 3
		and_ln93_1 : 3
		xor_ln93_2 : 4
		br_ln93 : 4
		br_ln93 : 4
		br_ln93 : 3
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      add_ln90_9_fu_218      |    0    |    18   |
|          |       add_ln90_fu_234       |    0    |    16   |
|    add   |       add_ln91_fu_295       |    0    |    13   |
|          |       col_sum_1_fu_347      |    0    |    31   |
|          |      add_ln93_1_fu_353      |    0    |    31   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln90_fu_212      |    0    |    18   |
|          |       icmp_ln93_fu_359      |    0    |    32   |
|----------|-----------------------------|---------|---------|
| sparsemux|        tmp_16_fu_316        |    0    |    20   |
|----------|-----------------------------|---------|---------|
|  select  |      select_ln91_fu_248     |    0    |    6    |
|          |      select_ln90_fu_260     |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          |       xor_ln93_fu_390       |    0    |    2    |
|    xor   |      xor_ln93_1_fu_402      |    0    |    2    |
|          |      xor_ln93_2_fu_414      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln93_fu_396       |    0    |    2    |
|          |      and_ln93_1_fu_408      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |   col_sum_read_read_fu_108  |    0    |    0    |
|   read   | col_sum_16_read_read_fu_114 |    0    |    0    |
|          | col_sum_32_read_read_fu_120 |    0    |    0    |
|          | col_sum_48_read_read_fu_126 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       grp_write_fu_132      |    0    |    0    |
|   write  |       grp_write_fu_140      |    0    |    0    |
|          |       grp_write_fu_148      |    0    |    0    |
|          |       grp_write_fu_156      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_185         |    0    |    0    |
|  switch  |      switch_ln93_fu_373     |    0    |    0    |
|          |      switch_ln93_fu_420     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln90_fu_230      |    0    |    0    |
|          |      trunc_ln93_fu_268      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_240         |    0    |    0    |
| bitselect|        tmp_34_fu_365        |    0    |    0    |
|          |        tmp_35_fu_382        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln90_fu_256      |    0    |    0    |
|          |       zext_ln93_fu_290      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|       lshr_ln2_fu_272       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|         tmp_s_fu_282        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |       sext_ln93_fu_339      |    0    |    0    |
|          |      sext_ln93_1_fu_343     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   203   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------+--------+
|                                                                |   FF   |
+----------------------------------------------------------------+--------+
|                       and_ln93_1_reg_482                       |    1   |
|                        and_ln93_reg_478                        |    1   |
|                        col_sum_1_reg_467                       |   24   |
|                            i_reg_436                           |    9   |
|                        icmp_ln90_reg_450                       |    1   |
|                    indvar_flatten111_reg_443                   |   11   |
|                            j_reg_429                           |    7   |
|                       select_ln91_reg_454                      |    6   |
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr_reg_462|   10   |
|                       xor_ln93_2_reg_486                       |    1   |
+----------------------------------------------------------------+--------+
|                              Total                             |   71   |
+----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_write_fu_132 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_140 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_148 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_156 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
| grp_access_fu_179 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   404  ||  2.909  ||    0    ||    45   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   203  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   45   |
|  Register |    -   |   71   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   71   |   248  |
+-----------+--------+--------+--------+
