INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/EGCO-380-FPGA/vivado_project/HW1_ALU/HW1_ALU.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/EGCO-380-FPGA/vivado_project/HW1_ALU/HW1_ALU.srcs/sim_1/new/alu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
