/*
Developer   - Sriram Venkata Krishna
Date        - 17-09-2025
Platform    - HDL Bits
*/

//103. Dozen Counter

module top_module 
    (
        input clk,
        input reset,
        input enable,
        output [3:0] Q,
        output c_enable,
        output c_load,
        output [3:0] c_d
    ); 
    
    assign c_enable = enable;
    assign c_d[3:0] = 4'b0001;
   	
    always @(*) begin     
        if(reset || (enable && (Q == 12))) begin
            c_load = 1'b1;
        end
           
        else begin
            c_load = 1'b0;
        end
    end

    count4 the_counter (.clk(clk), .enable(c_enable), .load(c_load), .d(c_d[3:0]), .Q(Q));

endmodule
