Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,626
design__instance__area,4097.68
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0006033898680470884
power__switching__total,0.0005779236671514809
power__leakage__total,4.822858556963183E-9
power__total,0.0011813183082267642
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2578591024801384
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25797667510177136
timing__hold__ws__corner:nom_tt_025C_1v80,0.31475423158742244
timing__setup__ws__corner:nom_tt_025C_1v80,10.50680905351375
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.314754
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2637540538407112
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.26412131562764407
timing__hold__ws__corner:nom_ss_100C_1v60,0.861179651965056
timing__setup__ws__corner:nom_ss_100C_1v60,8.361250595218335
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.861180
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,12.271927
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2562300999456102
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25643371485408506
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11099005362266338
timing__setup__ws__corner:nom_ff_n40C_1v95,10.928639635917891
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110990
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2554023176350384
clock__skew__worst_setup,0.25563543672122707
timing__hold__ws,0.10927575820185609
timing__setup__ws,8.298117095003674
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109276
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.215524
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,626
design__instance__area__stdcell,4097.68
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.248445
design__instance__utilization__stdcell,0.248445
design__instance__count__class:buffer,8
design__instance__count__class:inverter,12
design__instance__count__class:sequential_cell,35
design__instance__count__class:multi_input_combinational_cell,282
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1302
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,8201.1
design__violations,0
design__instance__count__class:timing_repair_buffer,56
design__instance__count__class:clock_buffer,5
design__instance__count__class:clock_inverter,3
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,15
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,417
route__net__special,2
route__drc_errors__iter:1,270
route__wirelength__iter:1,9276
route__drc_errors__iter:2,98
route__wirelength__iter:2,9160
route__drc_errors__iter:3,68
route__wirelength__iter:3,9134
route__drc_errors__iter:4,1
route__wirelength__iter:4,9146
route__drc_errors__iter:5,0
route__wirelength__iter:5,9147
route__drc_errors,0
route__wirelength,9147
route__vias,2905
route__vias__singlecut,2905
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,196.41
timing__unannotated_net__count__corner:nom_tt_025C_1v80,20
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,20
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,20
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2567769680674314
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2569091401222511
timing__hold__ws__corner:min_tt_025C_1v80,0.31246417448976094
timing__setup__ws__corner:min_tt_025C_1v80,10.530809411449663
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.312464
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,20
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.26200650723937596
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2622579727615655
timing__hold__ws__corner:min_ss_100C_1v60,0.8570610574941222
timing__setup__ws__corner:min_ss_100C_1v60,8.428298297839317
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.857061
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,12.332034
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,20
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2554023176350384
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25563543672122707
timing__hold__ws__corner:min_ff_n40C_1v95,0.10927575820185609
timing__setup__ws__corner:min_ff_n40C_1v95,10.9501548705652
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109276
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,20
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25954578110242704
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2595579658004669
timing__hold__ws__corner:max_tt_025C_1v80,0.31730141634485926
timing__setup__ws__corner:max_tt_025C_1v80,10.486015019763636
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.317301
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,20
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.26591765653229155
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.266436963366747
timing__hold__ws__corner:max_ss_100C_1v60,0.8658289330567693
timing__setup__ws__corner:max_ss_100C_1v60,8.298117095003674
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.865829
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,12.215524
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,20
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2577129138592364
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25772509855727627
timing__hold__ws__corner:max_ff_n40C_1v95,0.11290951826422399
timing__setup__ws__corner:max_ff_n40C_1v95,10.910501255717788
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.112910
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,20
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,20
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79988
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0001185
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000100515
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000200229
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000100515
design_powergrid__voltage__worst,0.000100515
design_powergrid__voltage__worst__net:VPWR,1.79988
design_powergrid__drop__worst,0.0001185
design_powergrid__drop__worst__net:VPWR,0.0001185
design_powergrid__voltage__worst__net:VGND,0.000100515
design_powergrid__drop__worst__net:VGND,0.000100515
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002069999999999999832213208594833275810742634348571300506591796875
ir__drop__worst,0.000119000000000000005838211858399944276243331842124462127685546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
