#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Oct 13 16:11:27 2022
# Process ID: 8480
# Current directory: C:/Users/user/Desktop/HLS/labA_vitis/labA-2/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/adders_io/xsim_script.tcl}
# Log file: C:/Users/user/Desktop/HLS/labA_vitis/labA-2/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/user/Desktop/HLS/labA_vitis/labA-2/solution1/sim/verilog\xsim.jou
# Running On: DESKTOP-H2MEUOD, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 25550 MB
#-----------------------------------------------------------
source xsim.dir/adders_io/xsim_script.tcl
# xsim {adders_io} -view {{adders_io_dataflow_ana.wcfg}} -tclbatch {adders_io.tcl} -protoinst {adders_io.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file adders_io.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_adders_io_top/AESL_inst_adders_io//AESL_inst_adders_io_activity
Time resolution is 1 ps
open_wave_config adders_io_dataflow_ana.wcfg
source adders_io.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinoutgroup]
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in_out1_o_ap_ack -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in_out1_o_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in_out1_o -into $return_group -radix hex
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in_out1_i_ap_ack -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in_out1_i_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in_out1_i -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in2_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in2 -into $return_group -radix hex
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in1 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/ap_start -into $blocksiggroup
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/ap_done -into $blocksiggroup
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/ap_idle -into $blocksiggroup
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_adders_io_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_adders_io_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_adders_io_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_adders_io_top/LENGTH_in1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_adders_io_top/LENGTH_in2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_adders_io_top/LENGTH_in_out1 -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinoutgroup]
## add_wave /apatb_adders_io_top/in_out1_o_ap_ack -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/in_out1_o_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/in_out1_o -into $tb_return_group -radix hex
## add_wave /apatb_adders_io_top/in_out1_i_ap_ack -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/in_out1_i_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/in_out1_i -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_adders_io_top/in2_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/in2 -into $tb_return_group -radix hex
## add_wave /apatb_adders_io_top/in1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/in1 -into $tb_return_group -radix hex
## save_wave_config adders_io.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "105000"
// RTL Simulation : 1 / 5 [100.00%] @ "113000"
// RTL Simulation : 2 / 5 [100.00%] @ "119000"
// RTL Simulation : 3 / 5 [100.00%] @ "125000"
// RTL Simulation : 4 / 5 [100.00%] @ "131000"
// RTL Simulation : 5 / 5 [100.00%] @ "137000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 149 ns : File "C:/Users/user/Desktop/HLS/labA_vitis/labA-2/solution1/sim/verilog/adders_io.autotb.v" Line 442
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct 13 16:11:29 2022...
