{
  "metadata": {
    "file_path": "/Users/id05309/Documents/tfm/mistral/mistral-markdown/2008/FPGA Implementation of a Cellular Compact Genetic Algorithm.md",
    "filename": "FPGA Implementation of a Cellular Compact Genetic Algorithm.md",
    "title": "FPGA Implementation of a Cellular Compact Genetic Algorithm",
    "year": "2008"
  },
  "references": {
    "header": "## 6. References",
    "content": "[1] T. Higuchi, Y. Liu and X. Yao, \"Introduction to evolvable hardware\", Evolvable Hardware, pp. 1-17, Springer 2006.\n[2] J. F. Miller and P. Thomson, \"Aspects of digital evolution: evolvability and architecture,\" Proc. Parallel Problem Solving From Nature, Amsterdam Netherland, 1998, pp. $927-936$.\n[3] T. Higuchi et.al, \"Real-world applications of analog and digital evolvable hardware,\" IEEE Transactions on Evolutionary Computation, vol. 3, pp. 220-335, Sept. 1999.\n[4] L. Sekanina, \"Virtual reconfigurable circuits for real-world applications of evolvable hardware,\" Proc. Evolvable systems: from biology to Hardware ICES2003, 2003, pp. 332-343.\n[5] H. Liu, J.F. Miller, and A. M. Tyrrell, \"Intrinsic Evolvable Hardware Implementation of a robust biological development model for digital systems,\" Proc. NASA/DoD Conference on Evolvable Hardware, July 2005, pp. 87-92.\n[6] P. Haddow and G. Tufte, \"An evolvable hardware FPGA for adaptive hardware, \"Proc. IEEE Congress on Evolutionary Computation, San Diego, CA, 2000, pp. 553560 .\n[7] S. Scott and A. Seth, \"HGA: A hardware-based genetic algorithm,\" Proc. ACM/SIGGA $3^{\\text {rd }}$ Int. Symp. FieldProgrammable Gate Ar-ray,1995, pp. 1-12.\n[8] V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep- Submicron FPGAs, Boston, Springer, 1999.\n[9] J. C. Gallagher, S. Vigraham, and G. Kramer \"A family of compact genetic algorithms for intrinsic Evolvable Hardware,\" IEEE Transactions on Evolutionary Computation, vol. 8, pp. 111-126, April 2004.\n[10] Y. Jewajinda and P. Chongstivatana, \"A cooperative approach to compact genetic algorithm for evolvable hardware,\" Proc. IEEE Congress on Evolutionary Computation, 2006, pp. 624-629.\n[11] G. Harik, F. Lobo and D. Goldberg, \"The compact Genetic Algorithm\", IEEE Transaction on Evolutionary Computation, vol. 3, pp. 287-309, Nov. 1999.\n[12] E. Cantu-Paz, Efficient and accurate parallel genetic algorithms, Boston, MA:Kluwer Academic Publisher, 2000.\n[13] C.W. Ahn, D.E. Goldberg, and R. Ramakhrishna, \"Multiple-deme parallel estimation of distribution algorithms: basic framework and application. In Proceedings of Parallel Processing and Applied Mathematics, LNCS 2774, pp544-551, Springer, 2004\n[14] L. DelaOssa et al., \"Improving model combination through local search in parallel univariate EDAs,\" Proc. IEEE Congress on Evolutionary Computation, 2006, vol 2, pp. $624-629$.\n[15] K. Sastry, D.E. Goldberg, and X. Liora \"Towards billionbit optimization via a parallel estimation of distribution algorithm,\" Proc. GECCO 2004, 2004, pp. 412-413.\n[16] M. Sipper, Evolution of parallel cellular machines: the cellular pro-gramming approach, Berlin: Springer-Verlag, 1997.\n[17] V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep- Submicron FPGAs, Boston, Springer, 1999.",
    "references": [
      {
        "ref_id": "1",
        "text": "T. Higuchi, Y. Liu and X. Yao, \"Introduction to evolvable hardware\", Evolvable Hardware, pp. 1-17, Springer 2006."
      },
      {
        "ref_id": "2",
        "text": "J. F. Miller and P. Thomson, \"Aspects of digital evolution: evolvability and architecture,\" Proc. Parallel Problem Solving From Nature, Amsterdam Netherland, 1998, pp. $927-936$."
      },
      {
        "ref_id": "3",
        "text": "T. Higuchi et.al, \"Real-world applications of analog and digital evolvable hardware,\" IEEE Transactions on Evolutionary Computation, vol. 3, pp. 220-335, Sept. 1999."
      },
      {
        "ref_id": "4",
        "text": "L. Sekanina, \"Virtual reconfigurable circuits for real-world applications of evolvable hardware,\" Proc. Evolvable systems: from biology to Hardware ICES2003, 2003, pp. 332-343."
      },
      {
        "ref_id": "5",
        "text": "H. Liu, J.F. Miller, and A. M. Tyrrell, \"Intrinsic Evolvable Hardware Implementation of a robust biological development model for digital systems,\" Proc. NASA/DoD Conference on Evolvable Hardware, July 2005, pp. 87-92."
      },
      {
        "ref_id": "6",
        "text": "P. Haddow and G. Tufte, \"An evolvable hardware FPGA for adaptive hardware, \"Proc. IEEE Congress on Evolutionary Computation, San Diego, CA, 2000, pp. 553560 ."
      },
      {
        "ref_id": "7",
        "text": "S. Scott and A. Seth, \"HGA: A hardware-based genetic algorithm,\" Proc. ACM/SIGGA $3^{\\text {rd }}$ Int. Symp. FieldProgrammable Gate Ar-ray,1995, pp. 1-12."
      },
      {
        "ref_id": "8",
        "text": "V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep- Submicron FPGAs, Boston, Springer, 1999."
      },
      {
        "ref_id": "9",
        "text": "J. C. Gallagher, S. Vigraham, and G. Kramer \"A family of compact genetic algorithms for intrinsic Evolvable Hardware,\" IEEE Transactions on Evolutionary Computation, vol. 8, pp. 111-126, April 2004."
      },
      {
        "ref_id": "10",
        "text": "Y. Jewajinda and P. Chongstivatana, \"A cooperative approach to compact genetic algorithm for evolvable hardware,\" Proc. IEEE Congress on Evolutionary Computation, 2006, pp. 624-629."
      },
      {
        "ref_id": "11",
        "text": "G. Harik, F. Lobo and D. Goldberg, \"The compact Genetic Algorithm\", IEEE Transaction on Evolutionary Computation, vol. 3, pp. 287-309, Nov. 1999."
      },
      {
        "ref_id": "12",
        "text": "E. Cantu-Paz, Efficient and accurate parallel genetic algorithms, Boston, MA:Kluwer Academic Publisher, 2000."
      },
      {
        "ref_id": "13",
        "text": "C.W. Ahn, D.E. Goldberg, and R. Ramakhrishna, \"Multiple-deme parallel estimation of distribution algorithms: basic framework and application. In Proceedings of Parallel Processing and Applied Mathematics, LNCS 2774, pp544-551, Springer, 2004"
      },
      {
        "ref_id": "14",
        "text": "L. DelaOssa et al., \"Improving model combination through local search in parallel univariate EDAs,\" Proc. IEEE Congress on Evolutionary Computation, 2006, vol 2, pp. $624-629$."
      },
      {
        "ref_id": "15",
        "text": "K. Sastry, D.E. Goldberg, and X. Liora \"Towards billionbit optimization via a parallel estimation of distribution algorithm,\" Proc. GECCO 2004, 2004, pp. 412-413."
      },
      {
        "ref_id": "16",
        "text": "M. Sipper, Evolution of parallel cellular machines: the cellular pro-gramming approach, Berlin: Springer-Verlag, 1997."
      },
      {
        "ref_id": "17",
        "text": "V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep- Submicron FPGAs, Boston, Springer, 1999."
      }
    ],
    "reference_count": 17,
    "pattern_matched": "(?:^|\\n)#+\\s*\\d+\\.\\s*REFERENCES?\\s*\\n"
  },
  "tables": [
    {
      "table_number": "1",
      "table_title": "TABLE 1 Comparison of the speed up",
      "headers": [
        "",
        "OneMax",
        "F1",
        "F2"
      ],
      "rows": [
        [
          "CGA",
          43362,
          126967,
          80027
        ],
        [
          "CoCGA",
          11492,
          25542,
          27757
        ],
        [
          "CGA",
          12321,
          28853,
          26591
        ],
        [
          "Speedup <br> CoCGA/CGA",
          3.77,
          4.97,
          2.88
        ],
        [
          "Speedup <br> CCGA/CGA",
          3.51,
          4.44,
          3.0
        ]
      ],
      "row_count": 5,
      "column_count": 4
    },
    {
      "table_number": "2",
      "table_title": "FPGA HARDWARE RESOURCE Xilinx VIRTEX-5 LX50",
      "headers": [
        "Network size",
        "FPGA resources for CCGA with 32-bit chromosome on Xilinx Vertex-5 LX50",
        ""
      ],
      "rows": [
        [
          "",
          "",
          "CCGA"
        ],
        [
          1,
          "Slice Registers used Flip-Flops",
          621
        ],
        [
          "",
          "Slice LUTs used as Logic",
          1932
        ],
        [
          "",
          "Total equivalent gate count",
          18224
        ],
        [
          "",
          "Maximum Frequency",
          290
        ],
        [
          22,
          "Slice Registers used Flip-Flops",
          1642
        ],
        [
          "",
          "Slice LUTs used as Logic",
          5506
        ],
        [
          "",
          "Total equivalent gate count",
          49204
        ],
        [
          "",
          "Maximum Frequency",
          280
        ]
      ],
      "row_count": 9,
      "column_count": 3
    },
    {
      "table_number": "3",
      "table_title": "TABLE 3 COMPARISON OF FPGA RESOURCES",
      "headers": [
        "",
        "mCGA <br> $[9]$",
        "CGA <br> $[10]$",
        "CoCGA <br> normal <br> cell $[10]$",
        "CoCGA <br> leader <br> cell $[10]$",
        "CCGA"
      ],
      "rows": [
        [
          "No. of flip-flop",
          712,
          541,
          598,
          168,
          621
        ],
        [
          "4-input <br> LUT",
          1612,
          1065,
          1296,
          359,
          1932
        ],
        [
          "Total equiva",
          18732,
          12602,
          17034,
          4651,
          18224
        ],
        [
          "gate count",
          "",
          330,
          330,
          300,
          300
        ]
      ],
      "row_count": 4,
      "column_count": 6
    }
  ]
}