<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DRV8323_CTRL05_BITS Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.17 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DRV8323_CTRL05_BITS Struct Reference<div class="ingroups"><a class="el" href="group___d_r_v8323.html">DRV8323</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Object for the DRV8323 CTRL05 register.  
 <a href="struct_d_r_v8323___c_t_r_l05___b_i_t_s.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="drv8323s_8h_source.html">drv8323s.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a582fb7fcb2f181a8ec1335a2bdc97c33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8323.html#gae1f19f2e8c3c3761f7dbb53ede3228d7">DRV8323_CTRL05_VDSLVL_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l05___b_i_t_s.html#a582fb7fcb2f181a8ec1335a2bdc97c33">VDS_LVL</a>:4</td></tr>
<tr class="separator:a582fb7fcb2f181a8ec1335a2bdc97c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea9631c0a895bc1b10f8908c625cde3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8323.html#gab3053093fbb0539b97061be74a8998ea">DRV8323_CTRL05_OcpDeg_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l05___b_i_t_s.html#aea9631c0a895bc1b10f8908c625cde3a">OCP_DEG</a>:2</td></tr>
<tr class="separator:aea9631c0a895bc1b10f8908c625cde3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac80122362626ee890021baf4ab4322"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8323.html#gadc899284adfeffffa318beaa9cd11427">DRV8323_CTRL05_OcpMode_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l05___b_i_t_s.html#aaac80122362626ee890021baf4ab4322">OCP_MODE</a>:2</td></tr>
<tr class="separator:aaac80122362626ee890021baf4ab4322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab912cd0f80cefdb4a2e226ce41cc1a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8323.html#gac95f399b04be75abc80bb45031bac5f3">DRV8323_CTRL05_DeadTime_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l05___b_i_t_s.html#aab912cd0f80cefdb4a2e226ce41cc1a2">DEAD_TIME</a>:2</td></tr>
<tr class="separator:aab912cd0f80cefdb4a2e226ce41cc1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af50b854bfdcbd916c6fb2d6288ea2476"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l05___b_i_t_s.html#af50b854bfdcbd916c6fb2d6288ea2476">TRETRY</a>:1</td></tr>
<tr class="separator:af50b854bfdcbd916c6fb2d6288ea2476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a8f2720bcc1ffd834962dce123df11"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l05___b_i_t_s.html#a64a8f2720bcc1ffd834962dce123df11">rsvd</a>:5</td></tr>
<tr class="separator:a64a8f2720bcc1ffd834962dce123df11"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Object for the DRV8323 CTRL05 register. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a582fb7fcb2f181a8ec1335a2bdc97c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a582fb7fcb2f181a8ec1335a2bdc97c33">&#9670;&nbsp;</a></span>VDS_LVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8323.html#gae1f19f2e8c3c3761f7dbb53ede3228d7">DRV8323_CTRL05_VDSLVL_e</a> DRV8323_CTRL05_BITS::VDS_LVL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea9631c0a895bc1b10f8908c625cde3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea9631c0a895bc1b10f8908c625cde3a">&#9670;&nbsp;</a></span>OCP_DEG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8323.html#gab3053093fbb0539b97061be74a8998ea">DRV8323_CTRL05_OcpDeg_e</a> DRV8323_CTRL05_BITS::OCP_DEG</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaac80122362626ee890021baf4ab4322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaac80122362626ee890021baf4ab4322">&#9670;&nbsp;</a></span>OCP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8323.html#gadc899284adfeffffa318beaa9cd11427">DRV8323_CTRL05_OcpMode_e</a> DRV8323_CTRL05_BITS::OCP_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab912cd0f80cefdb4a2e226ce41cc1a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab912cd0f80cefdb4a2e226ce41cc1a2">&#9670;&nbsp;</a></span>DEAD_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8323.html#gac95f399b04be75abc80bb45031bac5f3">DRV8323_CTRL05_DeadTime_e</a> DRV8323_CTRL05_BITS::DEAD_TIME</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af50b854bfdcbd916c6fb2d6288ea2476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af50b854bfdcbd916c6fb2d6288ea2476">&#9670;&nbsp;</a></span>TRETRY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8323_CTRL05_BITS::TRETRY</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64a8f2720bcc1ffd834962dce123df11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a8f2720bcc1ffd834962dce123df11">&#9670;&nbsp;</a></span>rsvd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DRV8323_CTRL05_BITS::rsvd</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="drv8323s_8h_source.html">drv8323s.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2021, Texas Instruments Incorporated</small>
</body>
</html>
