#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Nov 18 01:22:07 2022
# Process ID: 24724
# Current directory: C:/Users/anura/Documents/Verilog/project_3/project_3.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/anura/Documents/Verilog/project_3/project_3.runs/synth_1/top.vds
# Journal file: C:/Users/anura/Documents/Verilog/project_3/project_3.runs/synth_1\vivado.jou
# Running On: LAPTOP-U14IPVLL, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16539 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1410.809 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18692
WARNING: [Synth 8-8895] 'tx_data' is already implicitly declared on line 283 [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/top.v:345]
WARNING: [Synth 8-6901] identifier 'address' is used before its declaration [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/top.v:30]
WARNING: [Synth 8-6901] identifier 'tx_data' is used before its declaration [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/top.v:92]
WARNING: [Synth 8-6901] identifier 'txclk' is used before its declaration [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/top.v:289]
WARNING: [Synth 8-6901] identifier 'tx_empty' is used before its declaration [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/top.v:307]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1410.809 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/top.v:8]
INFO: [Synth 8-6157] synthesizing module 'freq_div' [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/new/freq_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'freq_div' (0#1) [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/new/freq_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [C:/Users/anura/Documents/Verilog/project_3/project_3.runs/synth_1/.Xil/Vivado-24724-LAPTOP-U14IPVLL/realtime/blk_mem_gen_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (0#1) [C:/Users/anura/Documents/Verilog/project_3/project_3.runs/synth_1/.Xil/Vivado-24724-LAPTOP-U14IPVLL/realtime/blk_mem_gen_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/anura/Documents/Verilog/project_3/project_3.runs/synth_1/.Xil/Vivado-24724-LAPTOP-U14IPVLL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/anura/Documents/Verilog/project_3/project_3.runs/synth_1/.Xil/Vivado-24724-LAPTOP-U14IPVLL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_clk' [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/uart_tx_clk.v:11]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_clk' (0#1) [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/uart_tx_clk.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/uart_tx.v:21]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/uart_tx.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/top.v:8]
WARNING: [Synth 8-6014] Unused sequential element tx_over_run_reg was removed.  [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/uart_tx.v:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1410.809 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1410.809 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1410.809 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1410.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/anura/Documents/Verilog/project_3/project_3.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bram'
Finished Parsing XDC File [c:/Users/anura/Documents/Verilog/project_3/project_3.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bram'
Parsing XDC File [c:/Users/anura/Documents/Verilog/project_3/project_3.gen/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'bram_1'
Finished Parsing XDC File [c:/Users/anura/Documents/Verilog/project_3/project_3.gen/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'bram_1'
Parsing XDC File [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/constrs_1/new/pincon.xdc]
Finished Parsing XDC File [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/constrs_1/new/pincon.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/constrs_1/new/pincon.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1484.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1484.871 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1484.871 ; gain = 74.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1484.871 ; gain = 74.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1484.871 ; gain = 74.062
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'd5_reg' and it is trimmed from '15' to '8' bits. [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/top.v:235]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1484.871 ; gain = 74.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 5     
	   3 Input   15 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	  25 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	  25 Input   17 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 26    
	  25 Input    1 Bit        Muxes := 18    
	   6 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'd4_reg' and it is trimmed from '15' to '12' bits. [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/top.v:228]
WARNING: [Synth 8-3936] Found unconnected internal register 'd2_reg' and it is trimmed from '13' to '12' bits. [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/top.v:220]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1484.871 ; gain = 74.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1484.871 ; gain = 74.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1484.871 ; gain = 74.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1484.871 ; gain = 74.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1484.871 ; gain = 74.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1484.871 ; gain = 74.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1484.871 ; gain = 74.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1484.871 ; gain = 74.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1484.871 ; gain = 74.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1484.871 ; gain = 74.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_1 |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     2|
|3     |BUFG        |     3|
|4     |CARRY4      |    88|
|5     |LUT1        |    46|
|6     |LUT2        |    79|
|7     |LUT3        |   107|
|8     |LUT4        |   113|
|9     |LUT5        |    40|
|10    |LUT6        |    67|
|11    |FDCE        |    12|
|12    |FDPE        |     2|
|13    |FDRE        |   303|
|14    |FDSE        |     1|
|15    |IBUF        |     3|
|16    |OBUF        |     3|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1484.871 ; gain = 74.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1484.871 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1484.871 ; gain = 74.062
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1484.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1484.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 68381050
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.871 ; gain = 74.062
INFO: [Common 17-1381] The checkpoint 'C:/Users/anura/Documents/Verilog/project_3/project_3.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 18 01:22:52 2022...
