// Seed: 3660722624
module module_0 (
    output wire id_0
    , id_5,
    input supply0 id_1
    , id_6,
    input tri0 id_2
    , id_7, id_8,
    input wor id_3
);
  always @(*) begin
    id_8 = 1;
    id_9;
  end
  assign id_0 = id_3;
endmodule
module module_1 (
    output wor   id_0,
    input  wor   id_1,
    output tri   id_2,
    output uwire id_3,
    input  wire  id_4
    , id_10,
    output tri   id_5,
    input  tri   id_6,
    output wand  id_7,
    input  uwire id_8
);
  genvar id_11;
  module_0(
      id_0, id_6, id_1, id_8
  );
endmodule
