#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5c4a3139c380 .scope module, "ControlUnit_Multiplexer_tb" "ControlUnit_Multiplexer_tb" 2 1;
 .timescale 0 0;
v0x5c4a313df650_0 .net "ALU_OP", 3 0, v0x5c4a313a5220_0;  1 drivers
v0x5c4a313df730_0 .net "ID_AM", 1 0, v0x5c4a313dd280_0;  1 drivers
v0x5c4a313df840_0 .net "ID_B", 0 0, v0x5c4a313dd360_0;  1 drivers
v0x5c4a313df930_0 .net "ID_BL", 0 0, v0x5c4a313dd400_0;  1 drivers
v0x5c4a313dfa20_0 .net "ID_LOAD", 0 0, v0x5c4a313dd4c0_0;  1 drivers
v0x5c4a313dfb60_0 .net "ID_MEM_E", 0 0, v0x5c4a313dd5d0_0;  1 drivers
v0x5c4a313dfc50_0 .net "ID_MEM_SIZE", 0 0, v0x5c4a313dd690_0;  1 drivers
v0x5c4a313dfd40_0 .net "ID_MEM_WRITE", 0 0, v0x5c4a313dd750_0;  1 drivers
v0x5c4a313dfe30_0 .net "RF_E", 0 0, v0x5c4a313dd810_0;  1 drivers
v0x5c4a313dfed0_0 .var "S", 0 0;
v0x5c4a313dff70_0 .net "STORE_CC", 0 0, v0x5c4a313dd8d0_0;  1 drivers
v0x5c4a313e0060_0 .net "alu_op", 3 0, v0x5c4a313ded10_0;  1 drivers
v0x5c4a313e0100_0 .var/i "i", 31 0;
v0x5c4a313e01a0_0 .net "id_am", 1 0, v0x5c4a313dedb0_0;  1 drivers
v0x5c4a313e0260_0 .net "id_b", 0 0, v0x5c4a313dee50_0;  1 drivers
v0x5c4a313e0300_0 .net "id_bl", 0 0, v0x5c4a313deef0_0;  1 drivers
v0x5c4a313e03a0_0 .net "id_load", 0 0, v0x5c4a313def90_0;  1 drivers
v0x5c4a313e0550_0 .net "id_mem_e", 0 0, v0x5c4a313df030_0;  1 drivers
v0x5c4a313e05f0_0 .net "id_mem_size", 0 0, v0x5c4a313df0d0_0;  1 drivers
v0x5c4a313e0690_0 .net "id_mem_write", 0 0, v0x5c4a313df170_0;  1 drivers
v0x5c4a313e0730_0 .var "instruction", 31 0;
v0x5c4a313e07d0 .array "instruction_set", 12 0, 31 0;
v0x5c4a313e0870_0 .net "rf_e", 0 0, v0x5c4a313df230_0;  1 drivers
v0x5c4a313e0940_0 .net "store_cc", 0 0, v0x5c4a313df2f0_0;  1 drivers
S_0x5c4a313a6920 .scope module, "control_unit_inst" "ControlUnit" 2 16, 3 1 0, S_0x5c4a3139c380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 4 "ALU_OP";
    .port_info 2 /OUTPUT 1 "ID_LOAD";
    .port_info 3 /OUTPUT 1 "ID_MEM_WRITE";
    .port_info 4 /OUTPUT 2 "ID_AM";
    .port_info 5 /OUTPUT 1 "STORE_CC";
    .port_info 6 /OUTPUT 1 "ID_B";
    .port_info 7 /OUTPUT 1 "ID_BL";
    .port_info 8 /OUTPUT 1 "ID_MEM_SIZE";
    .port_info 9 /OUTPUT 1 "ID_MEM_E";
    .port_info 10 /OUTPUT 1 "RF_E";
v0x5c4a313a5220_0 .var "ALU_OP", 3 0;
v0x5c4a313dd280_0 .var "ID_AM", 1 0;
v0x5c4a313dd360_0 .var "ID_B", 0 0;
v0x5c4a313dd400_0 .var "ID_BL", 0 0;
v0x5c4a313dd4c0_0 .var "ID_LOAD", 0 0;
v0x5c4a313dd5d0_0 .var "ID_MEM_E", 0 0;
v0x5c4a313dd690_0 .var "ID_MEM_SIZE", 0 0;
v0x5c4a313dd750_0 .var "ID_MEM_WRITE", 0 0;
v0x5c4a313dd810_0 .var "RF_E", 0 0;
v0x5c4a313dd8d0_0 .var "STORE_CC", 0 0;
v0x5c4a313dd990_0 .net "instruction", 31 0, v0x5c4a313e0730_0;  1 drivers
E_0x5c4a313a9b40 .event anyedge, v0x5c4a313dd990_0;
S_0x5c4a313ddc30 .scope task, "displayMuxOutputs" "displayMuxOutputs" 2 97, 2 97 0, S_0x5c4a3139c380;
 .timescale 0 0;
v0x5c4a313ddde0_0 .var "S", 0 0;
v0x5c4a313ddea0_0 .var/i "inst_num", 31 0;
TD_ControlUnit_Multiplexer_tb.displayMuxOutputs ;
    %vpi_call 2 101 "$display", "Resultados para Instrucci\303\263n %0d con S=%b:", v0x5c4a313ddea0_0, v0x5c4a313ddde0_0 {0 0 0};
    %vpi_call 2 102 "$display", "ALU_OP: %b", v0x5c4a313e0060_0 {0 0 0};
    %vpi_call 2 103 "$display", "id_load: %b", v0x5c4a313e03a0_0 {0 0 0};
    %vpi_call 2 104 "$display", "id_mem_write: %b", v0x5c4a313e0690_0 {0 0 0};
    %vpi_call 2 105 "$display", "store_cc: %b", v0x5c4a313e0940_0 {0 0 0};
    %vpi_call 2 106 "$display", "id_b: %b", v0x5c4a313e0260_0 {0 0 0};
    %vpi_call 2 107 "$display", "id_bl: %b", v0x5c4a313e0300_0 {0 0 0};
    %vpi_call 2 108 "$display", "id_mem_size: %b", v0x5c4a313e05f0_0 {0 0 0};
    %vpi_call 2 109 "$display", "id_mem_e: %b", v0x5c4a313e0550_0 {0 0 0};
    %vpi_call 2 110 "$display", "rf_e: %b", v0x5c4a313e0870_0 {0 0 0};
    %vpi_call 2 111 "$display", "id_am: %b", v0x5c4a313e01a0_0 {0 0 0};
    %vpi_call 2 112 "$display", "-----------------------------" {0 0 0};
    %end;
S_0x5c4a313ddf80 .scope module, "mux_inst" "Multiplexer" 2 31, 3 45 0, S_0x5c4a3139c380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "id_load";
    .port_info 1 /OUTPUT 1 "id_mem_write";
    .port_info 2 /OUTPUT 1 "store_cc";
    .port_info 3 /OUTPUT 1 "id_b";
    .port_info 4 /OUTPUT 1 "id_bl";
    .port_info 5 /OUTPUT 1 "id_mem_size";
    .port_info 6 /OUTPUT 1 "id_mem_e";
    .port_info 7 /OUTPUT 1 "rf_e";
    .port_info 8 /OUTPUT 4 "alu_op";
    .port_info 9 /OUTPUT 2 "id_am";
    .port_info 10 /INPUT 1 "S";
    .port_info 11 /INPUT 4 "ALU_OP";
    .port_info 12 /INPUT 1 "ID_LOAD";
    .port_info 13 /INPUT 1 "ID_MEM_WRITE";
    .port_info 14 /INPUT 1 "STORE_CC";
    .port_info 15 /INPUT 1 "ID_B";
    .port_info 16 /INPUT 1 "ID_BL";
    .port_info 17 /INPUT 1 "ID_MEM_SIZE";
    .port_info 18 /INPUT 1 "ID_MEM_E";
    .port_info 19 /INPUT 1 "RF_E";
    .port_info 20 /INPUT 2 "ID_AM";
v0x5c4a313de3c0_0 .net "ALU_OP", 3 0, v0x5c4a313a5220_0;  alias, 1 drivers
v0x5c4a313de4a0_0 .net "ID_AM", 1 0, v0x5c4a313dd280_0;  alias, 1 drivers
v0x5c4a313de540_0 .net "ID_B", 0 0, v0x5c4a313dd360_0;  alias, 1 drivers
v0x5c4a313de610_0 .net "ID_BL", 0 0, v0x5c4a313dd400_0;  alias, 1 drivers
v0x5c4a313de6e0_0 .net "ID_LOAD", 0 0, v0x5c4a313dd4c0_0;  alias, 1 drivers
v0x5c4a313de7d0_0 .net "ID_MEM_E", 0 0, v0x5c4a313dd5d0_0;  alias, 1 drivers
v0x5c4a313de8a0_0 .net "ID_MEM_SIZE", 0 0, v0x5c4a313dd690_0;  alias, 1 drivers
v0x5c4a313de970_0 .net "ID_MEM_WRITE", 0 0, v0x5c4a313dd750_0;  alias, 1 drivers
v0x5c4a313dea40_0 .net "RF_E", 0 0, v0x5c4a313dd810_0;  alias, 1 drivers
v0x5c4a313deba0_0 .net "S", 0 0, v0x5c4a313dfed0_0;  1 drivers
v0x5c4a313dec40_0 .net "STORE_CC", 0 0, v0x5c4a313dd8d0_0;  alias, 1 drivers
v0x5c4a313ded10_0 .var "alu_op", 3 0;
v0x5c4a313dedb0_0 .var "id_am", 1 0;
v0x5c4a313dee50_0 .var "id_b", 0 0;
v0x5c4a313deef0_0 .var "id_bl", 0 0;
v0x5c4a313def90_0 .var "id_load", 0 0;
v0x5c4a313df030_0 .var "id_mem_e", 0 0;
v0x5c4a313df0d0_0 .var "id_mem_size", 0 0;
v0x5c4a313df170_0 .var "id_mem_write", 0 0;
v0x5c4a313df230_0 .var "rf_e", 0 0;
v0x5c4a313df2f0_0 .var "store_cc", 0 0;
E_0x5c4a313a8d80/0 .event anyedge, v0x5c4a313deba0_0, v0x5c4a313dd4c0_0, v0x5c4a313dd750_0, v0x5c4a313dd8d0_0;
E_0x5c4a313a8d80/1 .event anyedge, v0x5c4a313dd360_0, v0x5c4a313dd400_0, v0x5c4a313dd690_0, v0x5c4a313dd5d0_0;
E_0x5c4a313a8d80/2 .event anyedge, v0x5c4a313dd810_0, v0x5c4a313dd280_0, v0x5c4a313a5220_0;
E_0x5c4a313a8d80 .event/or E_0x5c4a313a8d80/0, E_0x5c4a313a8d80/1, E_0x5c4a313a8d80/2;
    .scope S_0x5c4a313a6920;
T_1 ;
    %wait E_0x5c4a313a9b40;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c4a313a5220_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4a313dd4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4a313dd750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c4a313dd280_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4a313dd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4a313dd360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4a313dd400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4a313dd690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4a313dd5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4a313dd810_0, 0, 1;
    %load/vec4 v0x5c4a313dd990_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5c4a313dd990_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0x5c4a313a5220_0, 0, 4;
    %load/vec4 v0x5c4a313dd990_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x5c4a313dd4c0_0, 0, 1;
    %load/vec4 v0x5c4a313dd990_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0x5c4a313dd750_0, 0, 1;
    %load/vec4 v0x5c4a313dd990_0;
    %parti/s 2, 25, 6;
    %store/vec4 v0x5c4a313dd280_0, 0, 2;
    %load/vec4 v0x5c4a313dd990_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x5c4a313dd8d0_0, 0, 1;
    %load/vec4 v0x5c4a313dd990_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x5c4a313dd360_0, 0, 1;
    %load/vec4 v0x5c4a313dd990_0;
    %parti/s 1, 27, 6;
    %store/vec4 v0x5c4a313dd400_0, 0, 1;
    %load/vec4 v0x5c4a313dd990_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0x5c4a313dd690_0, 0, 1;
    %load/vec4 v0x5c4a313dd990_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x5c4a313dd5d0_0, 0, 1;
    %load/vec4 v0x5c4a313dd990_0;
    %parti/s 1, 19, 6;
    %store/vec4 v0x5c4a313dd810_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5c4a313ddf80;
T_2 ;
    %wait E_0x5c4a313a8d80;
    %load/vec4 v0x5c4a313deba0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5c4a313de6e0_0;
    %store/vec4 v0x5c4a313def90_0, 0, 1;
    %load/vec4 v0x5c4a313de970_0;
    %store/vec4 v0x5c4a313df170_0, 0, 1;
    %load/vec4 v0x5c4a313dec40_0;
    %store/vec4 v0x5c4a313df2f0_0, 0, 1;
    %load/vec4 v0x5c4a313de540_0;
    %store/vec4 v0x5c4a313dee50_0, 0, 1;
    %load/vec4 v0x5c4a313de610_0;
    %store/vec4 v0x5c4a313deef0_0, 0, 1;
    %load/vec4 v0x5c4a313de8a0_0;
    %store/vec4 v0x5c4a313df0d0_0, 0, 1;
    %load/vec4 v0x5c4a313de7d0_0;
    %store/vec4 v0x5c4a313df030_0, 0, 1;
    %load/vec4 v0x5c4a313dea40_0;
    %store/vec4 v0x5c4a313df230_0, 0, 1;
    %load/vec4 v0x5c4a313de4a0_0;
    %store/vec4 v0x5c4a313dedb0_0, 0, 2;
    %load/vec4 v0x5c4a313de3c0_0;
    %store/vec4 v0x5c4a313ded10_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4a313def90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4a313df170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4a313df2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4a313dee50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4a313deef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4a313df0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4a313df030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4a313df230_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c4a313dedb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c4a313ded10_0, 0, 4;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5c4a3139c380;
T_3 ;
    %pushi/vec4 3792764928, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a313e07d0, 4, 0;
    %pushi/vec4 3766505859, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a313e07d0, 4, 0;
    %pushi/vec4 3889242112, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a313e07d0, 4, 0;
    %pushi/vec4 3851046912, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a313e07d0, 4, 0;
    %pushi/vec4 452984829, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a313e07d0, 4, 0;
    %pushi/vec4 3674210313, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a313e07d0, 4, 0;
    %pushi/vec4 3791716352, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a313e07d0, 4, 0;
    %pushi/vec4 3766505859, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a313e07d0, 4, 0;
    %pushi/vec4 3889242112, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a313e07d0, 4, 0;
    %pushi/vec4 3851046912, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a313e07d0, 4, 0;
    %pushi/vec4 452984829, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a313e07d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a313e07d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a313e07d0, 4, 0;
    %vpi_call 2 76 "$display", "Inicio de pruebas para ControlUnit y Multiplexer" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4a313e0100_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5c4a313e0100_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v0x5c4a313e0100_0;
    %load/vec4a v0x5c4a313e07d0, 4;
    %store/vec4 v0x5c4a313e0730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4a313dfed0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x5c4a313e0100_0;
    %store/vec4 v0x5c4a313ddea0_0, 0, 32;
    %load/vec4 v0x5c4a313dfed0_0;
    %store/vec4 v0x5c4a313ddde0_0, 0, 1;
    %fork TD_ControlUnit_Multiplexer_tb.displayMuxOutputs, S_0x5c4a313ddc30;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4a313dfed0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x5c4a313e0100_0;
    %store/vec4 v0x5c4a313ddea0_0, 0, 32;
    %load/vec4 v0x5c4a313dfed0_0;
    %store/vec4 v0x5c4a313ddde0_0, 0, 1;
    %fork TD_ControlUnit_Multiplexer_tb.displayMuxOutputs, S_0x5c4a313ddc30;
    %join;
    %load/vec4 v0x5c4a313e0100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c4a313e0100_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 92 "$display", "Fin de pruebas para ControlUnit y Multiplexer" {0 0 0};
    %vpi_call 2 93 "$stop" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_CU.v";
    "Control_Unit.v";
