

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Tue Sep  5 00:05:01 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.421 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       86|       86|  0.860 us|  0.860 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|   4292|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   62|    6376|   3374|    -|
|Memory           |       30|    -|       6|      6|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    7656|   1408|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       30|   63|   14038|   9080|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       10|   28|      13|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+-----+-----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_12s_80ns_90_5_1_U8168    |mul_12s_80ns_90_5_1    |        0|   4|  441|  256|    0|
    |mul_13s_71s_71_5_1_U8172     |mul_13s_71s_71_5_1     |        0|   3|  441|  256|    0|
    |mul_40ns_40ns_80_2_1_U8169   |mul_40ns_40ns_80_2_1   |        0|   4|  197|   81|    0|
    |mul_43ns_36ns_79_3_1_U8173   |mul_43ns_36ns_79_3_1   |        0|   4|  230|  147|    0|
    |mul_49ns_44ns_93_5_1_U8174   |mul_49ns_44ns_93_5_1   |        0|   4|  334|   84|    0|
    |mul_50ns_50ns_100_5_1_U8175  |mul_50ns_50ns_100_5_1  |        0|   4|  340|   86|    0|
    |mul_54s_6ns_54_5_1_U8160     |mul_54s_6ns_54_5_1     |        0|   2|  424|  160|    0|
    |mul_6ns_73ns_79_5_1_U8162    |mul_6ns_73ns_79_5_1    |        0|   3|  441|  256|    0|
    |mul_6ns_77ns_83_5_1_U8167    |mul_6ns_77ns_83_5_1    |        0|   3|  441|  256|    0|
    |mul_6ns_82ns_88_5_1_U8166    |mul_6ns_82ns_88_5_1    |        0|   3|  441|  256|    0|
    |mul_6ns_87ns_93_5_1_U8165    |mul_6ns_87ns_93_5_1    |        0|   3|  441|  256|    0|
    |mul_6ns_92ns_98_5_1_U8164    |mul_6ns_92ns_98_5_1    |        0|   4|  441|  256|    0|
    |mul_71ns_4ns_75_5_1_U8161    |mul_71ns_4ns_75_5_1    |        0|   0|  441|  256|    0|
    |mul_77s_54ns_130_5_1_U8170   |mul_77s_54ns_130_5_1   |        0|   9|  441|  256|    0|
    |mul_77s_55ns_130_5_1_U8171   |mul_77s_55ns_130_5_1   |        0|   9|  441|  256|    0|
    |mul_83ns_6ns_89_5_1_U8163    |mul_83ns_6ns_89_5_1    |        0|   3|  441|  256|    0|
    +-----------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                        |                       |        0|  62| 6376| 3374|    0|
    +-----------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +--------------------------------------+--------------------------------+--------------+
    |               Instance               |             Module             |  Expression  |
    +--------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_15ns_19s_31_4_1_U8176  |mac_muladd_16s_15ns_19s_31_4_1  |  i0 * i1 + i2|
    +--------------------------------------+--------------------------------+--------------+

    * Memory: 
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                   Memory                                  |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |pow_reduce_anonymous_namespace_log0_lut_table_array_V_U                    |pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud  |        4|  0|   0|    0|    64|  109|     1|         6976|
    |pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U  |pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb  |        0|  6|   6|    0|    64|    6|     1|          384|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi  |        3|  0|   0|    0|    64|   97|     1|         6208|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j  |        3|  0|   0|    0|    64|   92|     1|         5888|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi  |        3|  0|   0|    0|    64|   87|     1|         5568|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs  |        3|  0|   0|    0|    64|   82|     1|         5248|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC  |        3|  0|   0|    0|    64|   77|     1|         4928|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U     |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe  |        3|  0|   0|    0|    16|  105|     1|         1680|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U     |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg  |        3|  0|   0|    0|    64|  102|     1|         6528|
    |pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U            |pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U              |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U              |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                      |                                                                                  |       30|  6|   6|    0|  1296|  883|    12|        75664|
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln1347_6_fu_2079_p2     |         +|   0|  0|  112|         105|         105|
    |add_ln1347_7_fu_2085_p2     |         +|   0|  0|  113|         106|         106|
    |add_ln1347_fu_1603_p2       |         +|   0|  0|  109|         109|         109|
    |add_ln813_1_fu_1502_p2      |         +|   0|  0|  110|         103|         103|
    |add_ln813_2_fu_1541_p2      |         +|   0|  0|  109|         109|         109|
    |add_ln813_3_fu_1547_p2      |         +|   0|  0|   93|          93|          93|
    |add_ln813_4_fu_1508_p2      |         +|   0|  0|   90|          83|          83|
    |add_ln813_5_fu_1556_p2      |         +|   0|  0|   93|          93|          93|
    |add_ln813_7_fu_1906_p2      |         +|   0|  0|   43|          36|          36|
    |add_ln813_9_fu_1983_p2      |         +|   0|  0|   51|          44|          44|
    |add_ln813_fu_1533_p2        |         +|   0|  0|  109|         109|         109|
    |b_exp_1_fu_691_p2           |         +|   0|  0|   12|          12|          11|
    |b_exp_fu_636_p2             |         +|   0|  0|   12|          12|          11|
    |exp_Z1P_m_1_l_V_fu_1992_p2  |         +|   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_1915_p2    |         +|   0|  0|   51|          44|          44|
    |log_sum_V_1_fu_1595_p2      |         +|   0|  0|  109|         109|         109|
    |out_exp_V_fu_2198_p2        |         +|   0|  0|   12|          11|          10|
    |r_exp_V_fu_2099_p2          |         +|   0|  0|   14|          13|           2|
    |ret_V_15_fu_1619_p2         |         +|   0|  0|  127|         120|         120|
    |ret_V_17_fu_1743_p2         |         +|   0|  0|   14|          13|           1|
    |ret_V_22_fu_2073_p2         |         +|   0|  0|  114|         107|         107|
    |ret_V_23_fu_883_p2          |         +|   0|  0|   76|          76|          76|
    |ret_V_24_fu_966_p2          |         +|   0|  0|   82|          82|          82|
    |ret_V_25_fu_1047_p2         |         +|   0|  0|  102|         102|         102|
    |ret_V_26_fu_1138_p2         |         +|   0|  0|  121|         121|         121|
    |ret_V_27_fu_1225_p2         |         +|   0|  0|  126|         126|         126|
    |ret_V_28_fu_1312_p2         |         +|   0|  0|  131|         131|         131|
    |ret_V_29_fu_1416_p2         |         +|   0|  0|  136|         136|         136|
    |ret_V_32_fu_1859_p2         |         +|   0|  0|   43|          36|          36|
    |ret_V_34_fu_2030_p2         |         +|   0|  0|   65|          58|           5|
    |m_diff_V_fu_1784_p2         |         -|   0|  0|   66|          59|          59|
    |ret_V_10_fu_1242_p2         |         -|   0|  0|  126|         126|         126|
    |ret_V_12_fu_1329_p2         |         -|   0|  0|  131|         131|         131|
    |ret_V_14_fu_1433_p2         |         -|   0|  0|  136|         136|         136|
    |ret_V_2_fu_892_p2           |         -|   0|  0|   76|          76|          76|
    |ret_V_4_fu_983_p2           |         -|   0|  0|   82|          82|          82|
    |ret_V_6_fu_1064_p2          |         -|   0|  0|  102|         102|         102|
    |ret_V_8_fu_1155_p2          |         -|   0|  0|  121|         121|         121|
    |ret_V_fu_1576_p2            |         -|   0|  0|  125|         118|         118|
    |and_ln1019_fu_2217_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln1039_fu_2261_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln182_1_fu_2244_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln182_fu_2238_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln18_fu_785_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln371_1_fu_770_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln371_fu_765_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln657_fu_2232_p2        |       and|   0|  0|    2|           1|           1|
    |x_is_1_fu_648_p2            |       and|   0|  0|    2|           1|           1|
    |x_is_NaN_fu_674_p2          |       and|   0|  0|    2|           1|           1|
    |x_is_inf_fu_704_p2          |       and|   0|  0|    2|           1|           1|
    |x_is_neg_fu_719_p2          |       and|   0|  0|    2|           1|           1|
    |x_is_p1_fu_658_p2           |       and|   0|  0|    2|           1|           1|
    |icmp_ln1003_fu_1737_p2      |      icmp|   0|  0|   13|          18|           1|
    |icmp_ln1019_1_fu_664_p2     |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln1019_fu_600_p2       |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1035_fu_2121_p2      |      icmp|   0|  0|    8|           3|           1|
    |icmp_ln1039_fu_2168_p2      |      icmp|   0|  0|   12|          13|          11|
    |icmp_ln1654_fu_1702_p2      |      icmp|   0|  0|   50|         130|         130|
    |icmp_ln369_fu_642_p2        |      icmp|   0|  0|   12|          12|           1|
    |x_is_0_fu_680_p2            |      icmp|   0|  0|   11|          11|           1|
    |or_ln1019_fu_2222_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln1039_1_fu_2281_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1039_2_fu_795_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln1039_3_fu_2302_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1039_fu_2267_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln18_fu_791_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln371_fu_775_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln386_fu_708_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln407_fu_685_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln657_1_fu_2249_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln657_fu_2159_p2         |        or|   0|  0|    2|           1|           1|
    |ap_return                   |    select|   0|  0|   64|           1|          64|
    |b_exp_2_fu_697_p3           |    select|   0|  0|   12|           1|          12|
    |grp_fu_754_p0               |    select|   0|  0|   54|           1|          54|
    |r_exp_V_2_fu_2104_p3        |    select|   0|  0|   13|           1|          13|
    |ret_V_31_fu_1757_p3         |    select|   0|  0|   13|           1|          13|
    |select_ln1002_fu_1749_p3    |    select|   0|  0|   13|           1|          13|
    |select_ln1039_1_fu_2287_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln1039_2_fu_2294_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln1039_3_fu_2308_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln1039_4_fu_2315_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln1039_fu_2273_p3    |    select|   0|  0|   64|           1|          64|
    |select_ln1488_fu_865_p3     |    select|   0|  0|   76|           1|          76|
    |select_ln407_fu_2131_p3     |    select|   0|  0|   63|           1|          62|
    |tmp_23_fu_2191_p3           |    select|   0|  0|   52|           1|          52|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |xor_ln1019_fu_2226_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln1023_fu_669_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln182_fu_2163_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln18_fu_2212_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln371_fu_779_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln386_fu_713_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln407_fu_760_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln657_fu_2255_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln970_fu_653_p2         |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 4292|        3600|        4094|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |Elog2_V_reg_2819                    |   90|   0|   90|          0|
    |Z2_V_reg_2908                       |    8|   0|    8|          0|
    |Z3_V_reg_2915                       |    8|   0|    8|          0|
    |Z3_V_reg_2915_pp0_iter69_reg        |    8|   0|    8|          0|
    |Z4_reg_2920                         |   35|   0|   35|          0|
    |a_V_1_reg_2512                      |    6|   0|    6|          0|
    |a_V_2_reg_2544                      |    6|   0|    6|          0|
    |a_V_reg_2475                        |    4|   0|    4|          0|
    |add_ln1347_6_reg_3050               |  105|   0|  105|          0|
    |add_ln1347_7_reg_3055               |  106|   0|  106|          0|
    |add_ln1347_reg_2824                 |  109|   0|  109|          0|
    |add_ln813_1_reg_2789                |  103|   0|  103|          0|
    |add_ln813_2_reg_2804                |  109|   0|  109|          0|
    |add_ln813_4_reg_2794                |   83|   0|   83|          0|
    |add_ln813_5_reg_2809                |   93|   0|   93|          0|
    |and_ln18_reg_2452                   |    1|   0|    1|          0|
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter80            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter81            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter82            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter83            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter84            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter85            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter86            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |    1|   0|    1|          0|
    |b_exp_2_reg_2424                    |   12|   0|   12|          0|
    |b_frac_tilde_inverse_V_reg_2429     |    6|   0|    6|          0|
    |bs_exp_V_reg_2352                   |   11|   0|   11|          0|
    |exp_Z1P_m_1_V_reg_3008              |   50|   0|   50|          0|
    |exp_Z1_V_reg_3003                   |   58|   0|   58|          0|
    |exp_Z1_hi_V_reg_3013                |   50|   0|   50|          0|
    |exp_Z2P_m_1_V_reg_2971              |   44|   0|   44|          0|
    |f_Z3_reg_2941                       |   26|   0|   26|          0|
    |icmp_ln1019_1_reg_2400              |    1|   0|    1|          0|
    |icmp_ln1019_reg_2359                |    1|   0|    1|          0|
    |icmp_ln1019_reg_2359_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln1035_reg_3070                |    1|   0|    1|          0|
    |icmp_ln1654_reg_2876                |    1|   0|    1|          0|
    |log_sum_V_reg_2769                  |  109|   0|  109|          0|
    |logn_V_1_reg_2733                   |  102|   0|  102|          0|
    |logn_V_2_reg_2738                   |   97|   0|   97|          0|
    |logn_V_3_reg_2779                   |   92|   0|   92|          0|
    |logn_V_4_reg_2784                   |   87|   0|   87|          0|
    |logn_V_reg_2774                     |  105|   0|  105|          0|
    |m_diff_hi_V_reg_2903                |    8|   0|    8|          0|
    |m_fix_hi_V_reg_2850                 |   16|   0|   16|          0|
    |m_frac_l_V_reg_2840                 |  130|   0|  130|          0|
    |mul_ln838_reg_2468                  |   54|   0|   54|          0|
    |or_ln1039_2_reg_2463                |    1|   0|    1|          0|
    |or_ln18_reg_2457                    |    1|   0|    1|          0|
    |or_ln407_reg_2418                   |    1|   0|    1|          0|
    |p_Result_14_reg_2345                |    1|   0|    1|          0|
    |p_Result_14_reg_2345_pp0_iter1_reg  |    1|   0|    1|          0|
    |p_Result_17_reg_2372                |   52|   0|   52|          0|
    |p_Result_17_reg_2372_pp0_iter1_reg  |   52|   0|   52|          0|
    |p_Result_19_reg_2855                |    1|   0|    1|          0|
    |p_Result_4_reg_2366                 |    1|   0|    1|          0|
    |p_Result_4_reg_2366_pp0_iter1_reg   |    1|   0|    1|          0|
    |r_V_22_reg_2501                     |   75|   0|   75|          0|
    |r_V_23_reg_2533                     |   79|   0|   79|          0|
    |r_V_24_reg_2565                     |   89|   0|   89|          0|
    |r_V_25_reg_2597                     |   98|   0|   98|          0|
    |r_V_26_reg_2629                     |   93|   0|   93|          0|
    |r_V_27_reg_2661                     |   88|   0|   88|          0|
    |r_V_28_reg_2693                     |   83|   0|   83|          0|
    |r_V_reg_3033                        |  100|   0|  100|          0|
    |r_exp_V_2_reg_3065                  |   13|   0|   13|          0|
    |ret_V_31_reg_2886                   |   13|   0|   13|          0|
    |ret_V_32_reg_2935                   |   36|   0|   36|          0|
    |ret_V_33_reg_2946                   |   34|   0|   43|          9|
    |ret_V_34_reg_3028                   |   58|   0|   58|          0|
    |ret_V_4_reg_2538                    |   82|   0|   82|          0|
    |rhs_s_reg_2799                      |   79|   0|   79|          0|
    |tmp_10_reg_2640                     |   76|   0|   76|          0|
    |tmp_11_reg_2645                     |    6|   0|    6|          0|
    |tmp_12_reg_2666                     |   77|   0|   77|          0|
    |tmp_13_reg_2672                     |   71|   0|   71|          0|
    |tmp_14_reg_2677                     |    6|   0|    6|          0|
    |tmp_15_reg_2713                     |   72|   0|   72|          0|
    |tmp_16_reg_2718                     |   40|   0|   40|          0|
    |tmp_17_reg_2977                     |   40|   0|   40|          0|
    |tmp_19_reg_3060                     |    1|   0|    1|          0|
    |tmp_21_reg_2865                     |    1|   0|    1|          0|
    |tmp_2_reg_2581                      |    6|   0|    6|          0|
    |tmp_3_reg_2602                      |   87|   0|   87|          0|
    |tmp_4_reg_2608                      |   81|   0|   81|          0|
    |tmp_6_reg_2518                      |   67|   0|   67|          0|
    |tmp_7_reg_2486                      |    1|   0|    1|          0|
    |tmp_8_reg_2613                      |    6|   0|    6|          0|
    |tmp_9_reg_2634                      |   82|   0|   82|          0|
    |tmp_s_reg_2576                      |   86|   0|   86|          0|
    |trunc_ln1347_2_reg_3045             |   56|   0|   56|          0|
    |trunc_ln1347_reg_3040               |   57|   0|   57|          0|
    |trunc_ln186_reg_3075                |   11|   0|   11|          0|
    |trunc_ln1_reg_2814                  |   73|   0|   73|          0|
    |trunc_ln2_reg_2845                  |  129|   0|  129|          0|
    |trunc_ln3_reg_2860                  |   59|   0|   59|          0|
    |trunc_ln813_1_reg_2998              |   36|   0|   36|          0|
    |trunc_ln813_2_reg_2898              |   59|   0|   59|          0|
    |trunc_ln813_3_reg_2550              |   76|   0|   76|          0|
    |trunc_ln813_reg_2481                |   50|   0|   50|          0|
    |trunc_ln813_s_reg_2961              |   20|   0|   20|          0|
    |trunc_ln818_1_reg_2829              |   77|   0|   77|          0|
    |x_is_0_reg_2411                     |    1|   0|    1|          0|
    |x_is_1_reg_2388                     |    1|   0|    1|          0|
    |x_is_NaN_reg_2406                   |    1|   0|    1|          0|
    |x_is_neg_reg_2434                   |    1|   0|    1|          0|
    |x_is_p1_reg_2395                    |    1|   0|    1|          0|
    |z2_V_reg_2506                       |   73|   0|   73|          0|
    |z4_V_reg_2570                       |   92|   0|   92|          0|
    |zext_ln541_reg_2378                 |    6|   0|   64|         58|
    |Z2_V_reg_2908                       |   64|  32|    8|          0|
    |a_V_1_reg_2512                      |   64|  32|    6|          0|
    |a_V_2_reg_2544                      |   64|  32|    6|          0|
    |a_V_reg_2475                        |   64|  32|    4|          0|
    |and_ln18_reg_2452                   |   64|  32|    1|          0|
    |b_exp_2_reg_2424                    |   64|  32|   12|          0|
    |exp_Z1_V_reg_3003                   |   64|  32|   58|          0|
    |exp_Z2P_m_1_V_reg_2971              |   64|  32|   44|          0|
    |icmp_ln1654_reg_2876                |   64|  32|    1|          0|
    |m_diff_hi_V_reg_2903                |   64|  32|    8|          0|
    |mul_ln838_reg_2468                  |   64|  32|   54|          0|
    |or_ln1039_2_reg_2463                |   64|  32|    1|          0|
    |or_ln18_reg_2457                    |   64|  32|    1|          0|
    |or_ln407_reg_2418                   |   64|  32|    1|          0|
    |p_Result_19_reg_2855                |   64|  32|    1|          0|
    |ret_V_31_reg_2886                   |   64|  32|   13|          0|
    |ret_V_32_reg_2935                   |   64|  32|   36|          0|
    |ret_V_33_reg_2946                   |   64|  32|   43|          9|
    |ret_V_4_reg_2538                    |   64|  32|   82|          0|
    |tmp_10_reg_2640                     |   64|  32|   76|          0|
    |tmp_11_reg_2645                     |   64|  32|    6|          0|
    |tmp_12_reg_2666                     |   64|  32|   77|          0|
    |tmp_13_reg_2672                     |   64|  32|   71|          0|
    |tmp_14_reg_2677                     |   64|  32|    6|          0|
    |tmp_15_reg_2713                     |   64|  32|   72|          0|
    |tmp_17_reg_2977                     |   64|  32|   40|          0|
    |tmp_21_reg_2865                     |   64|  32|    1|          0|
    |tmp_2_reg_2581                      |   64|  32|    6|          0|
    |tmp_3_reg_2602                      |   64|  32|   87|          0|
    |tmp_4_reg_2608                      |   64|  32|   81|          0|
    |tmp_6_reg_2518                      |   64|  32|   67|          0|
    |tmp_7_reg_2486                      |   64|  32|    1|          0|
    |tmp_8_reg_2613                      |   64|  32|    6|          0|
    |tmp_9_reg_2634                      |   64|  32|   82|          0|
    |tmp_s_reg_2576                      |   64|  32|   86|          0|
    |trunc_ln3_reg_2860                  |   64|  32|   59|          0|
    |trunc_ln813_3_reg_2550              |   64|  32|   76|          0|
    |trunc_ln813_reg_2481                |   64|  32|   50|          0|
    |x_is_0_reg_2411                     |   64|  32|    1|          0|
    |x_is_neg_reg_2434                   |   64|  32|    1|          0|
    |x_is_p1_reg_2395                    |   64|  32|    1|          0|
    |z2_V_reg_2506                       |   64|  32|   73|          0|
    |z4_V_reg_2570                       |   64|  32|   92|          0|
    |zext_ln541_reg_2378                 |   64|  32|   64|         58|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 7656|1408| 6469|        134|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  pow_generic<double>|  return value|
|base_r     |   in|   64|     ap_none|               base_r|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 87


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 87
* Pipeline : 1
  Pipeline-0 : II = 1, D = 87, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.89>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 88 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %base_read" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 89 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 90 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%bs_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 91 'partselect' 'bs_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%bs_sig_V = trunc i64 %data_V"   --->   Operation 92 'trunc' 'bs_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (2.89ns)   --->   "%icmp_ln1019 = icmp_eq  i52 %bs_sig_V, i52 0"   --->   Operation 93 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 51"   --->   Operation 94 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_17 = trunc i64 %data_V"   --->   Operation 95 'trunc' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%index0_V = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_V, i32 46, i32 51"   --->   Operation 96 'partselect' 'index0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i6 %index0_V"   --->   Operation 97 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i64 0, i64 %zext_ln541" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 98 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 99 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 6.56>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %bs_exp_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 100 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.63ns)   --->   "%b_exp = add i12 %zext_ln515, i12 3073" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 101 'add' 'b_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.99ns)   --->   "%icmp_ln369 = icmp_eq  i12 %b_exp, i12 0" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 102 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.97ns)   --->   "%x_is_1 = and i1 %icmp_ln369, i1 %icmp_ln1019" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 103 'and' 'x_is_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%xor_ln970 = xor i1 %p_Result_14, i1 1"   --->   Operation 104 'xor' 'xor_ln970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln970" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 105 'and' 'x_is_p1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (1.88ns)   --->   "%icmp_ln1019_1 = icmp_eq  i11 %bs_exp_V, i11 2047"   --->   Operation 106 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node x_is_NaN)   --->   "%xor_ln1023 = xor i1 %icmp_ln1019, i1 1"   --->   Operation 107 'xor' 'xor_ln1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_NaN = and i1 %icmp_ln1019_1, i1 %xor_ln1023" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 108 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (1.88ns)   --->   "%x_is_0 = icmp_eq  i11 %bs_exp_V, i11 0"   --->   Operation 109 'icmp' 'x_is_0' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.97ns)   --->   "%or_ln407 = or i1 %x_is_p1, i1 %x_is_NaN" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 110 'or' 'or_ln407' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (1.63ns)   --->   "%b_exp_1 = add i12 %zext_ln515, i12 3074" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515]   --->   Operation 111 'add' 'b_exp_1' <Predicate = (p_Result_4)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.69ns)   --->   "%b_exp_2 = select i1 %p_Result_4, i12 %b_exp_1, i12 %b_exp" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 112 'select' 'b_exp_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 113 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 114 [1/1] (0.97ns)   --->   "%x_is_inf = and i1 %icmp_ln1019_1, i1 %icmp_ln1019" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 114 'and' 'x_is_inf' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%or_ln386 = or i1 %x_is_0, i1 %x_is_inf" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 115 'or' 'or_ln386' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%xor_ln386 = xor i1 %or_ln386, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 116 'xor' 'xor_ln386' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_neg = and i1 %p_Result_14, i1 %xor_ln386" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 117 'and' 'x_is_neg' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_18 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_17, i1 0"   --->   Operation 118 'bitconcatenate' 'p_Result_18' <Predicate = (!p_Result_4 & !or_ln407)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%r_V_21 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_17"   --->   Operation 119 'bitconcatenate' 'r_V_21' <Predicate = (p_Result_4 & !or_ln407)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i53 %r_V_21"   --->   Operation 120 'zext' 'zext_ln1488' <Predicate = (p_Result_4 & !or_ln407)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.94ns)   --->   "%b_frac_V_1 = select i1 %p_Result_4, i54 %zext_ln1488, i54 %p_Result_18" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 121 'select' 'b_frac_V_1' <Predicate = (!or_ln407)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln838 = zext i6 %b_frac_tilde_inverse_V"   --->   Operation 122 'zext' 'zext_ln838' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_3 : Operation 123 [5/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 123 'mul' 'mul_ln838' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039_2)   --->   "%xor_ln407 = xor i1 %or_ln407, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 124 'xor' 'xor_ln407' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039_2)   --->   "%and_ln371 = and i1 %p_Result_14, i1 %xor_ln407" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 125 'and' 'and_ln371' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039_2)   --->   "%and_ln371_1 = and i1 %and_ln371, i1 %x_is_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 126 'and' 'and_ln371_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%or_ln371 = or i1 %x_is_1, i1 %x_is_NaN" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 127 'or' 'or_ln371' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%xor_ln371 = xor i1 %or_ln371, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 128 'xor' 'xor_ln371' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln18 = and i1 %x_is_inf, i1 %xor_ln371" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 129 'and' 'and_ln18' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.97ns)   --->   "%or_ln18 = or i1 %x_is_1, i1 %icmp_ln1019_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 130 'or' 'or_ln18' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1039_2 = or i1 %and_ln18, i1 %and_ln371_1"   --->   Operation 131 'or' 'or_ln1039_2' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 132 [4/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 132 'mul' 'mul_ln838' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 133 [3/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 133 'mul' 'mul_ln838' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.66>
ST_6 : Operation 134 [2/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 134 'mul' 'mul_ln838' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 135 [1/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 135 'mul' 'mul_ln838' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%a_V = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln838, i32 50, i32 53"   --->   Operation 136 'partselect' 'a_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i54 %mul_ln838"   --->   Operation 137 'trunc' 'trunc_ln813' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln838, i32 53"   --->   Operation 138 'bitselect' 'tmp_7' <Predicate = (!or_ln407)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%z1_V = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln838, i17 0"   --->   Operation 139 'bitconcatenate' 'z1_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i4 %a_V"   --->   Operation 140 'zext' 'zext_ln1271' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i71 %z1_V"   --->   Operation 141 'zext' 'zext_ln1273' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 142 [5/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 142 'mul' 'r_V_22' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 143 [4/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 143 'mul' 'r_V_22' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 144 [3/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 144 'mul' 'r_V_22' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 145 [2/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 145 'mul' 'r_V_22' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 146 [1/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 146 'mul' 'r_V_22' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.81>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1488_cast = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i5.i54.i16, i5 16, i54 %mul_ln838, i16 0"   --->   Operation 147 'bitconcatenate' 'zext_ln1488_cast' <Predicate = (!tmp_7 & !or_ln407)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i5.i54.i17, i5 16, i54 %mul_ln838, i17 0"   --->   Operation 148 'bitconcatenate' 'tmp_5' <Predicate = (tmp_7 & !or_ln407)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i75 %zext_ln1488_cast"   --->   Operation 149 'zext' 'zext_ln1488_1' <Predicate = (!tmp_7 & !or_ln407)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (1.15ns)   --->   "%select_ln1488 = select i1 %tmp_7, i76 %tmp_5, i76 %zext_ln1488_1"   --->   Operation 150 'select' 'select_ln1488' <Predicate = (!or_ln407)> <Delay = 1.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln813, i25 0"   --->   Operation 151 'bitconcatenate' 'lhs' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i75 %lhs"   --->   Operation 152 'zext' 'zext_ln1347' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_23 = add i76 %select_ln1488, i76 %zext_ln1347"   --->   Operation 153 'add' 'ret_V_23' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i75 %r_V_22"   --->   Operation 154 'zext' 'zext_ln1348' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (5.65ns) (root node of TernaryAdder)   --->   "%ret_V_2 = sub i76 %ret_V_23, i76 %zext_ln1348"   --->   Operation 155 'sub' 'ret_V_2' <Predicate = (!or_ln407)> <Delay = 5.65> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%z2_V = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %ret_V_2, i32 3, i32 75"   --->   Operation 156 'partselect' 'z2_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%a_V_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %ret_V_2, i32 70, i32 75"   --->   Operation 157 'partselect' 'a_V_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %ret_V_2, i32 3, i32 69"   --->   Operation 158 'partselect' 'tmp_6' <Predicate = (!or_ln407)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i6 %a_V_1"   --->   Operation 159 'zext' 'zext_ln1271_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i73 %z2_V"   --->   Operation 160 'zext' 'zext_ln1273_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_14 : Operation 161 [5/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1271_1, i79 %zext_ln1273_1"   --->   Operation 161 'mul' 'r_V_23' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 162 [4/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1271_1, i79 %zext_ln1273_1"   --->   Operation 162 'mul' 'r_V_23' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.97>
ST_16 : Operation 163 [3/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1271_1, i79 %zext_ln1273_1"   --->   Operation 163 'mul' 'r_V_23' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.97>
ST_17 : Operation 164 [2/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1271_1, i79 %zext_ln1273_1"   --->   Operation 164 'mul' 'r_V_23' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.97>
ST_18 : Operation 165 [1/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1271_1, i79 %zext_ln1273_1"   --->   Operation 165 'mul' 'r_V_23' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.83>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i73 %z2_V"   --->   Operation 166 'zext' 'zext_ln818' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i5.i76, i5 16, i76 %zext_ln818"   --->   Operation 167 'bitconcatenate' 'eZ' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_6, i14 0"   --->   Operation 168 'bitconcatenate' 'lhs_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i81 %lhs_2"   --->   Operation 169 'zext' 'zext_ln1347_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i81 %eZ"   --->   Operation 170 'zext' 'zext_ln813' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_24 = add i82 %zext_ln813, i82 %zext_ln1347_1"   --->   Operation 171 'add' 'ret_V_24' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%rhs_3 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %r_V_23, i1 0"   --->   Operation 172 'bitconcatenate' 'rhs_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1348_1 = zext i80 %rhs_3"   --->   Operation 173 'zext' 'zext_ln1348_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 174 [1/1] (5.83ns) (root node of TernaryAdder)   --->   "%ret_V_4 = sub i82 %ret_V_24, i82 %zext_ln1348_1"   --->   Operation 174 'sub' 'ret_V_4' <Predicate = (!or_ln407)> <Delay = 5.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%a_V_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %ret_V_4, i32 76, i32 81"   --->   Operation 175 'partselect' 'a_V_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln813_3 = trunc i82 %ret_V_4"   --->   Operation 176 'trunc' 'trunc_ln813_3' <Predicate = (!or_ln407)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.97>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%z3_V = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %ret_V_4, i1 0"   --->   Operation 177 'bitconcatenate' 'z3_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i6 %a_V_2"   --->   Operation 178 'zext' 'zext_ln1271_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i83 %z3_V"   --->   Operation 179 'zext' 'zext_ln1273_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_20 : Operation 180 [5/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 180 'mul' 'r_V_24' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.97>
ST_21 : Operation 181 [4/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 181 'mul' 'r_V_24' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.97>
ST_22 : Operation 182 [3/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 182 'mul' 'r_V_24' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.97>
ST_23 : Operation 183 [2/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 183 'mul' 'r_V_24' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.97>
ST_24 : Operation 184 [1/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 184 'mul' 'r_V_24' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i13.i82.i1, i13 4096, i82 %ret_V_4, i1 0"   --->   Operation 185 'bitconcatenate' 'eZ_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln813_3, i25 0"   --->   Operation 186 'bitconcatenate' 'lhs_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1347_2 = zext i101 %lhs_4"   --->   Operation 187 'zext' 'zext_ln1347_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i96 %eZ_1"   --->   Operation 188 'zext' 'zext_ln813_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_25 = add i102 %zext_ln1347_2, i102 %zext_ln813_1"   --->   Operation 189 'add' 'ret_V_25' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%rhs_6 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %r_V_24, i6 0"   --->   Operation 190 'bitconcatenate' 'rhs_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1348_2 = zext i95 %rhs_6"   --->   Operation 191 'zext' 'zext_ln1348_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (6.41ns) (root node of TernaryAdder)   --->   "%ret_V_6 = sub i102 %ret_V_25, i102 %zext_ln1348_2"   --->   Operation 192 'sub' 'ret_V_6' <Predicate = (!or_ln407)> <Delay = 6.41> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%z4_V = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %ret_V_6, i32 10, i32 101"   --->   Operation 193 'partselect' 'z4_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_s = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %ret_V_6, i32 10, i32 95"   --->   Operation 194 'partselect' 'tmp_s' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %ret_V_6, i32 96, i32 101"   --->   Operation 195 'partselect' 'tmp_2' <Predicate = (!or_ln407)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 6.97>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1271_4 = zext i6 %tmp_2"   --->   Operation 196 'zext' 'zext_ln1271_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln1273_6 = zext i92 %z4_V"   --->   Operation 197 'zext' 'zext_ln1273_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_26 : Operation 198 [5/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1271_4, i98 %zext_ln1273_6"   --->   Operation 198 'mul' 'r_V_25' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.97>
ST_27 : Operation 199 [4/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1271_4, i98 %zext_ln1273_6"   --->   Operation 199 'mul' 'r_V_25' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.97>
ST_28 : Operation 200 [3/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1271_4, i98 %zext_ln1273_6"   --->   Operation 200 'mul' 'r_V_25' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.97>
ST_29 : Operation 201 [2/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1271_4, i98 %zext_ln1273_6"   --->   Operation 201 'mul' 'r_V_25' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.97>
ST_30 : Operation 202 [1/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1271_4, i98 %zext_ln1273_6"   --->   Operation 202 'mul' 'r_V_25' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.97>
ST_31 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln818_1 = zext i92 %z4_V"   --->   Operation 203 'zext' 'zext_ln818_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 204 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i102, i8 128, i102 %zext_ln818_1"   --->   Operation 204 'bitconcatenate' 'eZ_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 205 [1/1] (0.00ns)   --->   "%lhs_6 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_s, i34 0"   --->   Operation 205 'bitconcatenate' 'lhs_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1347_3 = zext i120 %lhs_6"   --->   Operation 206 'zext' 'zext_ln1347_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i110 %eZ_2"   --->   Operation 207 'zext' 'zext_ln813_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_26 = add i121 %zext_ln1347_3, i121 %zext_ln813_2"   --->   Operation 208 'add' 'ret_V_26' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%rhs_9 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %r_V_25, i11 0"   --->   Operation 209 'bitconcatenate' 'rhs_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1348_3 = zext i109 %rhs_9"   --->   Operation 210 'zext' 'zext_ln1348_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 211 [1/1] (6.97ns) (root node of TernaryAdder)   --->   "%ret_V_8 = sub i121 %ret_V_26, i121 %zext_ln1348_3"   --->   Operation 211 'sub' 'ret_V_8' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %ret_V_8, i32 34, i32 120"   --->   Operation 212 'partselect' 'tmp_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %ret_V_8, i32 34, i32 114"   --->   Operation 213 'partselect' 'tmp_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %ret_V_8, i32 115, i32 120"   --->   Operation 214 'partselect' 'tmp_8' <Predicate = (!or_ln407)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 6.97>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln1271_5 = zext i6 %tmp_8"   --->   Operation 215 'zext' 'zext_ln1271_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_32 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1273_7 = zext i87 %tmp_3"   --->   Operation 216 'zext' 'zext_ln1273_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_32 : Operation 217 [5/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1271_5, i93 %zext_ln1273_7"   --->   Operation 217 'mul' 'r_V_26' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.97>
ST_33 : Operation 218 [4/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1271_5, i93 %zext_ln1273_7"   --->   Operation 218 'mul' 'r_V_26' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.97>
ST_34 : Operation 219 [3/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1271_5, i93 %zext_ln1273_7"   --->   Operation 219 'mul' 'r_V_26' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.97>
ST_35 : Operation 220 [2/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1271_5, i93 %zext_ln1273_7"   --->   Operation 220 'mul' 'r_V_26' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.97>
ST_36 : Operation 221 [1/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1271_5, i93 %zext_ln1273_7"   --->   Operation 221 'mul' 'r_V_26' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.12>
ST_37 : Operation 222 [1/1] (0.00ns)   --->   "%eZ_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i23.i87, i23 4194304, i87 %tmp_3"   --->   Operation 222 'bitconcatenate' 'eZ_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 223 [1/1] (0.00ns)   --->   "%lhs_8 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_4, i44 0"   --->   Operation 223 'bitconcatenate' 'lhs_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1347_4 = zext i125 %lhs_8"   --->   Operation 224 'zext' 'zext_ln1347_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i110 %eZ_3"   --->   Operation 225 'zext' 'zext_ln813_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_27 = add i126 %zext_ln1347_4, i126 %zext_ln813_3"   --->   Operation 226 'add' 'ret_V_27' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 227 [1/1] (0.00ns)   --->   "%rhs_12 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i93.i16, i93 %r_V_26, i16 0"   --->   Operation 227 'bitconcatenate' 'rhs_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln1348_4 = zext i109 %rhs_12"   --->   Operation 228 'zext' 'zext_ln1348_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 229 [1/1] (7.12ns) (root node of TernaryAdder)   --->   "%ret_V_10 = sub i126 %ret_V_27, i126 %zext_ln1348_4"   --->   Operation 229 'sub' 'ret_V_10' <Predicate = (!or_ln407)> <Delay = 7.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %ret_V_10, i32 44, i32 125"   --->   Operation 230 'partselect' 'tmp_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %ret_V_10, i32 44, i32 119"   --->   Operation 231 'partselect' 'tmp_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %ret_V_10, i32 120, i32 125"   --->   Operation 232 'partselect' 'tmp_11' <Predicate = (!or_ln407)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 6.97>
ST_38 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln1271_6 = zext i6 %tmp_11"   --->   Operation 233 'zext' 'zext_ln1271_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_38 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln1273_8 = zext i82 %tmp_9"   --->   Operation 234 'zext' 'zext_ln1273_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_38 : Operation 235 [5/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1271_6, i88 %zext_ln1273_8"   --->   Operation 235 'mul' 'r_V_27' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.97>
ST_39 : Operation 236 [4/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1271_6, i88 %zext_ln1273_8"   --->   Operation 236 'mul' 'r_V_27' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.97>
ST_40 : Operation 237 [3/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1271_6, i88 %zext_ln1273_8"   --->   Operation 237 'mul' 'r_V_27' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.97>
ST_41 : Operation 238 [2/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1271_6, i88 %zext_ln1273_8"   --->   Operation 238 'mul' 'r_V_27' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.97>
ST_42 : Operation 239 [1/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1271_6, i88 %zext_ln1273_8"   --->   Operation 239 'mul' 'r_V_27' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.26>
ST_43 : Operation 240 [1/1] (0.00ns)   --->   "%eZ_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i28.i82, i28 134217728, i82 %tmp_9"   --->   Operation 240 'bitconcatenate' 'eZ_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 241 [1/1] (0.00ns)   --->   "%lhs_10 = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_10, i54 0"   --->   Operation 241 'bitconcatenate' 'lhs_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln1347_5 = zext i130 %lhs_10"   --->   Operation 242 'zext' 'zext_ln1347_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i110 %eZ_4"   --->   Operation 243 'zext' 'zext_ln813_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_28 = add i131 %zext_ln1347_5, i131 %zext_ln813_4"   --->   Operation 244 'add' 'ret_V_28' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 245 [1/1] (0.00ns)   --->   "%rhs_15 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i88.i21, i88 %r_V_27, i21 0"   --->   Operation 245 'bitconcatenate' 'rhs_15' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln1348_5 = zext i109 %rhs_15"   --->   Operation 246 'zext' 'zext_ln1348_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 247 [1/1] (7.26ns) (root node of TernaryAdder)   --->   "%ret_V_12 = sub i131 %ret_V_28, i131 %zext_ln1348_5"   --->   Operation 247 'sub' 'ret_V_12' <Predicate = (!or_ln407)> <Delay = 7.26> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %ret_V_12, i32 54, i32 130"   --->   Operation 248 'partselect' 'tmp_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %ret_V_12, i32 54, i32 124"   --->   Operation 249 'partselect' 'tmp_13' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %ret_V_12, i32 125, i32 130"   --->   Operation 250 'partselect' 'tmp_14' <Predicate = (!or_ln407)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 6.97>
ST_44 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1271_7 = zext i6 %tmp_14"   --->   Operation 251 'zext' 'zext_ln1271_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_44 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln1273_9 = zext i77 %tmp_12"   --->   Operation 252 'zext' 'zext_ln1273_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_44 : Operation 253 [5/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1271_7, i83 %zext_ln1273_9"   --->   Operation 253 'mul' 'r_V_28' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.97>
ST_45 : Operation 254 [4/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1271_7, i83 %zext_ln1273_9"   --->   Operation 254 'mul' 'r_V_28' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.97>
ST_46 : Operation 255 [3/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1271_7, i83 %zext_ln1273_9"   --->   Operation 255 'mul' 'r_V_28' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.97>
ST_47 : Operation 256 [2/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1271_7, i83 %zext_ln1273_9"   --->   Operation 256 'mul' 'r_V_28' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.97>
ST_48 : Operation 257 [1/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1271_7, i83 %zext_ln1273_9"   --->   Operation 257 'mul' 'r_V_28' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.42>
ST_49 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i12 %b_exp_2"   --->   Operation 258 'sext' 'sext_ln813' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 259 [5/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 259 'mul' 'Elog2_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln541_6 = zext i6 %a_V_1"   --->   Operation 260 'zext' 'zext_ln541_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 261 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i64 0, i64 %zext_ln541_6" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 261 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 262 [2/2] (3.25ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 262 'load' 'logn_V_1' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_49 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln541_7 = zext i6 %a_V_2"   --->   Operation 263 'zext' 'zext_ln541_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 264 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i64 0, i64 %zext_ln541_7" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 264 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 265 [2/2] (3.25ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 265 'load' 'logn_V_2' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_49 : Operation 266 [1/1] (0.00ns)   --->   "%eZ_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i33.i77, i33 4294967296, i77 %tmp_12"   --->   Operation 266 'bitconcatenate' 'eZ_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 267 [1/1] (0.00ns)   --->   "%lhs_12 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_13, i64 0"   --->   Operation 267 'bitconcatenate' 'lhs_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln1347_6 = zext i135 %lhs_12"   --->   Operation 268 'zext' 'zext_ln1347_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln813_5 = zext i110 %eZ_5"   --->   Operation 269 'zext' 'zext_ln813_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = add i136 %zext_ln1347_6, i136 %zext_ln813_5"   --->   Operation 270 'add' 'ret_V_29' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 271 [1/1] (0.00ns)   --->   "%rhs_18 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i83.i26, i83 %r_V_28, i26 0"   --->   Operation 271 'bitconcatenate' 'rhs_18' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln1348_6 = zext i109 %rhs_18"   --->   Operation 272 'zext' 'zext_ln1348_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 273 [1/1] (7.42ns) (root node of TernaryAdder)   --->   "%ret_V_14 = sub i136 %ret_V_29, i136 %zext_ln1348_6"   --->   Operation 273 'sub' 'ret_V_14' <Predicate = (!or_ln407)> <Delay = 7.42> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %ret_V_14, i32 64, i32 135"   --->   Operation 274 'partselect' 'tmp_15' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %ret_V_14, i32 96, i32 135"   --->   Operation 275 'partselect' 'tmp_16' <Predicate = (!or_ln407)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 6.97>
ST_50 : Operation 276 [4/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 276 'mul' 'Elog2_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 277 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i64 0, i64 %zext_ln541" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 277 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 278 [2/2] (3.25ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 278 'load' 'log_sum_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_50 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i4 %a_V"   --->   Operation 279 'zext' 'zext_ln541_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 280 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i64 0, i64 %zext_ln541_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 280 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 281 [2/2] (3.25ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 281 'load' 'logn_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_50 : Operation 282 [1/2] (3.25ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 282 'load' 'logn_V_1' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_50 : Operation 283 [1/2] (3.25ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 283 'load' 'logn_V_2' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_50 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln541_8 = zext i6 %tmp_2"   --->   Operation 284 'zext' 'zext_ln541_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 285 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i64 0, i64 %zext_ln541_8" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 285 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 286 [2/2] (3.25ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 286 'load' 'logn_V_3' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_50 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln541_9 = zext i6 %tmp_8"   --->   Operation 287 'zext' 'zext_ln541_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 288 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i64 0, i64 %zext_ln541_9" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 288 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 289 [2/2] (3.25ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 289 'load' 'logn_V_4' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_50 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln541_10 = zext i6 %tmp_11"   --->   Operation 290 'zext' 'zext_ln541_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 291 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i64 0, i64 %zext_ln541_10" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 291 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 292 [2/2] (3.25ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 292 'load' 'logn_V_5' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_50 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln541_11 = zext i6 %tmp_14"   --->   Operation 293 'zext' 'zext_ln541_11' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 294 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i64 0, i64 %zext_ln541_11" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 294 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 295 [2/2] (3.25ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 295 'load' 'logn_V_6' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_50 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i40 %tmp_16"   --->   Operation 296 'zext' 'zext_ln1270_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 297 [2/2] (6.91ns)   --->   "%r_V_29 = mul i80 %zext_ln1270_2, i80 %zext_ln1270_2"   --->   Operation 297 'mul' 'r_V_29' <Predicate = (!or_ln407)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.28>
ST_51 : Operation 298 [3/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 298 'mul' 'Elog2_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 299 [1/2] (3.25ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 299 'load' 'log_sum_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_51 : Operation 300 [1/2] (3.25ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 300 'load' 'logn_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_51 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i102 %logn_V_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 301 'zext' 'zext_ln223' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i97 %logn_V_2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 302 'zext' 'zext_ln223_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 303 [1/2] (3.25ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 303 'load' 'logn_V_3' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_51 : Operation 304 [1/2] (3.25ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 304 'load' 'logn_V_4' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_51 : Operation 305 [1/2] (3.25ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 305 'load' 'logn_V_5' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_51 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln223_4 = zext i82 %logn_V_5" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 306 'zext' 'zext_ln223_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 307 [1/2] (3.25ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 307 'load' 'logn_V_6' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_51 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln223_5 = zext i77 %logn_V_6" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 308 'zext' 'zext_ln223_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 309 [1/1] (4.60ns)   --->   "%add_ln813_1 = add i103 %zext_ln223, i103 %zext_ln223_1"   --->   Operation 309 'add' 'add_ln813_1' <Predicate = (!or_ln407)> <Delay = 4.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 310 [1/1] (4.03ns)   --->   "%add_ln813_4 = add i83 %zext_ln223_4, i83 %zext_ln223_5"   --->   Operation 310 'add' 'add_ln813_4' <Predicate = (!or_ln407)> <Delay = 4.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 311 [1/2] (6.91ns)   --->   "%r_V_29 = mul i80 %zext_ln1270_2, i80 %zext_ln1270_2"   --->   Operation 311 'mul' 'r_V_29' <Predicate = (!or_ln407)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 312 [1/1] (0.00ns)   --->   "%rhs_s = partselect i79 @_ssdm_op_PartSelect.i79.i80.i32.i32, i80 %r_V_29, i32 1, i32 79"   --->   Operation 312 'partselect' 'rhs_s' <Predicate = (!or_ln407)> <Delay = 0.00>

State 52 <SV = 51> <Delay = 6.97>
ST_52 : Operation 313 [2/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 313 'mul' 'Elog2_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 314 [1/1] (0.00ns)   --->   "%logn_V_i_cast = zext i105 %logn_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 314 'zext' 'logn_V_i_cast' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i92 %logn_V_3" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 315 'zext' 'zext_ln223_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln223_3 = zext i87 %logn_V_4" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 316 'zext' 'zext_ln223_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i109 %log_sum_V, i109 %logn_V_i_cast"   --->   Operation 317 'add' 'add_ln813' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln813_6 = zext i103 %add_ln813_1"   --->   Operation 318 'zext' 'zext_ln813_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 319 [1/1] (6.62ns) (root node of TernaryAdder)   --->   "%add_ln813_2 = add i109 %zext_ln813_6, i109 %add_ln813"   --->   Operation 319 'add' 'add_ln813_2' <Predicate = (!or_ln407)> <Delay = 6.62> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3 = add i93 %zext_ln223_2, i93 %zext_ln223_3"   --->   Operation 320 'add' 'add_ln813_3' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln813_7 = zext i83 %add_ln813_4"   --->   Operation 321 'zext' 'zext_ln813_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 322 [1/1] (6.15ns) (root node of TernaryAdder)   --->   "%add_ln813_5 = add i93 %zext_ln813_7, i93 %add_ln813_3"   --->   Operation 322 'add' 'add_ln813_5' <Predicate = (!or_ln407)> <Delay = 6.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 323 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_15, i45 0"   --->   Operation 323 'bitconcatenate' 'lhs_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln1348_7 = zext i117 %lhs_V"   --->   Operation 324 'zext' 'zext_ln1348_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln1348_8 = zext i79 %rhs_s"   --->   Operation 325 'zext' 'zext_ln1348_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 326 [1/1] (5.03ns)   --->   "%ret_V = sub i118 %zext_ln1348_7, i118 %zext_ln1348_8"   --->   Operation 326 'sub' 'ret_V' <Predicate = (!or_ln407)> <Delay = 5.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i73 @_ssdm_op_PartSelect.i73.i118.i32.i32, i118 %ret_V, i32 45, i32 117"   --->   Operation 327 'partselect' 'trunc_ln1' <Predicate = (!or_ln407)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 6.97>
ST_53 : Operation 328 [1/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 328 'mul' 'Elog2_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln813_8 = zext i93 %add_ln813_5"   --->   Operation 329 'zext' 'zext_ln813_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_53 : Operation 330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%log_sum_V_1 = add i109 %zext_ln813_8, i109 %add_ln813_2"   --->   Operation 330 'add' 'log_sum_V_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i73 %trunc_ln1"   --->   Operation 331 'sext' 'sext_ln1347' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_53 : Operation 332 [1/1] (6.62ns) (root node of TernaryAdder)   --->   "%add_ln1347 = add i109 %log_sum_V_1, i109 %sext_ln1347"   --->   Operation 332 'add' 'add_ln1347' <Predicate = (!or_ln407)> <Delay = 6.62> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 5.12>
ST_54 : Operation 333 [1/1] (0.00ns)   --->   "%lhs_V_2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2_V, i30 0"   --->   Operation 333 'bitconcatenate' 'lhs_V_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_54 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1347_1 = sext i109 %add_ln1347"   --->   Operation 334 'sext' 'sext_ln1347_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_54 : Operation 335 [1/1] (5.12ns)   --->   "%ret_V_15 = add i120 %sext_ln1347_1, i120 %lhs_V_2"   --->   Operation 335 'add' 'ret_V_15' <Predicate = (!or_ln407)> <Delay = 5.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i77 @_ssdm_op_PartSelect.i77.i120.i32.i32, i120 %ret_V_15, i32 43, i32 119"   --->   Operation 336 'partselect' 'trunc_ln818_1' <Predicate = (!or_ln407)> <Delay = 0.00>

State 55 <SV = 54> <Delay = 6.97>
ST_55 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i77 %trunc_ln818_1"   --->   Operation 337 'sext' 'sext_ln813_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_55 : Operation 338 [5/5] (6.97ns)   --->   "%m_frac_l_V = mul i130 %sext_ln813_1, i130 6755399441055744"   --->   Operation 338 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 339 [5/5] (6.97ns)   --->   "%r_V_30 = mul i130 %sext_ln813_1, i130 13510798882111488"   --->   Operation 339 'mul' 'r_V_30' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.97>
ST_56 : Operation 340 [4/5] (6.97ns)   --->   "%m_frac_l_V = mul i130 %sext_ln813_1, i130 6755399441055744"   --->   Operation 340 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 341 [4/5] (6.97ns)   --->   "%r_V_30 = mul i130 %sext_ln813_1, i130 13510798882111488"   --->   Operation 341 'mul' 'r_V_30' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.97>
ST_57 : Operation 342 [3/5] (6.97ns)   --->   "%m_frac_l_V = mul i130 %sext_ln813_1, i130 6755399441055744"   --->   Operation 342 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 343 [3/5] (6.97ns)   --->   "%r_V_30 = mul i130 %sext_ln813_1, i130 13510798882111488"   --->   Operation 343 'mul' 'r_V_30' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.97>
ST_58 : Operation 344 [2/5] (6.97ns)   --->   "%m_frac_l_V = mul i130 %sext_ln813_1, i130 6755399441055744"   --->   Operation 344 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 345 [2/5] (6.97ns)   --->   "%r_V_30 = mul i130 %sext_ln813_1, i130 13510798882111488"   --->   Operation 345 'mul' 'r_V_30' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.97>
ST_59 : Operation 346 [1/5] (6.97ns)   --->   "%m_frac_l_V = mul i130 %sext_ln813_1, i130 6755399441055744"   --->   Operation 346 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 347 [1/5] (6.97ns)   --->   "%r_V_30 = mul i130 %sext_ln813_1, i130 13510798882111488"   --->   Operation 347 'mul' 'r_V_30' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i129 @_ssdm_op_PartSelect.i129.i130.i32.i32, i130 %r_V_30, i32 1, i32 129"   --->   Operation 348 'partselect' 'trunc_ln2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_59 : Operation 349 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i130.i32.i32, i130 %r_V_30, i32 114, i32 129"   --->   Operation 349 'partselect' 'm_fix_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_59 : Operation 350 [1/1] (0.00ns)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i130.i32, i130 %r_V_30, i32 129"   --->   Operation 350 'bitselect' 'p_Result_19' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_59 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i59 @_ssdm_op_PartSelect.i59.i130.i32.i32, i130 %r_V_30, i32 59, i32 117"   --->   Operation 351 'partselect' 'trunc_ln3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_59 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i130.i32, i130 %m_frac_l_V, i32 129"   --->   Operation 352 'bitselect' 'tmp_21' <Predicate = (!or_ln407)> <Delay = 0.00>

State 60 <SV = 59> <Delay = 3.49>
ST_60 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i16 %m_fix_hi_V"   --->   Operation 353 'sext' 'sext_ln1271' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_60 : Operation 354 [3/3] (1.05ns) (grouped into DSP with root node ret_V_30)   --->   "%r_V_31 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 354 'mul' 'r_V_31' <Predicate = (!or_ln407)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln1654 = sext i129 %trunc_ln2"   --->   Operation 355 'sext' 'sext_ln1654' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_60 : Operation 356 [1/1] (3.49ns)   --->   "%icmp_ln1654 = icmp_ne  i130 %sext_ln1654, i130 %m_frac_l_V"   --->   Operation 356 'icmp' 'icmp_ln1654' <Predicate = (!or_ln407)> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.05>
ST_61 : Operation 357 [2/3] (1.05ns) (grouped into DSP with root node ret_V_30)   --->   "%r_V_31 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 357 'mul' 'r_V_31' <Predicate = (!or_ln407)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 62 <SV = 61> <Delay = 2.10>
ST_62 : Operation 358 [1/3] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%r_V_31 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 358 'mul' 'r_V_31' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 359 [1/1] (0.00ns)   --->   "%rhs_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_19, i18 131072"   --->   Operation 359 'bitconcatenate' 'rhs_19' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_62 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln1347_2 = sext i19 %rhs_19"   --->   Operation 360 'sext' 'sext_ln1347_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_62 : Operation 361 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_30 = add i31 %r_V_31, i31 %sext_ln1347_2"   --->   Operation 361 'add' 'ret_V_30' <Predicate = (!or_ln407)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 63 <SV = 62> <Delay = 5.23>
ST_63 : Operation 362 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_30 = add i31 %r_V_31, i31 %sext_ln1347_2"   --->   Operation 362 'add' 'ret_V_30' <Predicate = (!or_ln407)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_30, i32 18, i32 30"   --->   Operation 363 'partselect' 'trunc_ln' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_63 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node ret_V_31)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_30, i32 30"   --->   Operation 364 'bitselect' 'p_Result_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_63 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln1003 = trunc i31 %ret_V_30"   --->   Operation 365 'trunc' 'trunc_ln1003' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_63 : Operation 366 [1/1] (2.43ns)   --->   "%icmp_ln1003 = icmp_eq  i18 %trunc_ln1003, i18 0"   --->   Operation 366 'icmp' 'icmp_ln1003' <Predicate = (!or_ln407)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 367 [1/1] (1.67ns)   --->   "%ret_V_17 = add i13 %trunc_ln, i13 1"   --->   Operation 367 'add' 'ret_V_17' <Predicate = (!or_ln407)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node ret_V_31)   --->   "%select_ln1002 = select i1 %icmp_ln1003, i13 %trunc_ln, i13 %ret_V_17"   --->   Operation 368 'select' 'select_ln1002' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 369 [1/1] (0.69ns) (out node of the LUT)   --->   "%ret_V_31 = select i1 %p_Result_8, i13 %select_ln1002, i13 %trunc_ln"   --->   Operation 369 'select' 'ret_V_31' <Predicate = (!or_ln407)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.97>
ST_64 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i13 %ret_V_31"   --->   Operation 370 'sext' 'sext_ln1270' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_64 : Operation 371 [5/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 371 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.97>
ST_65 : Operation 372 [4/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 372 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.97>
ST_66 : Operation 373 [3/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 373 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.97>
ST_67 : Operation 374 [2/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 374 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.97>
ST_68 : Operation 375 [1/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 375 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln813_2 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V_15, i32 12, i32 70"   --->   Operation 376 'partselect' 'trunc_ln813_2' <Predicate = (!or_ln407)> <Delay = 0.00>

State 69 <SV = 68> <Delay = 6.64>
ST_69 : Operation 377 [1/1] (3.39ns)   --->   "%m_diff_V = sub i59 %trunc_ln3, i59 %trunc_ln813_2"   --->   Operation 377 'sub' 'm_diff_V' <Predicate = (!or_ln407)> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 378 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 378 'partselect' 'm_diff_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 379 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 379 'partselect' 'Z2_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 380 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 380 'partselect' 'Z3_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 381 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 381 'trunc' 'Z4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 382 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 382 'partselect' 'Z4_ind' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i8 %Z4_ind"   --->   Operation 383 'zext' 'zext_ln541_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 384 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_3"   --->   Operation 384 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 385 [2/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"   --->   Operation 385 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_69 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln541_4 = zext i8 %Z3_V"   --->   Operation 386 'zext' 'zext_ln541_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 387 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_4"   --->   Operation 387 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 388 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"   --->   Operation 388 'load' 'f_Z3' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 70 <SV = 69> <Delay = 5.92>
ST_70 : Operation 389 [1/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"   --->   Operation 389 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_70 : Operation 390 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load, i32 16, i32 25"   --->   Operation 390 'partselect' 'r' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_70 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln813_9 = zext i35 %Z4"   --->   Operation 391 'zext' 'zext_ln813_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_70 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln813_10 = zext i10 %r"   --->   Operation 392 'zext' 'zext_ln813_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_70 : Operation 393 [1/1] (2.67ns)   --->   "%ret_V_32 = add i36 %zext_ln813_9, i36 %zext_ln813_10"   --->   Operation 393 'add' 'ret_V_32' <Predicate = (!or_ln407)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 394 [1/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"   --->   Operation 394 'load' 'f_Z3' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 71 <SV = 70> <Delay = 7.08>
ST_71 : Operation 395 [1/1] (0.00ns)   --->   "%ret_V_33 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 395 'bitconcatenate' 'ret_V_33' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_71 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i43 %ret_V_33"   --->   Operation 396 'zext' 'zext_ln1270' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_71 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i36 %ret_V_32"   --->   Operation 397 'zext' 'zext_ln1273_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_71 : Operation 398 [3/3] (7.08ns)   --->   "%r_V_17 = mul i79 %zext_ln1270, i79 %zext_ln1273_3"   --->   Operation 398 'mul' 'r_V_17' <Predicate = (!or_ln407)> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.08>
ST_72 : Operation 399 [2/3] (7.08ns)   --->   "%r_V_17 = mul i79 %zext_ln1270, i79 %zext_ln1273_3"   --->   Operation 399 'mul' 'r_V_17' <Predicate = (!or_ln407)> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.08>
ST_73 : Operation 400 [1/3] (7.08ns)   --->   "%r_V_17 = mul i79 %zext_ln1270, i79 %zext_ln1273_3"   --->   Operation 400 'mul' 'r_V_17' <Predicate = (!or_ln407)> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln813_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_17, i32 59, i32 78"   --->   Operation 401 'partselect' 'trunc_ln813_s' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_73 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln541_5 = zext i8 %Z2_V"   --->   Operation 402 'zext' 'zext_ln541_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_73 : Operation 403 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i64 0, i64 %zext_ln541_5"   --->   Operation 403 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_73 : Operation 404 [2/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"   --->   Operation 404 'load' 'f_Z2_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 74 <SV = 73> <Delay = 5.67>
ST_74 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln1347_7 = zext i43 %ret_V_33"   --->   Operation 405 'zext' 'zext_ln1347_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_74 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln813_11 = zext i20 %trunc_ln813_s"   --->   Operation 406 'zext' 'zext_ln813_11' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_74 : Operation 407 [1/1] (2.71ns)   --->   "%add_ln813_7 = add i36 %ret_V_32, i36 %zext_ln813_11"   --->   Operation 407 'add' 'add_ln813_7' <Predicate = (!or_ln407)> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln813_12 = zext i36 %add_ln813_7"   --->   Operation 408 'zext' 'zext_ln813_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_74 : Operation 409 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln813_12, i44 %zext_ln1347_7"   --->   Operation 409 'add' 'exp_Z2P_m_1_V' <Predicate = (!or_ln407)> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 410 [1/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"   --->   Operation 410 'load' 'f_Z2_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_74 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 411 'partselect' 'tmp_17' <Predicate = (!or_ln407)> <Delay = 0.00>

State 75 <SV = 74> <Delay = 5.66>
ST_75 : Operation 412 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_17"   --->   Operation 412 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_75 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i49 %exp_Z2_m_1_V"   --->   Operation 413 'zext' 'zext_ln1270_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_75 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 414 'zext' 'zext_ln1273_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_75 : Operation 415 [5/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 415 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.66>
ST_76 : Operation 416 [4/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 416 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.66>
ST_77 : Operation 417 [3/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 417 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.66>
ST_78 : Operation 418 [2/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 418 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.66>
ST_79 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i8 %m_diff_hi_V"   --->   Operation 419 'zext' 'zext_ln541_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_79 : Operation 420 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i64 0, i64 %zext_ln541_2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 420 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_79 : Operation 421 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 421 'load' 'exp_Z1_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_79 : Operation 422 [1/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 422 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln813_1 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_19, i32 57, i32 92"   --->   Operation 423 'partselect' 'trunc_ln813_1' <Predicate = (!or_ln407)> <Delay = 0.00>

State 80 <SV = 79> <Delay = 6.17>
ST_80 : Operation 424 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 424 'load' 'exp_Z1_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_80 : Operation 425 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_17, i2 0"   --->   Operation 425 'bitconcatenate' 'lhs_V_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_80 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln1347_8 = zext i51 %lhs_V_4"   --->   Operation 426 'zext' 'zext_ln1347_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_80 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i36 %trunc_ln813_1"   --->   Operation 427 'zext' 'zext_ln813_13' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_80 : Operation 428 [1/1] (2.98ns)   --->   "%add_ln813_9 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln813_13"   --->   Operation 428 'add' 'add_ln813_9' <Predicate = (!or_ln407)> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i44 %add_ln813_9"   --->   Operation 429 'zext' 'zext_ln813_14' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_80 : Operation 430 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln813_14, i52 %zext_ln1347_8"   --->   Operation 430 'add' 'exp_Z1P_m_1_l_V' <Predicate = (!or_ln407)> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 431 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 431 'partselect' 'exp_Z1P_m_1_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_80 : Operation 432 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 432 'partselect' 'exp_Z1_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>

State 81 <SV = 80> <Delay = 5.66>
ST_81 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln1271_3 = zext i50 %exp_Z1_hi_V"   --->   Operation 433 'zext' 'zext_ln1271_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_81 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln1273_5 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 434 'zext' 'zext_ln1273_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_81 : Operation 435 [5/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1271_3, i100 %zext_ln1273_5"   --->   Operation 435 'mul' 'r_V' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.66>
ST_82 : Operation 436 [4/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1271_3, i100 %zext_ln1273_5"   --->   Operation 436 'mul' 'r_V' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.66>
ST_83 : Operation 437 [3/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1271_3, i100 %zext_ln1273_5"   --->   Operation 437 'mul' 'r_V' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.66>
ST_84 : Operation 438 [2/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1271_3, i100 %zext_ln1273_5"   --->   Operation 438 'mul' 'r_V' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.66>
ST_85 : Operation 439 [1/1] (3.36ns)   --->   "%ret_V_34 = add i58 %exp_Z1_V, i58 16"   --->   Operation 439 'add' 'ret_V_34' <Predicate = (!or_ln407)> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 440 [1/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1271_3, i100 %zext_ln1273_5"   --->   Operation 440 'mul' 'r_V' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i58 %ret_V_34"   --->   Operation 441 'trunc' 'trunc_ln1347' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_85 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln1347_2 = trunc i58 %ret_V_34"   --->   Operation 442 'trunc' 'trunc_ln1347_2' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>

State 86 <SV = 85> <Delay = 6.58>
ST_86 : Operation 443 [1/1] (0.00ns)   --->   "%lhs_V_7 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_34, i49 0"   --->   Operation 443 'bitconcatenate' 'lhs_V_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_86 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln1347_9 = zext i100 %r_V"   --->   Operation 444 'zext' 'zext_ln1347_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_86 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln4 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1347, i49 0"   --->   Operation 445 'bitconcatenate' 'trunc_ln4' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_86 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln1347_10 = zext i100 %r_V"   --->   Operation 446 'zext' 'zext_ln1347_10' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_86 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln1347_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1347_2, i49 0"   --->   Operation 447 'bitconcatenate' 'trunc_ln1347_1' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_86 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln1347_11 = zext i100 %r_V"   --->   Operation 448 'zext' 'zext_ln1347_11' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_86 : Operation 449 [1/1] (4.75ns)   --->   "%ret_V_22 = add i107 %lhs_V_7, i107 %zext_ln1347_9"   --->   Operation 449 'add' 'ret_V_22' <Predicate = (!or_ln407)> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 450 [1/1] (4.69ns)   --->   "%add_ln1347_6 = add i105 %trunc_ln1347_1, i105 %zext_ln1347_11"   --->   Operation 450 'add' 'add_ln1347_6' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 4.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 451 [1/1] (4.72ns)   --->   "%add_ln1347_7 = add i106 %trunc_ln4, i106 %zext_ln1347_10"   --->   Operation 451 'add' 'add_ln1347_7' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 4.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_22, i32 106"   --->   Operation 452 'bitselect' 'tmp_19' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_86 : Operation 453 [1/1] (1.67ns)   --->   "%r_exp_V = add i13 %ret_V_31, i13 8191"   --->   Operation 453 'add' 'r_exp_V' <Predicate = (!or_ln407)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 454 [1/1] (0.69ns)   --->   "%r_exp_V_2 = select i1 %tmp_19, i13 %ret_V_31, i13 %r_exp_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 454 'select' 'r_exp_V_2' <Predicate = (!or_ln407)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12"   --->   Operation 455 'partselect' 'tmp_20' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_86 : Operation 456 [1/1] (1.13ns)   --->   "%icmp_ln1035 = icmp_sgt  i3 %tmp_20, i3 0"   --->   Operation 456 'icmp' 'icmp_ln1035' <Predicate = (!or_ln407)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i13 %r_exp_V_2"   --->   Operation 457 'trunc' 'trunc_ln186' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>

State 87 <SV = 86> <Delay = 6.03>
ST_87 : Operation 458 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_31"   --->   Operation 458 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%select_ln407 = select i1 %x_is_p1, i64 1, i64 nan" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 459 'select' 'select_ln407' <Predicate = (or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039_3)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %x_is_neg, i63 4607182418800017408"   --->   Operation 460 'bitconcatenate' 'p_Result_s' <Predicate = (!and_ln18 & or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_87 : Operation 461 [1/1] (0.00ns)   --->   "%p_Result_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %x_is_neg, i63 9218868437227405312"   --->   Operation 461 'bitconcatenate' 'p_Result_15' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_87 : Operation 462 [1/1] (0.00ns)   --->   "%p_Result_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %x_is_neg, i63 0"   --->   Operation 462 'bitconcatenate' 'p_Result_16' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_87 : Operation 463 [1/1] (0.97ns)   --->   "%or_ln657 = or i1 %icmp_ln1654, i1 %icmp_ln1035" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 463 'or' 'or_ln657' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node and_ln182)   --->   "%xor_ln182 = xor i1 %tmp_21, i1 1"   --->   Operation 464 'xor' 'xor_ln182' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 465 [1/1] (2.09ns)   --->   "%icmp_ln1039 = icmp_slt  i13 %r_exp_V_2, i13 7170"   --->   Operation 465 'icmp' 'icmp_ln1039' <Predicate = (!or_ln407)> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node p_Result_20)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1347_7, i32 54, i32 105"   --->   Operation 466 'partselect' 'tmp' <Predicate = (tmp_19 & !or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_87 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node p_Result_20)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1347_6, i32 53, i32 104"   --->   Operation 467 'partselect' 'tmp_1' <Predicate = (!tmp_19 & !or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_87 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node p_Result_20)   --->   "%tmp_23 = select i1 %tmp_19, i52 %tmp, i52 %tmp_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 468 'select' 'tmp_23' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 469 [1/1] (1.63ns)   --->   "%out_exp_V = add i11 %trunc_ln186, i11 1023"   --->   Operation 469 'add' 'out_exp_V' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 470 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Result_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %x_is_neg, i11 %out_exp_V, i52 %tmp_23"   --->   Operation 470 'bitconcatenate' 'p_Result_20' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.95>
ST_87 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039_3)   --->   "%xor_ln18 = xor i1 %or_ln18, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 471 'xor' 'xor_ln18' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039_3)   --->   "%and_ln1019 = and i1 %x_is_0, i1 %xor_ln18"   --->   Operation 472 'and' 'and_ln1019' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 473 [1/1] (0.97ns)   --->   "%or_ln1019 = or i1 %or_ln18, i1 %x_is_0"   --->   Operation 473 'or' 'or_ln1019' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln657)   --->   "%xor_ln1019 = xor i1 %or_ln1019, i1 1"   --->   Operation 474 'xor' 'xor_ln1019' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 475 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln657 = and i1 %or_ln657, i1 %xor_ln1019" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 475 'and' 'and_ln657' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 476 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln182 = and i1 %and_ln657, i1 %xor_ln182"   --->   Operation 476 'and' 'and_ln182' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039)   --->   "%and_ln182_1 = and i1 %and_ln657, i1 %tmp_21"   --->   Operation 477 'and' 'and_ln182_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039)   --->   "%or_ln657_1 = or i1 %or_ln1019, i1 %or_ln657" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 478 'or' 'or_ln657_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039)   --->   "%xor_ln657 = xor i1 %or_ln657_1, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 479 'xor' 'xor_ln657' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039)   --->   "%and_ln1039 = and i1 %icmp_ln1039, i1 %xor_ln657"   --->   Operation 480 'and' 'and_ln1039' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 481 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1039 = or i1 %and_ln1039, i1 %and_ln182_1"   --->   Operation 481 'or' 'or_ln1039' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039_2)   --->   "%select_ln1039 = select i1 %and_ln182, i64 %p_Result_15, i64 %p_Result_16"   --->   Operation 482 'select' 'select_ln1039' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039_3)   --->   "%or_ln1039_1 = or i1 %and_ln182, i1 %and_ln1019"   --->   Operation 483 'or' 'or_ln1039_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039_3)   --->   "%select_ln1039_1 = select i1 %and_ln18, i64 %p_Result_15, i64 %p_Result_s"   --->   Operation 484 'select' 'select_ln1039_1' <Predicate = (or_ln1039_2 & !or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 485 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln1039_2 = select i1 %or_ln1039, i64 %p_Result_16, i64 %select_ln1039"   --->   Operation 485 'select' 'select_ln1039_2' <Predicate = (!or_ln407)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 486 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1039_3 = or i1 %or_ln1039, i1 %or_ln1039_1"   --->   Operation 486 'or' 'or_ln1039_3' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 487 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln1039_3 = select i1 %or_ln1039_2, i64 %select_ln1039_1, i64 %p_Result_20"   --->   Operation 487 'select' 'select_ln1039_3' <Predicate = (!or_ln407)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%select_ln1039_4 = select i1 %or_ln1039_3, i64 %select_ln1039_2, i64 %select_ln1039_3"   --->   Operation 488 'select' 'select_ln1039_4' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%bitcast_ln1039 = bitcast i64 %select_ln1039_4"   --->   Operation 489 'bitcast' 'bitcast_ln1039' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_87 : Operation 490 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64 %bitcast_ln1039" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 490 'select' 'select_ln407_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 491 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %select_ln407_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690]   --->   Operation 491 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ base_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base_read                                                                  (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V                                                                     (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_14                                                                (bitselect     ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bs_exp_V                                                                   (partselect    ) [ 0110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bs_sig_V                                                                   (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1019                                                                (icmp          ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_4                                                                 (bitselect     ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_17                                                                (trunc         ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
index0_V                                                                   (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln541                                                                 (zext          ) [ 0111111111111111111111111111111111111111111111111110000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr      (getelementptr ) [ 0110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln515                                                                 (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_exp                                                                      (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln369                                                                 (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_1                                                                     (and           ) [ 0101000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln970                                                                  (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_p1                                                                    (and           ) [ 0101111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln1019_1                                                              (icmp          ) [ 0101000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln1023                                                                 (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_NaN                                                                   (and           ) [ 0101000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_0                                                                     (icmp          ) [ 0101111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
or_ln407                                                                   (or            ) [ 0101111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
b_exp_1                                                                    (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_exp_2                                                                    (select        ) [ 0101111111111111111111111111111111111111111111111100000000000000000000000000000000000000]
b_frac_tilde_inverse_V                                                     (load          ) [ 0101000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_inf                                                                   (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln386                                                                   (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln386                                                                  (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_neg                                                                   (and           ) [ 0100111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_Result_18                                                                (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_21                                                                     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488                                                                (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_frac_V_1                                                                 (select        ) [ 0100111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln838                                                                 (zext          ) [ 0100111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln407                                                                  (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln371                                                                  (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln371_1                                                                (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln371                                                                   (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln371                                                                  (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln18                                                                   (and           ) [ 0100111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
or_ln18                                                                    (or            ) [ 0100111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
or_ln1039_2                                                                (or            ) [ 0100111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mul_ln838                                                                  (mul           ) [ 0100000011111100000000000000000000000000000000000000000000000000000000000000000000000000]
a_V                                                                        (partselect    ) [ 0100000011111111111111111111111111111111111111111110000000000000000000000000000000000000]
trunc_ln813                                                                (trunc         ) [ 0100000011111100000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                                                                      (bitselect     ) [ 0100000011111100000000000000000000000000000000000000000000000000000000000000000000000000]
z1_V                                                                       (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1271                                                                (zext          ) [ 0100000001111000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1273                                                                (zext          ) [ 0100000001111000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_22                                                                     (mul           ) [ 0100000000000100000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_cast                                                           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_1                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1488                                                              (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs                                                                        (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347                                                                (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_23                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348                                                                (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_2                                                                    (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
z2_V                                                                       (partselect    ) [ 0100000000000011111100000000000000000000000000000000000000000000000000000000000000000000]
a_V_1                                                                      (partselect    ) [ 0100000000000011111111111111111111111111111111111100000000000000000000000000000000000000]
tmp_6                                                                      (partselect    ) [ 0100000000000011111100000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1271_1                                                              (zext          ) [ 0100000000000001111000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1273_1                                                              (zext          ) [ 0100000000000001111000000000000000000000000000000000000000000000000000000000000000000000]
r_V_23                                                                     (mul           ) [ 0100000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818                                                                 (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eZ                                                                         (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_2                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_1                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813                                                                 (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_24                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_3                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_1                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_4                                                                    (sub           ) [ 0100000000000000000011111100000000000000000000000000000000000000000000000000000000000000]
a_V_2                                                                      (partselect    ) [ 0100000000000000000011111111111111111111111111111100000000000000000000000000000000000000]
trunc_ln813_3                                                              (trunc         ) [ 0100000000000000000011111100000000000000000000000000000000000000000000000000000000000000]
z3_V                                                                       (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1271_2                                                              (zext          ) [ 0100000000000000000001111000000000000000000000000000000000000000000000000000000000000000]
zext_ln1273_2                                                              (zext          ) [ 0100000000000000000001111000000000000000000000000000000000000000000000000000000000000000]
r_V_24                                                                     (mul           ) [ 0100000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
eZ_1                                                                       (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_4                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_2                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_1                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_25                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_6                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_2                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_6                                                                    (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
z4_V                                                                       (partselect    ) [ 0100000000000000000000000011111100000000000000000000000000000000000000000000000000000000]
tmp_s                                                                      (partselect    ) [ 0100000000000000000000000011111100000000000000000000000000000000000000000000000000000000]
tmp_2                                                                      (partselect    ) [ 0100000000000000000000000011111111111111111111111110000000000000000000000000000000000000]
zext_ln1271_4                                                              (zext          ) [ 0100000000000000000000000001111000000000000000000000000000000000000000000000000000000000]
zext_ln1273_6                                                              (zext          ) [ 0100000000000000000000000001111000000000000000000000000000000000000000000000000000000000]
r_V_25                                                                     (mul           ) [ 0100000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
zext_ln818_1                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eZ_2                                                                       (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_6                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_3                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_2                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_26                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_9                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_3                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_8                                                                    (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                                                                      (partselect    ) [ 0100000000000000000000000000000011111100000000000000000000000000000000000000000000000000]
tmp_4                                                                      (partselect    ) [ 0100000000000000000000000000000011111100000000000000000000000000000000000000000000000000]
tmp_8                                                                      (partselect    ) [ 0100000000000000000000000000000011111111111111111110000000000000000000000000000000000000]
zext_ln1271_5                                                              (zext          ) [ 0100000000000000000000000000000001111000000000000000000000000000000000000000000000000000]
zext_ln1273_7                                                              (zext          ) [ 0100000000000000000000000000000001111000000000000000000000000000000000000000000000000000]
r_V_26                                                                     (mul           ) [ 0100000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
eZ_3                                                                       (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_8                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_4                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_3                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_27                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_12                                                                     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_4                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_10                                                                   (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                                                                      (partselect    ) [ 0100000000000000000000000000000000000011111100000000000000000000000000000000000000000000]
tmp_10                                                                     (partselect    ) [ 0100000000000000000000000000000000000011111100000000000000000000000000000000000000000000]
tmp_11                                                                     (partselect    ) [ 0100000000000000000000000000000000000011111111111110000000000000000000000000000000000000]
zext_ln1271_6                                                              (zext          ) [ 0100000000000000000000000000000000000001111000000000000000000000000000000000000000000000]
zext_ln1273_8                                                              (zext          ) [ 0100000000000000000000000000000000000001111000000000000000000000000000000000000000000000]
r_V_27                                                                     (mul           ) [ 0100000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
eZ_4                                                                       (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_10                                                                     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_5                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_4                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_28                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_15                                                                     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_5                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_12                                                                   (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                                                                     (partselect    ) [ 0100000000000000000000000000000000000000000011111100000000000000000000000000000000000000]
tmp_13                                                                     (partselect    ) [ 0100000000000000000000000000000000000000000011111100000000000000000000000000000000000000]
tmp_14                                                                     (partselect    ) [ 0100000000000000000000000000000000000000000011111110000000000000000000000000000000000000]
zext_ln1271_7                                                              (zext          ) [ 0100000000000000000000000000000000000000000001111000000000000000000000000000000000000000]
zext_ln1273_9                                                              (zext          ) [ 0100000000000000000000000000000000000000000001111000000000000000000000000000000000000000]
r_V_28                                                                     (mul           ) [ 0100000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
sext_ln813                                                                 (sext          ) [ 0100000000000000000000000000000000000000000000000011110000000000000000000000000000000000]
zext_ln541_6                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr  (getelementptr ) [ 0100000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
zext_ln541_7                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr (getelementptr ) [ 0100000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
eZ_5                                                                       (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_12                                                                     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_6                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_5                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_29                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_18                                                                     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_6                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_14                                                                   (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                                                                     (partselect    ) [ 0100000000000000000000000000000000000000000000000011100000000000000000000000000000000000]
tmp_16                                                                     (partselect    ) [ 0100000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr                 (getelementptr ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
zext_ln541_1                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr  (getelementptr ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
logn_V_1                                                                   (load          ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
logn_V_2                                                                   (load          ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
zext_ln541_8                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr (getelementptr ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
zext_ln541_9                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr (getelementptr ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
zext_ln541_10                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr (getelementptr ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
zext_ln541_11                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr (getelementptr ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
zext_ln1270_2                                                              (zext          ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
log_sum_V                                                                  (load          ) [ 0100000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
logn_V                                                                     (load          ) [ 0100000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
zext_ln223                                                                 (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_1                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
logn_V_3                                                                   (load          ) [ 0100000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
logn_V_4                                                                   (load          ) [ 0100000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
logn_V_5                                                                   (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_4                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
logn_V_6                                                                   (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_5                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln813_1                                                                (add           ) [ 0100000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
add_ln813_4                                                                (add           ) [ 0100000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
r_V_29                                                                     (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_s                                                                      (partselect    ) [ 0100000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
logn_V_i_cast                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_2                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_3                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln813                                                                  (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_6                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln813_2                                                                (add           ) [ 0100000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
add_ln813_3                                                                (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_7                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln813_5                                                                (add           ) [ 0100000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
lhs_V                                                                      (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_7                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_8                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V                                                                      (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1                                                                  (partselect    ) [ 0100000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
Elog2_V                                                                    (mul           ) [ 0100000000000000000000000000000000000000000000000000001000000000000000000000000000000000]
zext_ln813_8                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
log_sum_V_1                                                                (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1347                                                                (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1347                                                                 (add           ) [ 0100000000000000000000000000000000000000000000000000001000000000000000000000000000000000]
lhs_V_2                                                                    (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1347_1                                                              (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_15                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln818_1                                                              (partselect    ) [ 0100000000000000000000000000000000000000000000000000000100000000000000000000000000000000]
sext_ln813_1                                                               (sext          ) [ 0100000000000000000000000000000000000000000000000000000011110000000000000000000000000000]
m_frac_l_V                                                                 (mul           ) [ 0100000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
r_V_30                                                                     (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2                                                                  (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
m_fix_hi_V                                                                 (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
p_Result_19                                                                (bitselect     ) [ 0100000000000000000000000000000000000000000000000000000000001110000000000000000000000000]
trunc_ln3                                                                  (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000001111111111000000000000000000]
tmp_21                                                                     (bitselect     ) [ 0100000000000000000000000000000000000000000000000000000000001111111111111111111111111111]
sext_ln1271                                                                (sext          ) [ 0100000000000000000000000000000000000000000000000000000000000110000000000000000000000000]
sext_ln1654                                                                (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1654                                                                (icmp          ) [ 0100000000000000000000000000000000000000000000000000000000000111111111111111111111111111]
r_V_31                                                                     (mul           ) [ 0100000000000000000000000000000000000000000000000000000000000001000000000000000000000000]
rhs_19                                                                     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1347_2                                                              (sext          ) [ 0100000000000000000000000000000000000000000000000000000000000001000000000000000000000000]
ret_V_30                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                                                                   (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_8                                                                 (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1003                                                               (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1003                                                                (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_17                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1002                                                              (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_31                                                                   (select        ) [ 0100000000000000000000000000000000000000000000000000000000000000111111111111111111111110]
sext_ln1270                                                                (sext          ) [ 0100000000000000000000000000000000000000000000000000000000000000011110000000000000000000]
r_V_15                                                                     (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln813_2                                                              (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
m_diff_V                                                                   (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_diff_hi_V                                                                (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000111111111100000000]
Z2_V                                                                       (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000111111111110000000]
Z3_V                                                                       (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000110000000000000000]
Z4                                                                         (trunc         ) [ 0100000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
Z4_ind                                                                     (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln541_3                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr           (getelementptr ) [ 0100000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
zext_ln541_4                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1         (getelementptr ) [ 0100000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load           (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r                                                                          (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_9                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_10                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_32                                                                   (add           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000011110000000000000]
f_Z3                                                                       (load          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000010000000000000000]
ret_V_33                                                                   (bitconcatenate) [ 0100000000000000000000000000000000000000000000000000000000000000000000001110000000000000]
zext_ln1270                                                                (zext          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000001100000000000000]
zext_ln1273_3                                                              (zext          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000001100000000000000]
r_V_17                                                                     (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln813_s                                                              (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
zext_ln541_5                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr           (getelementptr ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
zext_ln1347_7                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_11                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln813_7                                                                (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_12                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z2P_m_1_V                                                              (add           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000001111110000000]
f_Z2_V                                                                     (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                                                                     (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000001111110000000]
exp_Z2_m_1_V                                                               (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1270_1                                                              (zext          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000111100000000]
zext_ln1273_4                                                              (zext          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000111100000000]
zext_ln541_2                                                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr         (getelementptr ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
r_V_19                                                                     (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln813_1                                                              (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
exp_Z1_V                                                                   (load          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000001111100]
lhs_V_4                                                                    (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_8                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_13                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln813_9                                                                (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_14                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z1P_m_1_l_V                                                            (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z1P_m_1_V                                                              (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
exp_Z1_hi_V                                                                (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
zext_ln1271_3                                                              (zext          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000111100]
zext_ln1273_5                                                              (zext          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000111100]
ret_V_34                                                                   (add           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
r_V                                                                        (mul           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
trunc_ln1347                                                               (trunc         ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
trunc_ln1347_2                                                             (trunc         ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
lhs_V_7                                                                    (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_9                                                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4                                                                  (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_10                                                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1347_1                                                             (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_11                                                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_22                                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1347_6                                                               (add           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
add_ln1347_7                                                               (add           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_19                                                                     (bitselect     ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
r_exp_V                                                                    (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_exp_V_2                                                                  (select        ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_20                                                                     (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1035                                                                (icmp          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
trunc_ln186                                                                (trunc         ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specpipeline_ln0                                                           (specpipeline  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407                                                               (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s                                                                 (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_15                                                                (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_16                                                                (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln657                                                                   (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln182                                                                  (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1039                                                                (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                                                        (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                                                                      (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23                                                                     (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_exp_V                                                                  (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_20                                                                (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln18                                                                   (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln1019                                                                 (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln1019                                                                  (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln1019                                                                 (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln657                                                                  (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln182                                                                  (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln182_1                                                                (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln657_1                                                                 (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln657                                                                  (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln1039                                                                 (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln1039                                                                  (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1039                                                              (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln1039_1                                                                (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1039_1                                                            (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1039_2                                                            (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln1039_3                                                                (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1039_3                                                            (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1039_4                                                            (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln1039                                                             (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407_1                                                             (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln690                                                                  (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="base_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i5.i54.i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i76.i5.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i50.i25"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i67.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i5.i76"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i67.i14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i80.i79.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i82.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i83.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i13.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i101.i76.i25"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i95.i89.i6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i92.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i86.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i8.i102"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i86.i34"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i98.i11"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i87.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i81.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i23.i87"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i125.i81.i44"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i93.i16"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i82.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i76.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i28.i82"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i130.i76.i54"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i88.i21"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i77.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i33.i77"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i135.i71.i64"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i83.i26"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i72.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i79.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i117.i72.i45"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i118.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i90.i30"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i77.i120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i129.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i130.i32"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i106.i57.i49"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i105.i56.i49"/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i106.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i105.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="398" class="1001" name="const_398">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="400" class="1004" name="base_read_read_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="0"/>
<pin id="402" dir="0" index="1" bw="64" slack="0"/>
<pin id="403" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_read/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="6" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_access_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse_V/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="102" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="6" slack="0"/>
<pin id="423" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr/49 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_access_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="0" index="1" bw="102" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="3" bw="102" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_1/49 "/>
</bind>
</comp>

<comp id="432" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="97" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="6" slack="0"/>
<pin id="436" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr/49 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_access_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="0" index="1" bw="97" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="3" bw="97" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_2/49 "/>
</bind>
</comp>

<comp id="445" class="1004" name="pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr_gep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="109" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="6" slack="49"/>
<pin id="449" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr/50 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_access_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="6" slack="0"/>
<pin id="454" dir="0" index="1" bw="109" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="3" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum_V/50 "/>
</bind>
</comp>

<comp id="458" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="105" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="4" slack="0"/>
<pin id="462" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr/50 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_access_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="0" index="1" bw="105" slack="2147483647"/>
<pin id="468" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="3" bw="105" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V/50 "/>
</bind>
</comp>

<comp id="471" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr_gep_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="92" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="6" slack="0"/>
<pin id="475" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr/50 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_access_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="0"/>
<pin id="480" dir="0" index="1" bw="92" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="3" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_3/50 "/>
</bind>
</comp>

<comp id="484" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr_gep_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="87" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="6" slack="0"/>
<pin id="488" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr/50 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_access_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="0"/>
<pin id="493" dir="0" index="1" bw="87" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="3" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_4/50 "/>
</bind>
</comp>

<comp id="497" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr_gep_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="82" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="6" slack="0"/>
<pin id="501" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr/50 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_access_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="0" index="1" bw="82" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="3" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_5/50 "/>
</bind>
</comp>

<comp id="510" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr_gep_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="77" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="0" index="2" bw="6" slack="0"/>
<pin id="514" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr/50 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_access_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="0"/>
<pin id="519" dir="0" index="1" bw="77" slack="2147483647"/>
<pin id="520" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="3" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_6/50 "/>
</bind>
</comp>

<comp id="523" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_gep_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="26" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="0" index="2" bw="8" slack="0"/>
<pin id="527" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr/69 "/>
</bind>
</comp>

<comp id="530" class="1004" name="grp_access_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="533" dir="0" index="2" bw="0" slack="0"/>
<pin id="535" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="536" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="537" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="3" bw="26" slack="1"/>
<pin id="538" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load/69 f_Z3/69 "/>
</bind>
</comp>

<comp id="540" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1_gep_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="26" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="0" index="2" bw="8" slack="0"/>
<pin id="544" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1/69 "/>
</bind>
</comp>

<comp id="548" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr_gep_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="42" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="0" index="2" bw="8" slack="0"/>
<pin id="552" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr/73 "/>
</bind>
</comp>

<comp id="555" class="1004" name="grp_access_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="558" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="559" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2_V/73 "/>
</bind>
</comp>

<comp id="561" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr_gep_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="58" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="0" index="2" bw="8" slack="0"/>
<pin id="565" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr/79 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_access_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="571" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="572" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/79 "/>
</bind>
</comp>

<comp id="574" class="1004" name="data_V_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="0"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_Result_14_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="64" slack="0"/>
<pin id="581" dir="0" index="2" bw="7" slack="0"/>
<pin id="582" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="bs_exp_V_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="11" slack="0"/>
<pin id="588" dir="0" index="1" bw="64" slack="0"/>
<pin id="589" dir="0" index="2" bw="7" slack="0"/>
<pin id="590" dir="0" index="3" bw="7" slack="0"/>
<pin id="591" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bs_exp_V/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="bs_sig_V_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bs_sig_V/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln1019_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="52" slack="0"/>
<pin id="602" dir="0" index="1" bw="52" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_Result_4_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="64" slack="0"/>
<pin id="609" dir="0" index="2" bw="7" slack="0"/>
<pin id="610" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_Result_17_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="0"/>
<pin id="616" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_17/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="index0_V_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="6" slack="0"/>
<pin id="620" dir="0" index="1" bw="64" slack="0"/>
<pin id="621" dir="0" index="2" bw="7" slack="0"/>
<pin id="622" dir="0" index="3" bw="7" slack="0"/>
<pin id="623" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0_V/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln541_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="0"/>
<pin id="630" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/1 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln515_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="11" slack="1"/>
<pin id="635" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="b_exp_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="11" slack="0"/>
<pin id="638" dir="0" index="1" bw="11" slack="0"/>
<pin id="639" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="icmp_ln369_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="12" slack="0"/>
<pin id="644" dir="0" index="1" bw="12" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="x_is_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="1"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_1/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="xor_ln970_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln970/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="x_is_p1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_p1/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln1019_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="11" slack="1"/>
<pin id="666" dir="0" index="1" bw="11" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_1/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="xor_ln1023_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1023/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="x_is_NaN_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_NaN/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="x_is_0_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="11" slack="1"/>
<pin id="682" dir="0" index="1" bw="11" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="x_is_0/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="or_ln407_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="b_exp_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="11" slack="0"/>
<pin id="693" dir="0" index="1" bw="11" slack="0"/>
<pin id="694" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp_1/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="b_exp_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="1"/>
<pin id="699" dir="0" index="1" bw="12" slack="0"/>
<pin id="700" dir="0" index="2" bw="12" slack="0"/>
<pin id="701" dir="1" index="3" bw="12" slack="47"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_exp_2/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="x_is_inf_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="1"/>
<pin id="706" dir="0" index="1" bw="1" slack="2"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_inf/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="or_ln386_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="xor_ln386_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln386/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="x_is_neg_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="2"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="84"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_neg/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="p_Result_18_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="54" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="0" index="2" bw="52" slack="2"/>
<pin id="728" dir="0" index="3" bw="1" slack="0"/>
<pin id="729" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="r_V_21_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="53" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="0" index="2" bw="52" slack="2"/>
<pin id="737" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_21/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln1488_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="53" slack="0"/>
<pin id="742" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="b_frac_V_1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="2"/>
<pin id="746" dir="0" index="1" bw="54" slack="0"/>
<pin id="747" dir="0" index="2" bw="54" slack="0"/>
<pin id="748" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_frac_V_1/3 "/>
</bind>
</comp>

<comp id="751" class="1004" name="zext_ln838_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="6" slack="1"/>
<pin id="753" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln838/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="grp_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="54" slack="0"/>
<pin id="756" dir="0" index="1" bw="6" slack="0"/>
<pin id="757" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln838/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="xor_ln407_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln407/3 "/>
</bind>
</comp>

<comp id="765" class="1004" name="and_ln371_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="2"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln371/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="and_ln371_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="1"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln371_1/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="or_ln371_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="1"/>
<pin id="777" dir="0" index="1" bw="1" slack="1"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln371/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="xor_ln371_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln371/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="and_ln18_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="or_ln18_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="0" index="1" bw="1" slack="1"/>
<pin id="794" dir="1" index="2" bw="1" slack="84"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/3 "/>
</bind>
</comp>

<comp id="795" class="1004" name="or_ln1039_2_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="82"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1039_2/3 "/>
</bind>
</comp>

<comp id="801" class="1004" name="a_V_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="4" slack="0"/>
<pin id="803" dir="0" index="1" bw="54" slack="0"/>
<pin id="804" dir="0" index="2" bw="7" slack="0"/>
<pin id="805" dir="0" index="3" bw="7" slack="0"/>
<pin id="806" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V/7 "/>
</bind>
</comp>

<comp id="811" class="1004" name="trunc_ln813_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="54" slack="0"/>
<pin id="813" dir="1" index="1" bw="50" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln813/7 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_7_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="54" slack="0"/>
<pin id="818" dir="0" index="2" bw="7" slack="0"/>
<pin id="819" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="823" class="1004" name="z1_V_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="71" slack="0"/>
<pin id="825" dir="0" index="1" bw="54" slack="1"/>
<pin id="826" dir="0" index="2" bw="1" slack="0"/>
<pin id="827" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z1_V/8 "/>
</bind>
</comp>

<comp id="830" class="1004" name="zext_ln1271_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="4" slack="1"/>
<pin id="832" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/8 "/>
</bind>
</comp>

<comp id="833" class="1004" name="zext_ln1273_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="71" slack="0"/>
<pin id="835" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/8 "/>
</bind>
</comp>

<comp id="837" class="1004" name="grp_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="71" slack="0"/>
<pin id="839" dir="0" index="1" bw="4" slack="0"/>
<pin id="840" dir="1" index="2" bw="75" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/8 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln1488_cast_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="75" slack="0"/>
<pin id="845" dir="0" index="1" bw="5" slack="0"/>
<pin id="846" dir="0" index="2" bw="54" slack="6"/>
<pin id="847" dir="0" index="3" bw="1" slack="0"/>
<pin id="848" dir="1" index="4" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln1488_cast/13 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_5_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="76" slack="0"/>
<pin id="854" dir="0" index="1" bw="5" slack="0"/>
<pin id="855" dir="0" index="2" bw="54" slack="6"/>
<pin id="856" dir="0" index="3" bw="1" slack="0"/>
<pin id="857" dir="1" index="4" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/13 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln1488_1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="75" slack="0"/>
<pin id="863" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_1/13 "/>
</bind>
</comp>

<comp id="865" class="1004" name="select_ln1488_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="6"/>
<pin id="867" dir="0" index="1" bw="76" slack="0"/>
<pin id="868" dir="0" index="2" bw="76" slack="0"/>
<pin id="869" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1488/13 "/>
</bind>
</comp>

<comp id="872" class="1004" name="lhs_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="75" slack="0"/>
<pin id="874" dir="0" index="1" bw="50" slack="6"/>
<pin id="875" dir="0" index="2" bw="1" slack="0"/>
<pin id="876" dir="1" index="3" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs/13 "/>
</bind>
</comp>

<comp id="879" class="1004" name="zext_ln1347_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="75" slack="0"/>
<pin id="881" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/13 "/>
</bind>
</comp>

<comp id="883" class="1004" name="ret_V_23_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="76" slack="0"/>
<pin id="885" dir="0" index="1" bw="75" slack="0"/>
<pin id="886" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_23/13 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln1348_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="75" slack="1"/>
<pin id="891" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348/13 "/>
</bind>
</comp>

<comp id="892" class="1004" name="ret_V_2_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="76" slack="0"/>
<pin id="894" dir="0" index="1" bw="75" slack="0"/>
<pin id="895" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/13 "/>
</bind>
</comp>

<comp id="898" class="1004" name="z2_V_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="73" slack="0"/>
<pin id="900" dir="0" index="1" bw="76" slack="0"/>
<pin id="901" dir="0" index="2" bw="3" slack="0"/>
<pin id="902" dir="0" index="3" bw="8" slack="0"/>
<pin id="903" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z2_V/13 "/>
</bind>
</comp>

<comp id="908" class="1004" name="a_V_1_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="6" slack="0"/>
<pin id="910" dir="0" index="1" bw="76" slack="0"/>
<pin id="911" dir="0" index="2" bw="8" slack="0"/>
<pin id="912" dir="0" index="3" bw="8" slack="0"/>
<pin id="913" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V_1/13 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_6_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="67" slack="0"/>
<pin id="920" dir="0" index="1" bw="76" slack="0"/>
<pin id="921" dir="0" index="2" bw="3" slack="0"/>
<pin id="922" dir="0" index="3" bw="8" slack="0"/>
<pin id="923" dir="1" index="4" bw="67" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="928" class="1004" name="zext_ln1271_1_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="6" slack="1"/>
<pin id="930" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_1/14 "/>
</bind>
</comp>

<comp id="931" class="1004" name="zext_ln1273_1_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="73" slack="1"/>
<pin id="933" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_1/14 "/>
</bind>
</comp>

<comp id="934" class="1004" name="grp_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="6" slack="0"/>
<pin id="936" dir="0" index="1" bw="73" slack="0"/>
<pin id="937" dir="1" index="2" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/14 "/>
</bind>
</comp>

<comp id="940" class="1004" name="zext_ln818_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="73" slack="6"/>
<pin id="942" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/19 "/>
</bind>
</comp>

<comp id="943" class="1004" name="eZ_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="81" slack="0"/>
<pin id="945" dir="0" index="1" bw="5" slack="0"/>
<pin id="946" dir="0" index="2" bw="73" slack="0"/>
<pin id="947" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ/19 "/>
</bind>
</comp>

<comp id="951" class="1004" name="lhs_2_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="81" slack="0"/>
<pin id="953" dir="0" index="1" bw="67" slack="6"/>
<pin id="954" dir="0" index="2" bw="1" slack="0"/>
<pin id="955" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_2/19 "/>
</bind>
</comp>

<comp id="958" class="1004" name="zext_ln1347_1_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="81" slack="0"/>
<pin id="960" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_1/19 "/>
</bind>
</comp>

<comp id="962" class="1004" name="zext_ln813_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="81" slack="0"/>
<pin id="964" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/19 "/>
</bind>
</comp>

<comp id="966" class="1004" name="ret_V_24_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="81" slack="0"/>
<pin id="968" dir="0" index="1" bw="81" slack="0"/>
<pin id="969" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_24/19 "/>
</bind>
</comp>

<comp id="972" class="1004" name="rhs_3_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="80" slack="0"/>
<pin id="974" dir="0" index="1" bw="79" slack="1"/>
<pin id="975" dir="0" index="2" bw="1" slack="0"/>
<pin id="976" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_3/19 "/>
</bind>
</comp>

<comp id="979" class="1004" name="zext_ln1348_1_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="80" slack="0"/>
<pin id="981" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_1/19 "/>
</bind>
</comp>

<comp id="983" class="1004" name="ret_V_4_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="82" slack="0"/>
<pin id="985" dir="0" index="1" bw="80" slack="0"/>
<pin id="986" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/19 "/>
</bind>
</comp>

<comp id="989" class="1004" name="a_V_2_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="6" slack="0"/>
<pin id="991" dir="0" index="1" bw="82" slack="0"/>
<pin id="992" dir="0" index="2" bw="8" slack="0"/>
<pin id="993" dir="0" index="3" bw="8" slack="0"/>
<pin id="994" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V_2/19 "/>
</bind>
</comp>

<comp id="999" class="1004" name="trunc_ln813_3_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="82" slack="0"/>
<pin id="1001" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln813_3/19 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="z3_V_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="83" slack="0"/>
<pin id="1005" dir="0" index="1" bw="82" slack="1"/>
<pin id="1006" dir="0" index="2" bw="1" slack="0"/>
<pin id="1007" dir="1" index="3" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z3_V/20 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="zext_ln1271_2_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="6" slack="1"/>
<pin id="1012" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_2/20 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="zext_ln1273_2_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="83" slack="0"/>
<pin id="1015" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_2/20 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="grp_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="83" slack="0"/>
<pin id="1019" dir="0" index="1" bw="6" slack="0"/>
<pin id="1020" dir="1" index="2" bw="89" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/20 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="eZ_1_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="96" slack="0"/>
<pin id="1025" dir="0" index="1" bw="13" slack="0"/>
<pin id="1026" dir="0" index="2" bw="82" slack="6"/>
<pin id="1027" dir="0" index="3" bw="1" slack="0"/>
<pin id="1028" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_1/25 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="lhs_4_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="101" slack="0"/>
<pin id="1034" dir="0" index="1" bw="76" slack="6"/>
<pin id="1035" dir="0" index="2" bw="1" slack="0"/>
<pin id="1036" dir="1" index="3" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_4/25 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="zext_ln1347_2_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="101" slack="0"/>
<pin id="1041" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_2/25 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="zext_ln813_1_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="96" slack="0"/>
<pin id="1045" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_1/25 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="ret_V_25_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="101" slack="0"/>
<pin id="1049" dir="0" index="1" bw="96" slack="0"/>
<pin id="1050" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/25 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="rhs_6_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="95" slack="0"/>
<pin id="1055" dir="0" index="1" bw="89" slack="1"/>
<pin id="1056" dir="0" index="2" bw="1" slack="0"/>
<pin id="1057" dir="1" index="3" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_6/25 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="zext_ln1348_2_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="95" slack="0"/>
<pin id="1062" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_2/25 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="ret_V_6_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="102" slack="0"/>
<pin id="1066" dir="0" index="1" bw="95" slack="0"/>
<pin id="1067" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_6/25 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="z4_V_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="92" slack="0"/>
<pin id="1072" dir="0" index="1" bw="102" slack="0"/>
<pin id="1073" dir="0" index="2" bw="5" slack="0"/>
<pin id="1074" dir="0" index="3" bw="8" slack="0"/>
<pin id="1075" dir="1" index="4" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z4_V/25 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_s_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="86" slack="0"/>
<pin id="1082" dir="0" index="1" bw="102" slack="0"/>
<pin id="1083" dir="0" index="2" bw="5" slack="0"/>
<pin id="1084" dir="0" index="3" bw="8" slack="0"/>
<pin id="1085" dir="1" index="4" bw="86" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/25 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_2_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="6" slack="0"/>
<pin id="1092" dir="0" index="1" bw="102" slack="0"/>
<pin id="1093" dir="0" index="2" bw="8" slack="0"/>
<pin id="1094" dir="0" index="3" bw="8" slack="0"/>
<pin id="1095" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/25 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="zext_ln1271_4_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="6" slack="1"/>
<pin id="1102" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_4/26 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="zext_ln1273_6_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="92" slack="1"/>
<pin id="1105" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_6/26 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="grp_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="6" slack="0"/>
<pin id="1108" dir="0" index="1" bw="92" slack="0"/>
<pin id="1109" dir="1" index="2" bw="98" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/26 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="zext_ln818_1_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="92" slack="6"/>
<pin id="1114" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_1/31 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="eZ_2_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="110" slack="0"/>
<pin id="1117" dir="0" index="1" bw="8" slack="0"/>
<pin id="1118" dir="0" index="2" bw="92" slack="0"/>
<pin id="1119" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_2/31 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="lhs_6_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="120" slack="0"/>
<pin id="1125" dir="0" index="1" bw="86" slack="6"/>
<pin id="1126" dir="0" index="2" bw="1" slack="0"/>
<pin id="1127" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_6/31 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="zext_ln1347_3_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="120" slack="0"/>
<pin id="1132" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_3/31 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="zext_ln813_2_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="110" slack="0"/>
<pin id="1136" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_2/31 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="ret_V_26_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="120" slack="0"/>
<pin id="1140" dir="0" index="1" bw="110" slack="0"/>
<pin id="1141" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_26/31 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="rhs_9_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="109" slack="0"/>
<pin id="1146" dir="0" index="1" bw="98" slack="1"/>
<pin id="1147" dir="0" index="2" bw="1" slack="0"/>
<pin id="1148" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_9/31 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="zext_ln1348_3_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="109" slack="0"/>
<pin id="1153" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_3/31 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="ret_V_8_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="121" slack="0"/>
<pin id="1157" dir="0" index="1" bw="109" slack="0"/>
<pin id="1158" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_8/31 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="tmp_3_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="87" slack="0"/>
<pin id="1163" dir="0" index="1" bw="121" slack="0"/>
<pin id="1164" dir="0" index="2" bw="7" slack="0"/>
<pin id="1165" dir="0" index="3" bw="8" slack="0"/>
<pin id="1166" dir="1" index="4" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/31 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="tmp_4_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="81" slack="0"/>
<pin id="1173" dir="0" index="1" bw="121" slack="0"/>
<pin id="1174" dir="0" index="2" bw="7" slack="0"/>
<pin id="1175" dir="0" index="3" bw="8" slack="0"/>
<pin id="1176" dir="1" index="4" bw="81" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/31 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="tmp_8_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="6" slack="0"/>
<pin id="1183" dir="0" index="1" bw="121" slack="0"/>
<pin id="1184" dir="0" index="2" bw="8" slack="0"/>
<pin id="1185" dir="0" index="3" bw="8" slack="0"/>
<pin id="1186" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/31 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="zext_ln1271_5_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="6" slack="1"/>
<pin id="1193" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_5/32 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="zext_ln1273_7_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="87" slack="1"/>
<pin id="1196" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_7/32 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="grp_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="6" slack="0"/>
<pin id="1199" dir="0" index="1" bw="87" slack="0"/>
<pin id="1200" dir="1" index="2" bw="93" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/32 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="eZ_3_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="110" slack="0"/>
<pin id="1205" dir="0" index="1" bw="23" slack="0"/>
<pin id="1206" dir="0" index="2" bw="87" slack="6"/>
<pin id="1207" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_3/37 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="lhs_8_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="125" slack="0"/>
<pin id="1212" dir="0" index="1" bw="81" slack="6"/>
<pin id="1213" dir="0" index="2" bw="1" slack="0"/>
<pin id="1214" dir="1" index="3" bw="125" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_8/37 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="zext_ln1347_4_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="125" slack="0"/>
<pin id="1219" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_4/37 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="zext_ln813_3_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="110" slack="0"/>
<pin id="1223" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_3/37 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="ret_V_27_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="125" slack="0"/>
<pin id="1227" dir="0" index="1" bw="110" slack="0"/>
<pin id="1228" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_27/37 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="rhs_12_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="109" slack="0"/>
<pin id="1233" dir="0" index="1" bw="93" slack="1"/>
<pin id="1234" dir="0" index="2" bw="1" slack="0"/>
<pin id="1235" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_12/37 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="zext_ln1348_4_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="109" slack="0"/>
<pin id="1240" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_4/37 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="ret_V_10_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="126" slack="0"/>
<pin id="1244" dir="0" index="1" bw="109" slack="0"/>
<pin id="1245" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_10/37 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="tmp_9_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="82" slack="0"/>
<pin id="1250" dir="0" index="1" bw="126" slack="0"/>
<pin id="1251" dir="0" index="2" bw="7" slack="0"/>
<pin id="1252" dir="0" index="3" bw="8" slack="0"/>
<pin id="1253" dir="1" index="4" bw="82" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/37 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="tmp_10_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="76" slack="0"/>
<pin id="1260" dir="0" index="1" bw="126" slack="0"/>
<pin id="1261" dir="0" index="2" bw="7" slack="0"/>
<pin id="1262" dir="0" index="3" bw="8" slack="0"/>
<pin id="1263" dir="1" index="4" bw="76" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/37 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="tmp_11_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="6" slack="0"/>
<pin id="1270" dir="0" index="1" bw="126" slack="0"/>
<pin id="1271" dir="0" index="2" bw="8" slack="0"/>
<pin id="1272" dir="0" index="3" bw="8" slack="0"/>
<pin id="1273" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/37 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="zext_ln1271_6_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="6" slack="1"/>
<pin id="1280" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_6/38 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="zext_ln1273_8_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="82" slack="1"/>
<pin id="1283" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_8/38 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="grp_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="6" slack="0"/>
<pin id="1286" dir="0" index="1" bw="82" slack="0"/>
<pin id="1287" dir="1" index="2" bw="88" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/38 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="eZ_4_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="110" slack="0"/>
<pin id="1292" dir="0" index="1" bw="28" slack="0"/>
<pin id="1293" dir="0" index="2" bw="82" slack="6"/>
<pin id="1294" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_4/43 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="lhs_10_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="130" slack="0"/>
<pin id="1299" dir="0" index="1" bw="76" slack="6"/>
<pin id="1300" dir="0" index="2" bw="1" slack="0"/>
<pin id="1301" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_10/43 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="zext_ln1347_5_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="130" slack="0"/>
<pin id="1306" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_5/43 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="zext_ln813_4_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="110" slack="0"/>
<pin id="1310" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_4/43 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="ret_V_28_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="130" slack="0"/>
<pin id="1314" dir="0" index="1" bw="110" slack="0"/>
<pin id="1315" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_28/43 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="rhs_15_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="109" slack="0"/>
<pin id="1320" dir="0" index="1" bw="88" slack="1"/>
<pin id="1321" dir="0" index="2" bw="1" slack="0"/>
<pin id="1322" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_15/43 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="zext_ln1348_5_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="109" slack="0"/>
<pin id="1327" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_5/43 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="ret_V_12_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="131" slack="0"/>
<pin id="1331" dir="0" index="1" bw="109" slack="0"/>
<pin id="1332" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_12/43 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="tmp_12_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="77" slack="0"/>
<pin id="1337" dir="0" index="1" bw="131" slack="0"/>
<pin id="1338" dir="0" index="2" bw="7" slack="0"/>
<pin id="1339" dir="0" index="3" bw="9" slack="0"/>
<pin id="1340" dir="1" index="4" bw="77" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/43 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="tmp_13_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="71" slack="0"/>
<pin id="1347" dir="0" index="1" bw="131" slack="0"/>
<pin id="1348" dir="0" index="2" bw="7" slack="0"/>
<pin id="1349" dir="0" index="3" bw="8" slack="0"/>
<pin id="1350" dir="1" index="4" bw="71" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/43 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="tmp_14_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="6" slack="0"/>
<pin id="1357" dir="0" index="1" bw="131" slack="0"/>
<pin id="1358" dir="0" index="2" bw="8" slack="0"/>
<pin id="1359" dir="0" index="3" bw="9" slack="0"/>
<pin id="1360" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/43 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="zext_ln1271_7_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="6" slack="1"/>
<pin id="1367" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_7/44 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="zext_ln1273_9_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="77" slack="1"/>
<pin id="1370" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_9/44 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="grp_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="6" slack="0"/>
<pin id="1373" dir="0" index="1" bw="77" slack="0"/>
<pin id="1374" dir="1" index="2" bw="83" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/44 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="sext_ln813_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="12" slack="47"/>
<pin id="1379" dir="1" index="1" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/49 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="grp_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="12" slack="0"/>
<pin id="1382" dir="0" index="1" bw="80" slack="0"/>
<pin id="1383" dir="1" index="2" bw="90" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="Elog2_V/49 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="zext_ln541_6_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="6" slack="36"/>
<pin id="1388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_6/49 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="zext_ln541_7_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="6" slack="30"/>
<pin id="1392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_7/49 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="eZ_5_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="110" slack="0"/>
<pin id="1396" dir="0" index="1" bw="33" slack="0"/>
<pin id="1397" dir="0" index="2" bw="77" slack="6"/>
<pin id="1398" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_5/49 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="lhs_12_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="135" slack="0"/>
<pin id="1403" dir="0" index="1" bw="71" slack="6"/>
<pin id="1404" dir="0" index="2" bw="1" slack="0"/>
<pin id="1405" dir="1" index="3" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_12/49 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="zext_ln1347_6_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="135" slack="0"/>
<pin id="1410" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_6/49 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="zext_ln813_5_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="110" slack="0"/>
<pin id="1414" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_5/49 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="ret_V_29_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="135" slack="0"/>
<pin id="1418" dir="0" index="1" bw="110" slack="0"/>
<pin id="1419" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_29/49 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="rhs_18_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="109" slack="0"/>
<pin id="1424" dir="0" index="1" bw="83" slack="1"/>
<pin id="1425" dir="0" index="2" bw="1" slack="0"/>
<pin id="1426" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_18/49 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="zext_ln1348_6_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="109" slack="0"/>
<pin id="1431" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_6/49 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="ret_V_14_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="136" slack="0"/>
<pin id="1435" dir="0" index="1" bw="109" slack="0"/>
<pin id="1436" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_14/49 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="tmp_15_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="72" slack="0"/>
<pin id="1441" dir="0" index="1" bw="136" slack="0"/>
<pin id="1442" dir="0" index="2" bw="8" slack="0"/>
<pin id="1443" dir="0" index="3" bw="9" slack="0"/>
<pin id="1444" dir="1" index="4" bw="72" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/49 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="tmp_16_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="40" slack="0"/>
<pin id="1451" dir="0" index="1" bw="136" slack="0"/>
<pin id="1452" dir="0" index="2" bw="8" slack="0"/>
<pin id="1453" dir="0" index="3" bw="9" slack="0"/>
<pin id="1454" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/49 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="zext_ln541_1_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="4" slack="43"/>
<pin id="1461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/50 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="zext_ln541_8_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="6" slack="25"/>
<pin id="1465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_8/50 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="zext_ln541_9_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="6" slack="19"/>
<pin id="1469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_9/50 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="zext_ln541_10_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="6" slack="13"/>
<pin id="1473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_10/50 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="zext_ln541_11_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="6" slack="7"/>
<pin id="1477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_11/50 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="zext_ln1270_2_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="40" slack="1"/>
<pin id="1481" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_2/50 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="grp_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="40" slack="0"/>
<pin id="1484" dir="0" index="1" bw="40" slack="0"/>
<pin id="1485" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/50 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="zext_ln223_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="102" slack="1"/>
<pin id="1490" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/51 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="zext_ln223_1_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="97" slack="1"/>
<pin id="1493" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_1/51 "/>
</bind>
</comp>

<comp id="1494" class="1004" name="zext_ln223_4_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="82" slack="0"/>
<pin id="1496" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_4/51 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="zext_ln223_5_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="77" slack="0"/>
<pin id="1500" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_5/51 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="add_ln813_1_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="102" slack="0"/>
<pin id="1504" dir="0" index="1" bw="97" slack="0"/>
<pin id="1505" dir="1" index="2" bw="103" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_1/51 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="add_ln813_4_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="82" slack="0"/>
<pin id="1510" dir="0" index="1" bw="77" slack="0"/>
<pin id="1511" dir="1" index="2" bw="83" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_4/51 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="rhs_s_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="79" slack="0"/>
<pin id="1516" dir="0" index="1" bw="80" slack="0"/>
<pin id="1517" dir="0" index="2" bw="1" slack="0"/>
<pin id="1518" dir="0" index="3" bw="8" slack="0"/>
<pin id="1519" dir="1" index="4" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_s/51 "/>
</bind>
</comp>

<comp id="1524" class="1004" name="logn_V_i_cast_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="105" slack="1"/>
<pin id="1526" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="logn_V_i_cast/52 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="zext_ln223_2_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="92" slack="1"/>
<pin id="1529" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_2/52 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="zext_ln223_3_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="87" slack="1"/>
<pin id="1532" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_3/52 "/>
</bind>
</comp>

<comp id="1533" class="1004" name="add_ln813_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="109" slack="1"/>
<pin id="1535" dir="0" index="1" bw="105" slack="0"/>
<pin id="1536" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/52 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="zext_ln813_6_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="103" slack="1"/>
<pin id="1540" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_6/52 "/>
</bind>
</comp>

<comp id="1541" class="1004" name="add_ln813_2_fu_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="103" slack="0"/>
<pin id="1543" dir="0" index="1" bw="109" slack="0"/>
<pin id="1544" dir="1" index="2" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_2/52 "/>
</bind>
</comp>

<comp id="1547" class="1004" name="add_ln813_3_fu_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="92" slack="0"/>
<pin id="1549" dir="0" index="1" bw="87" slack="0"/>
<pin id="1550" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_3/52 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="zext_ln813_7_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="83" slack="1"/>
<pin id="1555" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_7/52 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="add_ln813_5_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="83" slack="0"/>
<pin id="1558" dir="0" index="1" bw="93" slack="0"/>
<pin id="1559" dir="1" index="2" bw="93" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_5/52 "/>
</bind>
</comp>

<comp id="1562" class="1004" name="lhs_V_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="117" slack="0"/>
<pin id="1564" dir="0" index="1" bw="72" slack="3"/>
<pin id="1565" dir="0" index="2" bw="1" slack="0"/>
<pin id="1566" dir="1" index="3" bw="117" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/52 "/>
</bind>
</comp>

<comp id="1569" class="1004" name="zext_ln1348_7_fu_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="117" slack="0"/>
<pin id="1571" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_7/52 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="zext_ln1348_8_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="79" slack="1"/>
<pin id="1575" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_8/52 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="ret_V_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="117" slack="0"/>
<pin id="1578" dir="0" index="1" bw="79" slack="0"/>
<pin id="1579" dir="1" index="2" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/52 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="trunc_ln1_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="73" slack="0"/>
<pin id="1584" dir="0" index="1" bw="118" slack="0"/>
<pin id="1585" dir="0" index="2" bw="7" slack="0"/>
<pin id="1586" dir="0" index="3" bw="8" slack="0"/>
<pin id="1587" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/52 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="zext_ln813_8_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="93" slack="1"/>
<pin id="1594" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_8/53 "/>
</bind>
</comp>

<comp id="1595" class="1004" name="log_sum_V_1_fu_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="93" slack="0"/>
<pin id="1597" dir="0" index="1" bw="109" slack="1"/>
<pin id="1598" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_sum_V_1/53 "/>
</bind>
</comp>

<comp id="1600" class="1004" name="sext_ln1347_fu_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="73" slack="1"/>
<pin id="1602" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/53 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="add_ln1347_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="109" slack="0"/>
<pin id="1605" dir="0" index="1" bw="73" slack="0"/>
<pin id="1606" dir="1" index="2" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347/53 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="lhs_V_2_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="120" slack="0"/>
<pin id="1611" dir="0" index="1" bw="90" slack="1"/>
<pin id="1612" dir="0" index="2" bw="1" slack="0"/>
<pin id="1613" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/54 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="sext_ln1347_1_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="109" slack="1"/>
<pin id="1618" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347_1/54 "/>
</bind>
</comp>

<comp id="1619" class="1004" name="ret_V_15_fu_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="109" slack="0"/>
<pin id="1621" dir="0" index="1" bw="120" slack="0"/>
<pin id="1622" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/54 "/>
</bind>
</comp>

<comp id="1625" class="1004" name="trunc_ln818_1_fu_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="77" slack="0"/>
<pin id="1627" dir="0" index="1" bw="120" slack="0"/>
<pin id="1628" dir="0" index="2" bw="7" slack="0"/>
<pin id="1629" dir="0" index="3" bw="8" slack="0"/>
<pin id="1630" dir="1" index="4" bw="77" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_1/54 "/>
</bind>
</comp>

<comp id="1635" class="1004" name="sext_ln813_1_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="77" slack="1"/>
<pin id="1637" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_1/55 "/>
</bind>
</comp>

<comp id="1638" class="1004" name="grp_fu_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="77" slack="0"/>
<pin id="1640" dir="0" index="1" bw="54" slack="0"/>
<pin id="1641" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m_frac_l_V/55 "/>
</bind>
</comp>

<comp id="1644" class="1004" name="grp_fu_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="77" slack="0"/>
<pin id="1646" dir="0" index="1" bw="55" slack="0"/>
<pin id="1647" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_30/55 "/>
</bind>
</comp>

<comp id="1650" class="1004" name="trunc_ln2_fu_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="129" slack="0"/>
<pin id="1652" dir="0" index="1" bw="130" slack="0"/>
<pin id="1653" dir="0" index="2" bw="1" slack="0"/>
<pin id="1654" dir="0" index="3" bw="9" slack="0"/>
<pin id="1655" dir="1" index="4" bw="129" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/59 "/>
</bind>
</comp>

<comp id="1660" class="1004" name="m_fix_hi_V_fu_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="16" slack="0"/>
<pin id="1662" dir="0" index="1" bw="130" slack="0"/>
<pin id="1663" dir="0" index="2" bw="8" slack="0"/>
<pin id="1664" dir="0" index="3" bw="9" slack="0"/>
<pin id="1665" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/59 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="p_Result_19_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="1" slack="0"/>
<pin id="1672" dir="0" index="1" bw="130" slack="0"/>
<pin id="1673" dir="0" index="2" bw="9" slack="0"/>
<pin id="1674" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/59 "/>
</bind>
</comp>

<comp id="1678" class="1004" name="trunc_ln3_fu_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="59" slack="0"/>
<pin id="1680" dir="0" index="1" bw="130" slack="0"/>
<pin id="1681" dir="0" index="2" bw="7" slack="0"/>
<pin id="1682" dir="0" index="3" bw="8" slack="0"/>
<pin id="1683" dir="1" index="4" bw="59" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/59 "/>
</bind>
</comp>

<comp id="1688" class="1004" name="tmp_21_fu_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="1" slack="0"/>
<pin id="1690" dir="0" index="1" bw="130" slack="0"/>
<pin id="1691" dir="0" index="2" bw="9" slack="0"/>
<pin id="1692" dir="1" index="3" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/59 "/>
</bind>
</comp>

<comp id="1696" class="1004" name="sext_ln1271_fu_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="16" slack="1"/>
<pin id="1698" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1271/60 "/>
</bind>
</comp>

<comp id="1699" class="1004" name="sext_ln1654_fu_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="129" slack="1"/>
<pin id="1701" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1654/60 "/>
</bind>
</comp>

<comp id="1702" class="1004" name="icmp_ln1654_fu_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="130" slack="0"/>
<pin id="1704" dir="0" index="1" bw="130" slack="1"/>
<pin id="1705" dir="1" index="2" bw="1" slack="27"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1654/60 "/>
</bind>
</comp>

<comp id="1707" class="1004" name="rhs_19_fu_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="19" slack="0"/>
<pin id="1709" dir="0" index="1" bw="1" slack="3"/>
<pin id="1710" dir="0" index="2" bw="18" slack="0"/>
<pin id="1711" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_19/62 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="sext_ln1347_2_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="19" slack="0"/>
<pin id="1716" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347_2/62 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="trunc_ln_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="13" slack="0"/>
<pin id="1720" dir="0" index="1" bw="31" slack="0"/>
<pin id="1721" dir="0" index="2" bw="6" slack="0"/>
<pin id="1722" dir="0" index="3" bw="6" slack="0"/>
<pin id="1723" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/63 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="p_Result_8_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="1" slack="0"/>
<pin id="1729" dir="0" index="1" bw="31" slack="0"/>
<pin id="1730" dir="0" index="2" bw="6" slack="0"/>
<pin id="1731" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/63 "/>
</bind>
</comp>

<comp id="1734" class="1004" name="trunc_ln1003_fu_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="31" slack="0"/>
<pin id="1736" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1003/63 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="icmp_ln1003_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="18" slack="0"/>
<pin id="1739" dir="0" index="1" bw="18" slack="0"/>
<pin id="1740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003/63 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="ret_V_17_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="13" slack="0"/>
<pin id="1745" dir="0" index="1" bw="1" slack="0"/>
<pin id="1746" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_17/63 "/>
</bind>
</comp>

<comp id="1749" class="1004" name="select_ln1002_fu_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="1" slack="0"/>
<pin id="1751" dir="0" index="1" bw="13" slack="0"/>
<pin id="1752" dir="0" index="2" bw="13" slack="0"/>
<pin id="1753" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1002/63 "/>
</bind>
</comp>

<comp id="1757" class="1004" name="ret_V_31_fu_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="1" slack="0"/>
<pin id="1759" dir="0" index="1" bw="13" slack="0"/>
<pin id="1760" dir="0" index="2" bw="13" slack="0"/>
<pin id="1761" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_31/63 "/>
</bind>
</comp>

<comp id="1765" class="1004" name="sext_ln1270_fu_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="13" slack="1"/>
<pin id="1767" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/64 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="grp_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="13" slack="0"/>
<pin id="1770" dir="0" index="1" bw="71" slack="0"/>
<pin id="1771" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/64 "/>
</bind>
</comp>

<comp id="1774" class="1004" name="trunc_ln813_2_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="59" slack="0"/>
<pin id="1776" dir="0" index="1" bw="71" slack="0"/>
<pin id="1777" dir="0" index="2" bw="5" slack="0"/>
<pin id="1778" dir="0" index="3" bw="8" slack="0"/>
<pin id="1779" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_2/68 "/>
</bind>
</comp>

<comp id="1784" class="1004" name="m_diff_V_fu_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="59" slack="10"/>
<pin id="1786" dir="0" index="1" bw="59" slack="1"/>
<pin id="1787" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff_V/69 "/>
</bind>
</comp>

<comp id="1788" class="1004" name="m_diff_hi_V_fu_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="8" slack="0"/>
<pin id="1790" dir="0" index="1" bw="59" slack="0"/>
<pin id="1791" dir="0" index="2" bw="7" slack="0"/>
<pin id="1792" dir="0" index="3" bw="7" slack="0"/>
<pin id="1793" dir="1" index="4" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/69 "/>
</bind>
</comp>

<comp id="1798" class="1004" name="Z2_V_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="8" slack="0"/>
<pin id="1800" dir="0" index="1" bw="59" slack="0"/>
<pin id="1801" dir="0" index="2" bw="7" slack="0"/>
<pin id="1802" dir="0" index="3" bw="7" slack="0"/>
<pin id="1803" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/69 "/>
</bind>
</comp>

<comp id="1808" class="1004" name="Z3_V_fu_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="8" slack="0"/>
<pin id="1810" dir="0" index="1" bw="59" slack="0"/>
<pin id="1811" dir="0" index="2" bw="7" slack="0"/>
<pin id="1812" dir="0" index="3" bw="7" slack="0"/>
<pin id="1813" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/69 "/>
</bind>
</comp>

<comp id="1818" class="1004" name="Z4_fu_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="59" slack="0"/>
<pin id="1820" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/69 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="Z4_ind_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="8" slack="0"/>
<pin id="1824" dir="0" index="1" bw="59" slack="0"/>
<pin id="1825" dir="0" index="2" bw="6" slack="0"/>
<pin id="1826" dir="0" index="3" bw="7" slack="0"/>
<pin id="1827" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/69 "/>
</bind>
</comp>

<comp id="1832" class="1004" name="zext_ln541_3_fu_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="8" slack="0"/>
<pin id="1834" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_3/69 "/>
</bind>
</comp>

<comp id="1837" class="1004" name="zext_ln541_4_fu_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="8" slack="0"/>
<pin id="1839" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_4/69 "/>
</bind>
</comp>

<comp id="1842" class="1004" name="r_fu_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="10" slack="0"/>
<pin id="1844" dir="0" index="1" bw="26" slack="0"/>
<pin id="1845" dir="0" index="2" bw="6" slack="0"/>
<pin id="1846" dir="0" index="3" bw="6" slack="0"/>
<pin id="1847" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/70 "/>
</bind>
</comp>

<comp id="1852" class="1004" name="zext_ln813_9_fu_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="35" slack="1"/>
<pin id="1854" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_9/70 "/>
</bind>
</comp>

<comp id="1855" class="1004" name="zext_ln813_10_fu_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="10" slack="0"/>
<pin id="1857" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_10/70 "/>
</bind>
</comp>

<comp id="1859" class="1004" name="ret_V_32_fu_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="35" slack="0"/>
<pin id="1861" dir="0" index="1" bw="10" slack="0"/>
<pin id="1862" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_32/70 "/>
</bind>
</comp>

<comp id="1865" class="1004" name="ret_V_33_fu_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="43" slack="0"/>
<pin id="1867" dir="0" index="1" bw="8" slack="2"/>
<pin id="1868" dir="0" index="2" bw="1" slack="0"/>
<pin id="1869" dir="0" index="3" bw="26" slack="1"/>
<pin id="1870" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_33/71 "/>
</bind>
</comp>

<comp id="1873" class="1004" name="zext_ln1270_fu_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="43" slack="0"/>
<pin id="1875" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270/71 "/>
</bind>
</comp>

<comp id="1877" class="1004" name="zext_ln1273_3_fu_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="36" slack="1"/>
<pin id="1879" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_3/71 "/>
</bind>
</comp>

<comp id="1880" class="1004" name="grp_fu_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="43" slack="0"/>
<pin id="1882" dir="0" index="1" bw="36" slack="0"/>
<pin id="1883" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/71 "/>
</bind>
</comp>

<comp id="1886" class="1004" name="trunc_ln813_s_fu_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="20" slack="0"/>
<pin id="1888" dir="0" index="1" bw="79" slack="0"/>
<pin id="1889" dir="0" index="2" bw="7" slack="0"/>
<pin id="1890" dir="0" index="3" bw="8" slack="0"/>
<pin id="1891" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_s/73 "/>
</bind>
</comp>

<comp id="1896" class="1004" name="zext_ln541_5_fu_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="8" slack="4"/>
<pin id="1898" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_5/73 "/>
</bind>
</comp>

<comp id="1900" class="1004" name="zext_ln1347_7_fu_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="43" slack="3"/>
<pin id="1902" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_7/74 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="zext_ln813_11_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="20" slack="1"/>
<pin id="1905" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_11/74 "/>
</bind>
</comp>

<comp id="1906" class="1004" name="add_ln813_7_fu_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="36" slack="4"/>
<pin id="1908" dir="0" index="1" bw="20" slack="0"/>
<pin id="1909" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_7/74 "/>
</bind>
</comp>

<comp id="1911" class="1004" name="zext_ln813_12_fu_1911">
<pin_list>
<pin id="1912" dir="0" index="0" bw="36" slack="0"/>
<pin id="1913" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_12/74 "/>
</bind>
</comp>

<comp id="1915" class="1004" name="exp_Z2P_m_1_V_fu_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="36" slack="0"/>
<pin id="1917" dir="0" index="1" bw="43" slack="0"/>
<pin id="1918" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/74 "/>
</bind>
</comp>

<comp id="1921" class="1004" name="tmp_17_fu_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="40" slack="0"/>
<pin id="1923" dir="0" index="1" bw="42" slack="0"/>
<pin id="1924" dir="0" index="2" bw="3" slack="0"/>
<pin id="1925" dir="0" index="3" bw="7" slack="0"/>
<pin id="1926" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/74 "/>
</bind>
</comp>

<comp id="1931" class="1004" name="exp_Z2_m_1_V_fu_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="49" slack="0"/>
<pin id="1933" dir="0" index="1" bw="8" slack="6"/>
<pin id="1934" dir="0" index="2" bw="1" slack="0"/>
<pin id="1935" dir="0" index="3" bw="40" slack="1"/>
<pin id="1936" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1_V/75 "/>
</bind>
</comp>

<comp id="1939" class="1004" name="zext_ln1270_1_fu_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="49" slack="0"/>
<pin id="1941" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_1/75 "/>
</bind>
</comp>

<comp id="1943" class="1004" name="zext_ln1273_4_fu_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="44" slack="1"/>
<pin id="1945" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_4/75 "/>
</bind>
</comp>

<comp id="1946" class="1004" name="grp_fu_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="49" slack="0"/>
<pin id="1948" dir="0" index="1" bw="44" slack="0"/>
<pin id="1949" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/75 "/>
</bind>
</comp>

<comp id="1952" class="1004" name="zext_ln541_2_fu_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="8" slack="10"/>
<pin id="1954" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_2/79 "/>
</bind>
</comp>

<comp id="1956" class="1004" name="trunc_ln813_1_fu_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="36" slack="0"/>
<pin id="1958" dir="0" index="1" bw="93" slack="0"/>
<pin id="1959" dir="0" index="2" bw="7" slack="0"/>
<pin id="1960" dir="0" index="3" bw="8" slack="0"/>
<pin id="1961" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_1/79 "/>
</bind>
</comp>

<comp id="1966" class="1004" name="lhs_V_4_fu_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="51" slack="0"/>
<pin id="1968" dir="0" index="1" bw="8" slack="11"/>
<pin id="1969" dir="0" index="2" bw="1" slack="0"/>
<pin id="1970" dir="0" index="3" bw="40" slack="6"/>
<pin id="1971" dir="0" index="4" bw="1" slack="0"/>
<pin id="1972" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/80 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="zext_ln1347_8_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="51" slack="0"/>
<pin id="1978" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_8/80 "/>
</bind>
</comp>

<comp id="1980" class="1004" name="zext_ln813_13_fu_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="36" slack="1"/>
<pin id="1982" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_13/80 "/>
</bind>
</comp>

<comp id="1983" class="1004" name="add_ln813_9_fu_1983">
<pin_list>
<pin id="1984" dir="0" index="0" bw="44" slack="6"/>
<pin id="1985" dir="0" index="1" bw="36" slack="0"/>
<pin id="1986" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_9/80 "/>
</bind>
</comp>

<comp id="1988" class="1004" name="zext_ln813_14_fu_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="44" slack="0"/>
<pin id="1990" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_14/80 "/>
</bind>
</comp>

<comp id="1992" class="1004" name="exp_Z1P_m_1_l_V_fu_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="44" slack="0"/>
<pin id="1994" dir="0" index="1" bw="51" slack="0"/>
<pin id="1995" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/80 "/>
</bind>
</comp>

<comp id="1998" class="1004" name="exp_Z1P_m_1_V_fu_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="50" slack="0"/>
<pin id="2000" dir="0" index="1" bw="52" slack="0"/>
<pin id="2001" dir="0" index="2" bw="3" slack="0"/>
<pin id="2002" dir="0" index="3" bw="7" slack="0"/>
<pin id="2003" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/80 "/>
</bind>
</comp>

<comp id="2008" class="1004" name="exp_Z1_hi_V_fu_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="50" slack="0"/>
<pin id="2010" dir="0" index="1" bw="58" slack="0"/>
<pin id="2011" dir="0" index="2" bw="5" slack="0"/>
<pin id="2012" dir="0" index="3" bw="7" slack="0"/>
<pin id="2013" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/80 "/>
</bind>
</comp>

<comp id="2018" class="1004" name="zext_ln1271_3_fu_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="50" slack="1"/>
<pin id="2020" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_3/81 "/>
</bind>
</comp>

<comp id="2021" class="1004" name="zext_ln1273_5_fu_2021">
<pin_list>
<pin id="2022" dir="0" index="0" bw="50" slack="1"/>
<pin id="2023" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_5/81 "/>
</bind>
</comp>

<comp id="2024" class="1004" name="grp_fu_2024">
<pin_list>
<pin id="2025" dir="0" index="0" bw="50" slack="0"/>
<pin id="2026" dir="0" index="1" bw="50" slack="0"/>
<pin id="2027" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/81 "/>
</bind>
</comp>

<comp id="2030" class="1004" name="ret_V_34_fu_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="58" slack="5"/>
<pin id="2032" dir="0" index="1" bw="6" slack="0"/>
<pin id="2033" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/85 "/>
</bind>
</comp>

<comp id="2035" class="1004" name="trunc_ln1347_fu_2035">
<pin_list>
<pin id="2036" dir="0" index="0" bw="58" slack="0"/>
<pin id="2037" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1347/85 "/>
</bind>
</comp>

<comp id="2039" class="1004" name="trunc_ln1347_2_fu_2039">
<pin_list>
<pin id="2040" dir="0" index="0" bw="58" slack="0"/>
<pin id="2041" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1347_2/85 "/>
</bind>
</comp>

<comp id="2043" class="1004" name="lhs_V_7_fu_2043">
<pin_list>
<pin id="2044" dir="0" index="0" bw="107" slack="0"/>
<pin id="2045" dir="0" index="1" bw="58" slack="1"/>
<pin id="2046" dir="0" index="2" bw="1" slack="0"/>
<pin id="2047" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/86 "/>
</bind>
</comp>

<comp id="2050" class="1004" name="zext_ln1347_9_fu_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="100" slack="1"/>
<pin id="2052" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_9/86 "/>
</bind>
</comp>

<comp id="2053" class="1004" name="trunc_ln4_fu_2053">
<pin_list>
<pin id="2054" dir="0" index="0" bw="106" slack="0"/>
<pin id="2055" dir="0" index="1" bw="57" slack="1"/>
<pin id="2056" dir="0" index="2" bw="1" slack="0"/>
<pin id="2057" dir="1" index="3" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln4/86 "/>
</bind>
</comp>

<comp id="2060" class="1004" name="zext_ln1347_10_fu_2060">
<pin_list>
<pin id="2061" dir="0" index="0" bw="100" slack="1"/>
<pin id="2062" dir="1" index="1" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_10/86 "/>
</bind>
</comp>

<comp id="2063" class="1004" name="trunc_ln1347_1_fu_2063">
<pin_list>
<pin id="2064" dir="0" index="0" bw="105" slack="0"/>
<pin id="2065" dir="0" index="1" bw="56" slack="1"/>
<pin id="2066" dir="0" index="2" bw="1" slack="0"/>
<pin id="2067" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1347_1/86 "/>
</bind>
</comp>

<comp id="2070" class="1004" name="zext_ln1347_11_fu_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="100" slack="1"/>
<pin id="2072" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_11/86 "/>
</bind>
</comp>

<comp id="2073" class="1004" name="ret_V_22_fu_2073">
<pin_list>
<pin id="2074" dir="0" index="0" bw="107" slack="0"/>
<pin id="2075" dir="0" index="1" bw="100" slack="0"/>
<pin id="2076" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_22/86 "/>
</bind>
</comp>

<comp id="2079" class="1004" name="add_ln1347_6_fu_2079">
<pin_list>
<pin id="2080" dir="0" index="0" bw="105" slack="0"/>
<pin id="2081" dir="0" index="1" bw="100" slack="0"/>
<pin id="2082" dir="1" index="2" bw="105" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_6/86 "/>
</bind>
</comp>

<comp id="2085" class="1004" name="add_ln1347_7_fu_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="106" slack="0"/>
<pin id="2087" dir="0" index="1" bw="100" slack="0"/>
<pin id="2088" dir="1" index="2" bw="106" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_7/86 "/>
</bind>
</comp>

<comp id="2091" class="1004" name="tmp_19_fu_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="1" slack="0"/>
<pin id="2093" dir="0" index="1" bw="107" slack="0"/>
<pin id="2094" dir="0" index="2" bw="8" slack="0"/>
<pin id="2095" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/86 "/>
</bind>
</comp>

<comp id="2099" class="1004" name="r_exp_V_fu_2099">
<pin_list>
<pin id="2100" dir="0" index="0" bw="13" slack="23"/>
<pin id="2101" dir="0" index="1" bw="1" slack="0"/>
<pin id="2102" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/86 "/>
</bind>
</comp>

<comp id="2104" class="1004" name="r_exp_V_2_fu_2104">
<pin_list>
<pin id="2105" dir="0" index="0" bw="1" slack="0"/>
<pin id="2106" dir="0" index="1" bw="13" slack="23"/>
<pin id="2107" dir="0" index="2" bw="13" slack="0"/>
<pin id="2108" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/86 "/>
</bind>
</comp>

<comp id="2111" class="1004" name="tmp_20_fu_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="3" slack="0"/>
<pin id="2113" dir="0" index="1" bw="13" slack="0"/>
<pin id="2114" dir="0" index="2" bw="5" slack="0"/>
<pin id="2115" dir="0" index="3" bw="5" slack="0"/>
<pin id="2116" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/86 "/>
</bind>
</comp>

<comp id="2121" class="1004" name="icmp_ln1035_fu_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="3" slack="0"/>
<pin id="2123" dir="0" index="1" bw="3" slack="0"/>
<pin id="2124" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/86 "/>
</bind>
</comp>

<comp id="2127" class="1004" name="trunc_ln186_fu_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="13" slack="0"/>
<pin id="2129" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/86 "/>
</bind>
</comp>

<comp id="2131" class="1004" name="select_ln407_fu_2131">
<pin_list>
<pin id="2132" dir="0" index="0" bw="1" slack="85"/>
<pin id="2133" dir="0" index="1" bw="64" slack="0"/>
<pin id="2134" dir="0" index="2" bw="64" slack="0"/>
<pin id="2135" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407/87 "/>
</bind>
</comp>

<comp id="2138" class="1004" name="p_Result_s_fu_2138">
<pin_list>
<pin id="2139" dir="0" index="0" bw="64" slack="0"/>
<pin id="2140" dir="0" index="1" bw="1" slack="84"/>
<pin id="2141" dir="0" index="2" bw="63" slack="0"/>
<pin id="2142" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/87 "/>
</bind>
</comp>

<comp id="2145" class="1004" name="p_Result_15_fu_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="64" slack="0"/>
<pin id="2147" dir="0" index="1" bw="1" slack="84"/>
<pin id="2148" dir="0" index="2" bw="53" slack="0"/>
<pin id="2149" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_15/87 "/>
</bind>
</comp>

<comp id="2152" class="1004" name="p_Result_16_fu_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="64" slack="0"/>
<pin id="2154" dir="0" index="1" bw="1" slack="84"/>
<pin id="2155" dir="0" index="2" bw="1" slack="0"/>
<pin id="2156" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/87 "/>
</bind>
</comp>

<comp id="2159" class="1004" name="or_ln657_fu_2159">
<pin_list>
<pin id="2160" dir="0" index="0" bw="1" slack="27"/>
<pin id="2161" dir="0" index="1" bw="1" slack="1"/>
<pin id="2162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln657/87 "/>
</bind>
</comp>

<comp id="2163" class="1004" name="xor_ln182_fu_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="1" slack="28"/>
<pin id="2165" dir="0" index="1" bw="1" slack="0"/>
<pin id="2166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln182/87 "/>
</bind>
</comp>

<comp id="2168" class="1004" name="icmp_ln1039_fu_2168">
<pin_list>
<pin id="2169" dir="0" index="0" bw="13" slack="1"/>
<pin id="2170" dir="0" index="1" bw="13" slack="0"/>
<pin id="2171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1039/87 "/>
</bind>
</comp>

<comp id="2173" class="1004" name="tmp_fu_2173">
<pin_list>
<pin id="2174" dir="0" index="0" bw="52" slack="0"/>
<pin id="2175" dir="0" index="1" bw="106" slack="1"/>
<pin id="2176" dir="0" index="2" bw="7" slack="0"/>
<pin id="2177" dir="0" index="3" bw="8" slack="0"/>
<pin id="2178" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/87 "/>
</bind>
</comp>

<comp id="2182" class="1004" name="tmp_1_fu_2182">
<pin_list>
<pin id="2183" dir="0" index="0" bw="52" slack="0"/>
<pin id="2184" dir="0" index="1" bw="105" slack="1"/>
<pin id="2185" dir="0" index="2" bw="7" slack="0"/>
<pin id="2186" dir="0" index="3" bw="8" slack="0"/>
<pin id="2187" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/87 "/>
</bind>
</comp>

<comp id="2191" class="1004" name="tmp_23_fu_2191">
<pin_list>
<pin id="2192" dir="0" index="0" bw="1" slack="1"/>
<pin id="2193" dir="0" index="1" bw="52" slack="0"/>
<pin id="2194" dir="0" index="2" bw="52" slack="0"/>
<pin id="2195" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_23/87 "/>
</bind>
</comp>

<comp id="2198" class="1004" name="out_exp_V_fu_2198">
<pin_list>
<pin id="2199" dir="0" index="0" bw="11" slack="1"/>
<pin id="2200" dir="0" index="1" bw="11" slack="0"/>
<pin id="2201" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/87 "/>
</bind>
</comp>

<comp id="2203" class="1004" name="p_Result_20_fu_2203">
<pin_list>
<pin id="2204" dir="0" index="0" bw="64" slack="0"/>
<pin id="2205" dir="0" index="1" bw="1" slack="84"/>
<pin id="2206" dir="0" index="2" bw="11" slack="0"/>
<pin id="2207" dir="0" index="3" bw="52" slack="0"/>
<pin id="2208" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_20/87 "/>
</bind>
</comp>

<comp id="2212" class="1004" name="xor_ln18_fu_2212">
<pin_list>
<pin id="2213" dir="0" index="0" bw="1" slack="84"/>
<pin id="2214" dir="0" index="1" bw="1" slack="0"/>
<pin id="2215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/87 "/>
</bind>
</comp>

<comp id="2217" class="1004" name="and_ln1019_fu_2217">
<pin_list>
<pin id="2218" dir="0" index="0" bw="1" slack="85"/>
<pin id="2219" dir="0" index="1" bw="1" slack="0"/>
<pin id="2220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1019/87 "/>
</bind>
</comp>

<comp id="2222" class="1004" name="or_ln1019_fu_2222">
<pin_list>
<pin id="2223" dir="0" index="0" bw="1" slack="84"/>
<pin id="2224" dir="0" index="1" bw="1" slack="85"/>
<pin id="2225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1019/87 "/>
</bind>
</comp>

<comp id="2226" class="1004" name="xor_ln1019_fu_2226">
<pin_list>
<pin id="2227" dir="0" index="0" bw="1" slack="0"/>
<pin id="2228" dir="0" index="1" bw="1" slack="0"/>
<pin id="2229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1019/87 "/>
</bind>
</comp>

<comp id="2232" class="1004" name="and_ln657_fu_2232">
<pin_list>
<pin id="2233" dir="0" index="0" bw="1" slack="0"/>
<pin id="2234" dir="0" index="1" bw="1" slack="0"/>
<pin id="2235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657/87 "/>
</bind>
</comp>

<comp id="2238" class="1004" name="and_ln182_fu_2238">
<pin_list>
<pin id="2239" dir="0" index="0" bw="1" slack="0"/>
<pin id="2240" dir="0" index="1" bw="1" slack="0"/>
<pin id="2241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln182/87 "/>
</bind>
</comp>

<comp id="2244" class="1004" name="and_ln182_1_fu_2244">
<pin_list>
<pin id="2245" dir="0" index="0" bw="1" slack="0"/>
<pin id="2246" dir="0" index="1" bw="1" slack="28"/>
<pin id="2247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln182_1/87 "/>
</bind>
</comp>

<comp id="2249" class="1004" name="or_ln657_1_fu_2249">
<pin_list>
<pin id="2250" dir="0" index="0" bw="1" slack="0"/>
<pin id="2251" dir="0" index="1" bw="1" slack="0"/>
<pin id="2252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln657_1/87 "/>
</bind>
</comp>

<comp id="2255" class="1004" name="xor_ln657_fu_2255">
<pin_list>
<pin id="2256" dir="0" index="0" bw="1" slack="0"/>
<pin id="2257" dir="0" index="1" bw="1" slack="0"/>
<pin id="2258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln657/87 "/>
</bind>
</comp>

<comp id="2261" class="1004" name="and_ln1039_fu_2261">
<pin_list>
<pin id="2262" dir="0" index="0" bw="1" slack="0"/>
<pin id="2263" dir="0" index="1" bw="1" slack="0"/>
<pin id="2264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1039/87 "/>
</bind>
</comp>

<comp id="2267" class="1004" name="or_ln1039_fu_2267">
<pin_list>
<pin id="2268" dir="0" index="0" bw="1" slack="0"/>
<pin id="2269" dir="0" index="1" bw="1" slack="0"/>
<pin id="2270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1039/87 "/>
</bind>
</comp>

<comp id="2273" class="1004" name="select_ln1039_fu_2273">
<pin_list>
<pin id="2274" dir="0" index="0" bw="1" slack="0"/>
<pin id="2275" dir="0" index="1" bw="64" slack="0"/>
<pin id="2276" dir="0" index="2" bw="64" slack="0"/>
<pin id="2277" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1039/87 "/>
</bind>
</comp>

<comp id="2281" class="1004" name="or_ln1039_1_fu_2281">
<pin_list>
<pin id="2282" dir="0" index="0" bw="1" slack="0"/>
<pin id="2283" dir="0" index="1" bw="1" slack="0"/>
<pin id="2284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1039_1/87 "/>
</bind>
</comp>

<comp id="2287" class="1004" name="select_ln1039_1_fu_2287">
<pin_list>
<pin id="2288" dir="0" index="0" bw="1" slack="84"/>
<pin id="2289" dir="0" index="1" bw="64" slack="0"/>
<pin id="2290" dir="0" index="2" bw="64" slack="0"/>
<pin id="2291" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1039_1/87 "/>
</bind>
</comp>

<comp id="2294" class="1004" name="select_ln1039_2_fu_2294">
<pin_list>
<pin id="2295" dir="0" index="0" bw="1" slack="0"/>
<pin id="2296" dir="0" index="1" bw="64" slack="0"/>
<pin id="2297" dir="0" index="2" bw="64" slack="0"/>
<pin id="2298" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1039_2/87 "/>
</bind>
</comp>

<comp id="2302" class="1004" name="or_ln1039_3_fu_2302">
<pin_list>
<pin id="2303" dir="0" index="0" bw="1" slack="0"/>
<pin id="2304" dir="0" index="1" bw="1" slack="0"/>
<pin id="2305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1039_3/87 "/>
</bind>
</comp>

<comp id="2308" class="1004" name="select_ln1039_3_fu_2308">
<pin_list>
<pin id="2309" dir="0" index="0" bw="1" slack="84"/>
<pin id="2310" dir="0" index="1" bw="64" slack="0"/>
<pin id="2311" dir="0" index="2" bw="64" slack="0"/>
<pin id="2312" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1039_3/87 "/>
</bind>
</comp>

<comp id="2315" class="1004" name="select_ln1039_4_fu_2315">
<pin_list>
<pin id="2316" dir="0" index="0" bw="1" slack="0"/>
<pin id="2317" dir="0" index="1" bw="64" slack="0"/>
<pin id="2318" dir="0" index="2" bw="64" slack="0"/>
<pin id="2319" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1039_4/87 "/>
</bind>
</comp>

<comp id="2323" class="1004" name="bitcast_ln1039_fu_2323">
<pin_list>
<pin id="2324" dir="0" index="0" bw="64" slack="0"/>
<pin id="2325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1039/87 "/>
</bind>
</comp>

<comp id="2327" class="1004" name="select_ln407_1_fu_2327">
<pin_list>
<pin id="2328" dir="0" index="0" bw="1" slack="85"/>
<pin id="2329" dir="0" index="1" bw="64" slack="0"/>
<pin id="2330" dir="0" index="2" bw="64" slack="0"/>
<pin id="2331" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_1/87 "/>
</bind>
</comp>

<comp id="2334" class="1007" name="grp_fu_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="16" slack="0"/>
<pin id="2336" dir="0" index="1" bw="15" slack="0"/>
<pin id="2337" dir="0" index="2" bw="19" slack="0"/>
<pin id="2338" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_31/60 ret_V_30/62 "/>
</bind>
</comp>

<comp id="2345" class="1005" name="p_Result_14_reg_2345">
<pin_list>
<pin id="2346" dir="0" index="0" bw="1" slack="1"/>
<pin id="2347" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_14 "/>
</bind>
</comp>

<comp id="2352" class="1005" name="bs_exp_V_reg_2352">
<pin_list>
<pin id="2353" dir="0" index="0" bw="11" slack="1"/>
<pin id="2354" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="bs_exp_V "/>
</bind>
</comp>

<comp id="2359" class="1005" name="icmp_ln1019_reg_2359">
<pin_list>
<pin id="2360" dir="0" index="0" bw="1" slack="1"/>
<pin id="2361" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

<comp id="2366" class="1005" name="p_Result_4_reg_2366">
<pin_list>
<pin id="2367" dir="0" index="0" bw="1" slack="1"/>
<pin id="2368" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="2372" class="1005" name="p_Result_17_reg_2372">
<pin_list>
<pin id="2373" dir="0" index="0" bw="52" slack="2"/>
<pin id="2374" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_17 "/>
</bind>
</comp>

<comp id="2378" class="1005" name="zext_ln541_reg_2378">
<pin_list>
<pin id="2379" dir="0" index="0" bw="64" slack="49"/>
<pin id="2380" dir="1" index="1" bw="64" slack="49"/>
</pin_list>
<bind>
<opset="zext_ln541 "/>
</bind>
</comp>

<comp id="2383" class="1005" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr_reg_2383">
<pin_list>
<pin id="2384" dir="0" index="0" bw="6" slack="1"/>
<pin id="2385" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr "/>
</bind>
</comp>

<comp id="2388" class="1005" name="x_is_1_reg_2388">
<pin_list>
<pin id="2389" dir="0" index="0" bw="1" slack="1"/>
<pin id="2390" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="x_is_1 "/>
</bind>
</comp>

<comp id="2395" class="1005" name="x_is_p1_reg_2395">
<pin_list>
<pin id="2396" dir="0" index="0" bw="1" slack="85"/>
<pin id="2397" dir="1" index="1" bw="1" slack="85"/>
</pin_list>
<bind>
<opset="x_is_p1 "/>
</bind>
</comp>

<comp id="2400" class="1005" name="icmp_ln1019_1_reg_2400">
<pin_list>
<pin id="2401" dir="0" index="0" bw="1" slack="1"/>
<pin id="2402" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1019_1 "/>
</bind>
</comp>

<comp id="2406" class="1005" name="x_is_NaN_reg_2406">
<pin_list>
<pin id="2407" dir="0" index="0" bw="1" slack="1"/>
<pin id="2408" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="x_is_NaN "/>
</bind>
</comp>

<comp id="2411" class="1005" name="x_is_0_reg_2411">
<pin_list>
<pin id="2412" dir="0" index="0" bw="1" slack="1"/>
<pin id="2413" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="x_is_0 "/>
</bind>
</comp>

<comp id="2418" class="1005" name="or_ln407_reg_2418">
<pin_list>
<pin id="2419" dir="0" index="0" bw="1" slack="1"/>
<pin id="2420" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln407 "/>
</bind>
</comp>

<comp id="2424" class="1005" name="b_exp_2_reg_2424">
<pin_list>
<pin id="2425" dir="0" index="0" bw="12" slack="47"/>
<pin id="2426" dir="1" index="1" bw="12" slack="47"/>
</pin_list>
<bind>
<opset="b_exp_2 "/>
</bind>
</comp>

<comp id="2429" class="1005" name="b_frac_tilde_inverse_V_reg_2429">
<pin_list>
<pin id="2430" dir="0" index="0" bw="6" slack="1"/>
<pin id="2431" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_tilde_inverse_V "/>
</bind>
</comp>

<comp id="2434" class="1005" name="x_is_neg_reg_2434">
<pin_list>
<pin id="2435" dir="0" index="0" bw="1" slack="84"/>
<pin id="2436" dir="1" index="1" bw="1" slack="84"/>
</pin_list>
<bind>
<opset="x_is_neg "/>
</bind>
</comp>

<comp id="2442" class="1005" name="b_frac_V_1_reg_2442">
<pin_list>
<pin id="2443" dir="0" index="0" bw="54" slack="1"/>
<pin id="2444" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_V_1 "/>
</bind>
</comp>

<comp id="2447" class="1005" name="zext_ln838_reg_2447">
<pin_list>
<pin id="2448" dir="0" index="0" bw="54" slack="1"/>
<pin id="2449" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln838 "/>
</bind>
</comp>

<comp id="2452" class="1005" name="and_ln18_reg_2452">
<pin_list>
<pin id="2453" dir="0" index="0" bw="1" slack="84"/>
<pin id="2454" dir="1" index="1" bw="1" slack="84"/>
</pin_list>
<bind>
<opset="and_ln18 "/>
</bind>
</comp>

<comp id="2457" class="1005" name="or_ln18_reg_2457">
<pin_list>
<pin id="2458" dir="0" index="0" bw="1" slack="84"/>
<pin id="2459" dir="1" index="1" bw="1" slack="84"/>
</pin_list>
<bind>
<opset="or_ln18 "/>
</bind>
</comp>

<comp id="2463" class="1005" name="or_ln1039_2_reg_2463">
<pin_list>
<pin id="2464" dir="0" index="0" bw="1" slack="82"/>
<pin id="2465" dir="1" index="1" bw="1" slack="84"/>
</pin_list>
<bind>
<opset="or_ln1039_2 "/>
</bind>
</comp>

<comp id="2468" class="1005" name="mul_ln838_reg_2468">
<pin_list>
<pin id="2469" dir="0" index="0" bw="54" slack="1"/>
<pin id="2470" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln838 "/>
</bind>
</comp>

<comp id="2475" class="1005" name="a_V_reg_2475">
<pin_list>
<pin id="2476" dir="0" index="0" bw="4" slack="1"/>
<pin id="2477" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="2481" class="1005" name="trunc_ln813_reg_2481">
<pin_list>
<pin id="2482" dir="0" index="0" bw="50" slack="6"/>
<pin id="2483" dir="1" index="1" bw="50" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln813 "/>
</bind>
</comp>

<comp id="2486" class="1005" name="tmp_7_reg_2486">
<pin_list>
<pin id="2487" dir="0" index="0" bw="1" slack="6"/>
<pin id="2488" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2491" class="1005" name="zext_ln1271_reg_2491">
<pin_list>
<pin id="2492" dir="0" index="0" bw="75" slack="1"/>
<pin id="2493" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271 "/>
</bind>
</comp>

<comp id="2496" class="1005" name="zext_ln1273_reg_2496">
<pin_list>
<pin id="2497" dir="0" index="0" bw="75" slack="1"/>
<pin id="2498" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273 "/>
</bind>
</comp>

<comp id="2501" class="1005" name="r_V_22_reg_2501">
<pin_list>
<pin id="2502" dir="0" index="0" bw="75" slack="1"/>
<pin id="2503" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="r_V_22 "/>
</bind>
</comp>

<comp id="2506" class="1005" name="z2_V_reg_2506">
<pin_list>
<pin id="2507" dir="0" index="0" bw="73" slack="1"/>
<pin id="2508" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="z2_V "/>
</bind>
</comp>

<comp id="2512" class="1005" name="a_V_1_reg_2512">
<pin_list>
<pin id="2513" dir="0" index="0" bw="6" slack="1"/>
<pin id="2514" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_V_1 "/>
</bind>
</comp>

<comp id="2518" class="1005" name="tmp_6_reg_2518">
<pin_list>
<pin id="2519" dir="0" index="0" bw="67" slack="6"/>
<pin id="2520" dir="1" index="1" bw="67" slack="6"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="2523" class="1005" name="zext_ln1271_1_reg_2523">
<pin_list>
<pin id="2524" dir="0" index="0" bw="79" slack="1"/>
<pin id="2525" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_1 "/>
</bind>
</comp>

<comp id="2528" class="1005" name="zext_ln1273_1_reg_2528">
<pin_list>
<pin id="2529" dir="0" index="0" bw="79" slack="1"/>
<pin id="2530" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_1 "/>
</bind>
</comp>

<comp id="2533" class="1005" name="r_V_23_reg_2533">
<pin_list>
<pin id="2534" dir="0" index="0" bw="79" slack="1"/>
<pin id="2535" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="2538" class="1005" name="ret_V_4_reg_2538">
<pin_list>
<pin id="2539" dir="0" index="0" bw="82" slack="1"/>
<pin id="2540" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="2544" class="1005" name="a_V_2_reg_2544">
<pin_list>
<pin id="2545" dir="0" index="0" bw="6" slack="1"/>
<pin id="2546" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_V_2 "/>
</bind>
</comp>

<comp id="2550" class="1005" name="trunc_ln813_3_reg_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="76" slack="6"/>
<pin id="2552" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln813_3 "/>
</bind>
</comp>

<comp id="2555" class="1005" name="zext_ln1271_2_reg_2555">
<pin_list>
<pin id="2556" dir="0" index="0" bw="89" slack="1"/>
<pin id="2557" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_2 "/>
</bind>
</comp>

<comp id="2560" class="1005" name="zext_ln1273_2_reg_2560">
<pin_list>
<pin id="2561" dir="0" index="0" bw="89" slack="1"/>
<pin id="2562" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_2 "/>
</bind>
</comp>

<comp id="2565" class="1005" name="r_V_24_reg_2565">
<pin_list>
<pin id="2566" dir="0" index="0" bw="89" slack="1"/>
<pin id="2567" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="r_V_24 "/>
</bind>
</comp>

<comp id="2570" class="1005" name="z4_V_reg_2570">
<pin_list>
<pin id="2571" dir="0" index="0" bw="92" slack="1"/>
<pin id="2572" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="z4_V "/>
</bind>
</comp>

<comp id="2576" class="1005" name="tmp_s_reg_2576">
<pin_list>
<pin id="2577" dir="0" index="0" bw="86" slack="6"/>
<pin id="2578" dir="1" index="1" bw="86" slack="6"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2581" class="1005" name="tmp_2_reg_2581">
<pin_list>
<pin id="2582" dir="0" index="0" bw="6" slack="1"/>
<pin id="2583" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2587" class="1005" name="zext_ln1271_4_reg_2587">
<pin_list>
<pin id="2588" dir="0" index="0" bw="98" slack="1"/>
<pin id="2589" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_4 "/>
</bind>
</comp>

<comp id="2592" class="1005" name="zext_ln1273_6_reg_2592">
<pin_list>
<pin id="2593" dir="0" index="0" bw="98" slack="1"/>
<pin id="2594" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_6 "/>
</bind>
</comp>

<comp id="2597" class="1005" name="r_V_25_reg_2597">
<pin_list>
<pin id="2598" dir="0" index="0" bw="98" slack="1"/>
<pin id="2599" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="r_V_25 "/>
</bind>
</comp>

<comp id="2602" class="1005" name="tmp_3_reg_2602">
<pin_list>
<pin id="2603" dir="0" index="0" bw="87" slack="1"/>
<pin id="2604" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="2608" class="1005" name="tmp_4_reg_2608">
<pin_list>
<pin id="2609" dir="0" index="0" bw="81" slack="6"/>
<pin id="2610" dir="1" index="1" bw="81" slack="6"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="2613" class="1005" name="tmp_8_reg_2613">
<pin_list>
<pin id="2614" dir="0" index="0" bw="6" slack="1"/>
<pin id="2615" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="2619" class="1005" name="zext_ln1271_5_reg_2619">
<pin_list>
<pin id="2620" dir="0" index="0" bw="93" slack="1"/>
<pin id="2621" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_5 "/>
</bind>
</comp>

<comp id="2624" class="1005" name="zext_ln1273_7_reg_2624">
<pin_list>
<pin id="2625" dir="0" index="0" bw="93" slack="1"/>
<pin id="2626" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_7 "/>
</bind>
</comp>

<comp id="2629" class="1005" name="r_V_26_reg_2629">
<pin_list>
<pin id="2630" dir="0" index="0" bw="93" slack="1"/>
<pin id="2631" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="r_V_26 "/>
</bind>
</comp>

<comp id="2634" class="1005" name="tmp_9_reg_2634">
<pin_list>
<pin id="2635" dir="0" index="0" bw="82" slack="1"/>
<pin id="2636" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="2640" class="1005" name="tmp_10_reg_2640">
<pin_list>
<pin id="2641" dir="0" index="0" bw="76" slack="6"/>
<pin id="2642" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="2645" class="1005" name="tmp_11_reg_2645">
<pin_list>
<pin id="2646" dir="0" index="0" bw="6" slack="1"/>
<pin id="2647" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2651" class="1005" name="zext_ln1271_6_reg_2651">
<pin_list>
<pin id="2652" dir="0" index="0" bw="88" slack="1"/>
<pin id="2653" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_6 "/>
</bind>
</comp>

<comp id="2656" class="1005" name="zext_ln1273_8_reg_2656">
<pin_list>
<pin id="2657" dir="0" index="0" bw="88" slack="1"/>
<pin id="2658" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_8 "/>
</bind>
</comp>

<comp id="2661" class="1005" name="r_V_27_reg_2661">
<pin_list>
<pin id="2662" dir="0" index="0" bw="88" slack="1"/>
<pin id="2663" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="2666" class="1005" name="tmp_12_reg_2666">
<pin_list>
<pin id="2667" dir="0" index="0" bw="77" slack="1"/>
<pin id="2668" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="2672" class="1005" name="tmp_13_reg_2672">
<pin_list>
<pin id="2673" dir="0" index="0" bw="71" slack="6"/>
<pin id="2674" dir="1" index="1" bw="71" slack="6"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="2677" class="1005" name="tmp_14_reg_2677">
<pin_list>
<pin id="2678" dir="0" index="0" bw="6" slack="1"/>
<pin id="2679" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="2683" class="1005" name="zext_ln1271_7_reg_2683">
<pin_list>
<pin id="2684" dir="0" index="0" bw="83" slack="1"/>
<pin id="2685" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_7 "/>
</bind>
</comp>

<comp id="2688" class="1005" name="zext_ln1273_9_reg_2688">
<pin_list>
<pin id="2689" dir="0" index="0" bw="83" slack="1"/>
<pin id="2690" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_9 "/>
</bind>
</comp>

<comp id="2693" class="1005" name="r_V_28_reg_2693">
<pin_list>
<pin id="2694" dir="0" index="0" bw="83" slack="1"/>
<pin id="2695" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="r_V_28 "/>
</bind>
</comp>

<comp id="2698" class="1005" name="sext_ln813_reg_2698">
<pin_list>
<pin id="2699" dir="0" index="0" bw="90" slack="1"/>
<pin id="2700" dir="1" index="1" bw="90" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln813 "/>
</bind>
</comp>

<comp id="2703" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr_reg_2703">
<pin_list>
<pin id="2704" dir="0" index="0" bw="6" slack="1"/>
<pin id="2705" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2708" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr_reg_2708">
<pin_list>
<pin id="2709" dir="0" index="0" bw="6" slack="1"/>
<pin id="2710" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2713" class="1005" name="tmp_15_reg_2713">
<pin_list>
<pin id="2714" dir="0" index="0" bw="72" slack="3"/>
<pin id="2715" dir="1" index="1" bw="72" slack="3"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="2718" class="1005" name="tmp_16_reg_2718">
<pin_list>
<pin id="2719" dir="0" index="0" bw="40" slack="1"/>
<pin id="2720" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="2723" class="1005" name="pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr_reg_2723">
<pin_list>
<pin id="2724" dir="0" index="0" bw="6" slack="1"/>
<pin id="2725" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr "/>
</bind>
</comp>

<comp id="2728" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr_reg_2728">
<pin_list>
<pin id="2729" dir="0" index="0" bw="4" slack="1"/>
<pin id="2730" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr "/>
</bind>
</comp>

<comp id="2733" class="1005" name="logn_V_1_reg_2733">
<pin_list>
<pin id="2734" dir="0" index="0" bw="102" slack="1"/>
<pin id="2735" dir="1" index="1" bw="102" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_1 "/>
</bind>
</comp>

<comp id="2738" class="1005" name="logn_V_2_reg_2738">
<pin_list>
<pin id="2739" dir="0" index="0" bw="97" slack="1"/>
<pin id="2740" dir="1" index="1" bw="97" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_2 "/>
</bind>
</comp>

<comp id="2743" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr_reg_2743">
<pin_list>
<pin id="2744" dir="0" index="0" bw="6" slack="1"/>
<pin id="2745" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2748" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr_reg_2748">
<pin_list>
<pin id="2749" dir="0" index="0" bw="6" slack="1"/>
<pin id="2750" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2753" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr_reg_2753">
<pin_list>
<pin id="2754" dir="0" index="0" bw="6" slack="1"/>
<pin id="2755" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2758" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr_reg_2758">
<pin_list>
<pin id="2759" dir="0" index="0" bw="6" slack="1"/>
<pin id="2760" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2763" class="1005" name="zext_ln1270_2_reg_2763">
<pin_list>
<pin id="2764" dir="0" index="0" bw="80" slack="1"/>
<pin id="2765" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270_2 "/>
</bind>
</comp>

<comp id="2769" class="1005" name="log_sum_V_reg_2769">
<pin_list>
<pin id="2770" dir="0" index="0" bw="109" slack="1"/>
<pin id="2771" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="log_sum_V "/>
</bind>
</comp>

<comp id="2774" class="1005" name="logn_V_reg_2774">
<pin_list>
<pin id="2775" dir="0" index="0" bw="105" slack="1"/>
<pin id="2776" dir="1" index="1" bw="105" slack="1"/>
</pin_list>
<bind>
<opset="logn_V "/>
</bind>
</comp>

<comp id="2779" class="1005" name="logn_V_3_reg_2779">
<pin_list>
<pin id="2780" dir="0" index="0" bw="92" slack="1"/>
<pin id="2781" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_3 "/>
</bind>
</comp>

<comp id="2784" class="1005" name="logn_V_4_reg_2784">
<pin_list>
<pin id="2785" dir="0" index="0" bw="87" slack="1"/>
<pin id="2786" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_4 "/>
</bind>
</comp>

<comp id="2789" class="1005" name="add_ln813_1_reg_2789">
<pin_list>
<pin id="2790" dir="0" index="0" bw="103" slack="1"/>
<pin id="2791" dir="1" index="1" bw="103" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_1 "/>
</bind>
</comp>

<comp id="2794" class="1005" name="add_ln813_4_reg_2794">
<pin_list>
<pin id="2795" dir="0" index="0" bw="83" slack="1"/>
<pin id="2796" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_4 "/>
</bind>
</comp>

<comp id="2799" class="1005" name="rhs_s_reg_2799">
<pin_list>
<pin id="2800" dir="0" index="0" bw="79" slack="1"/>
<pin id="2801" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="rhs_s "/>
</bind>
</comp>

<comp id="2804" class="1005" name="add_ln813_2_reg_2804">
<pin_list>
<pin id="2805" dir="0" index="0" bw="109" slack="1"/>
<pin id="2806" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_2 "/>
</bind>
</comp>

<comp id="2809" class="1005" name="add_ln813_5_reg_2809">
<pin_list>
<pin id="2810" dir="0" index="0" bw="93" slack="1"/>
<pin id="2811" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_5 "/>
</bind>
</comp>

<comp id="2814" class="1005" name="trunc_ln1_reg_2814">
<pin_list>
<pin id="2815" dir="0" index="0" bw="73" slack="1"/>
<pin id="2816" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="2819" class="1005" name="Elog2_V_reg_2819">
<pin_list>
<pin id="2820" dir="0" index="0" bw="90" slack="1"/>
<pin id="2821" dir="1" index="1" bw="90" slack="1"/>
</pin_list>
<bind>
<opset="Elog2_V "/>
</bind>
</comp>

<comp id="2824" class="1005" name="add_ln1347_reg_2824">
<pin_list>
<pin id="2825" dir="0" index="0" bw="109" slack="1"/>
<pin id="2826" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1347 "/>
</bind>
</comp>

<comp id="2829" class="1005" name="trunc_ln818_1_reg_2829">
<pin_list>
<pin id="2830" dir="0" index="0" bw="77" slack="1"/>
<pin id="2831" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln818_1 "/>
</bind>
</comp>

<comp id="2834" class="1005" name="sext_ln813_1_reg_2834">
<pin_list>
<pin id="2835" dir="0" index="0" bw="130" slack="1"/>
<pin id="2836" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln813_1 "/>
</bind>
</comp>

<comp id="2840" class="1005" name="m_frac_l_V_reg_2840">
<pin_list>
<pin id="2841" dir="0" index="0" bw="130" slack="1"/>
<pin id="2842" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="m_frac_l_V "/>
</bind>
</comp>

<comp id="2845" class="1005" name="trunc_ln2_reg_2845">
<pin_list>
<pin id="2846" dir="0" index="0" bw="129" slack="1"/>
<pin id="2847" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="2850" class="1005" name="m_fix_hi_V_reg_2850">
<pin_list>
<pin id="2851" dir="0" index="0" bw="16" slack="1"/>
<pin id="2852" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_hi_V "/>
</bind>
</comp>

<comp id="2855" class="1005" name="p_Result_19_reg_2855">
<pin_list>
<pin id="2856" dir="0" index="0" bw="1" slack="3"/>
<pin id="2857" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_19 "/>
</bind>
</comp>

<comp id="2860" class="1005" name="trunc_ln3_reg_2860">
<pin_list>
<pin id="2861" dir="0" index="0" bw="59" slack="10"/>
<pin id="2862" dir="1" index="1" bw="59" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="2865" class="1005" name="tmp_21_reg_2865">
<pin_list>
<pin id="2866" dir="0" index="0" bw="1" slack="28"/>
<pin id="2867" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="2871" class="1005" name="sext_ln1271_reg_2871">
<pin_list>
<pin id="2872" dir="0" index="0" bw="31" slack="1"/>
<pin id="2873" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1271 "/>
</bind>
</comp>

<comp id="2876" class="1005" name="icmp_ln1654_reg_2876">
<pin_list>
<pin id="2877" dir="0" index="0" bw="1" slack="27"/>
<pin id="2878" dir="1" index="1" bw="1" slack="27"/>
</pin_list>
<bind>
<opset="icmp_ln1654 "/>
</bind>
</comp>

<comp id="2881" class="1005" name="sext_ln1347_2_reg_2881">
<pin_list>
<pin id="2882" dir="0" index="0" bw="31" slack="1"/>
<pin id="2883" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1347_2 "/>
</bind>
</comp>

<comp id="2886" class="1005" name="ret_V_31_reg_2886">
<pin_list>
<pin id="2887" dir="0" index="0" bw="13" slack="1"/>
<pin id="2888" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_31 "/>
</bind>
</comp>

<comp id="2893" class="1005" name="sext_ln1270_reg_2893">
<pin_list>
<pin id="2894" dir="0" index="0" bw="71" slack="1"/>
<pin id="2895" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270 "/>
</bind>
</comp>

<comp id="2898" class="1005" name="trunc_ln813_2_reg_2898">
<pin_list>
<pin id="2899" dir="0" index="0" bw="59" slack="1"/>
<pin id="2900" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln813_2 "/>
</bind>
</comp>

<comp id="2903" class="1005" name="m_diff_hi_V_reg_2903">
<pin_list>
<pin id="2904" dir="0" index="0" bw="8" slack="10"/>
<pin id="2905" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="2908" class="1005" name="Z2_V_reg_2908">
<pin_list>
<pin id="2909" dir="0" index="0" bw="8" slack="4"/>
<pin id="2910" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="2915" class="1005" name="Z3_V_reg_2915">
<pin_list>
<pin id="2916" dir="0" index="0" bw="8" slack="2"/>
<pin id="2917" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="2920" class="1005" name="Z4_reg_2920">
<pin_list>
<pin id="2921" dir="0" index="0" bw="35" slack="1"/>
<pin id="2922" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="2925" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_reg_2925">
<pin_list>
<pin id="2926" dir="0" index="0" bw="8" slack="1"/>
<pin id="2927" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr "/>
</bind>
</comp>

<comp id="2930" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1_reg_2930">
<pin_list>
<pin id="2931" dir="0" index="0" bw="8" slack="1"/>
<pin id="2932" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 "/>
</bind>
</comp>

<comp id="2935" class="1005" name="ret_V_32_reg_2935">
<pin_list>
<pin id="2936" dir="0" index="0" bw="36" slack="1"/>
<pin id="2937" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_32 "/>
</bind>
</comp>

<comp id="2941" class="1005" name="f_Z3_reg_2941">
<pin_list>
<pin id="2942" dir="0" index="0" bw="26" slack="1"/>
<pin id="2943" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="f_Z3 "/>
</bind>
</comp>

<comp id="2946" class="1005" name="ret_V_33_reg_2946">
<pin_list>
<pin id="2947" dir="0" index="0" bw="43" slack="3"/>
<pin id="2948" dir="1" index="1" bw="43" slack="3"/>
</pin_list>
<bind>
<opset="ret_V_33 "/>
</bind>
</comp>

<comp id="2951" class="1005" name="zext_ln1270_reg_2951">
<pin_list>
<pin id="2952" dir="0" index="0" bw="79" slack="1"/>
<pin id="2953" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270 "/>
</bind>
</comp>

<comp id="2956" class="1005" name="zext_ln1273_3_reg_2956">
<pin_list>
<pin id="2957" dir="0" index="0" bw="79" slack="1"/>
<pin id="2958" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_3 "/>
</bind>
</comp>

<comp id="2961" class="1005" name="trunc_ln813_s_reg_2961">
<pin_list>
<pin id="2962" dir="0" index="0" bw="20" slack="1"/>
<pin id="2963" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln813_s "/>
</bind>
</comp>

<comp id="2966" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr_reg_2966">
<pin_list>
<pin id="2967" dir="0" index="0" bw="8" slack="1"/>
<pin id="2968" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr "/>
</bind>
</comp>

<comp id="2971" class="1005" name="exp_Z2P_m_1_V_reg_2971">
<pin_list>
<pin id="2972" dir="0" index="0" bw="44" slack="1"/>
<pin id="2973" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1_V "/>
</bind>
</comp>

<comp id="2977" class="1005" name="tmp_17_reg_2977">
<pin_list>
<pin id="2978" dir="0" index="0" bw="40" slack="1"/>
<pin id="2979" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="2983" class="1005" name="zext_ln1270_1_reg_2983">
<pin_list>
<pin id="2984" dir="0" index="0" bw="93" slack="1"/>
<pin id="2985" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270_1 "/>
</bind>
</comp>

<comp id="2988" class="1005" name="zext_ln1273_4_reg_2988">
<pin_list>
<pin id="2989" dir="0" index="0" bw="93" slack="1"/>
<pin id="2990" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_4 "/>
</bind>
</comp>

<comp id="2993" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr_reg_2993">
<pin_list>
<pin id="2994" dir="0" index="0" bw="8" slack="1"/>
<pin id="2995" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr "/>
</bind>
</comp>

<comp id="2998" class="1005" name="trunc_ln813_1_reg_2998">
<pin_list>
<pin id="2999" dir="0" index="0" bw="36" slack="1"/>
<pin id="3000" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln813_1 "/>
</bind>
</comp>

<comp id="3003" class="1005" name="exp_Z1_V_reg_3003">
<pin_list>
<pin id="3004" dir="0" index="0" bw="58" slack="5"/>
<pin id="3005" dir="1" index="1" bw="58" slack="5"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="3008" class="1005" name="exp_Z1P_m_1_V_reg_3008">
<pin_list>
<pin id="3009" dir="0" index="0" bw="50" slack="1"/>
<pin id="3010" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="3013" class="1005" name="exp_Z1_hi_V_reg_3013">
<pin_list>
<pin id="3014" dir="0" index="0" bw="50" slack="1"/>
<pin id="3015" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="3018" class="1005" name="zext_ln1271_3_reg_3018">
<pin_list>
<pin id="3019" dir="0" index="0" bw="100" slack="1"/>
<pin id="3020" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_3 "/>
</bind>
</comp>

<comp id="3023" class="1005" name="zext_ln1273_5_reg_3023">
<pin_list>
<pin id="3024" dir="0" index="0" bw="100" slack="1"/>
<pin id="3025" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_5 "/>
</bind>
</comp>

<comp id="3028" class="1005" name="ret_V_34_reg_3028">
<pin_list>
<pin id="3029" dir="0" index="0" bw="58" slack="1"/>
<pin id="3030" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_34 "/>
</bind>
</comp>

<comp id="3033" class="1005" name="r_V_reg_3033">
<pin_list>
<pin id="3034" dir="0" index="0" bw="100" slack="1"/>
<pin id="3035" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="3040" class="1005" name="trunc_ln1347_reg_3040">
<pin_list>
<pin id="3041" dir="0" index="0" bw="57" slack="1"/>
<pin id="3042" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1347 "/>
</bind>
</comp>

<comp id="3045" class="1005" name="trunc_ln1347_2_reg_3045">
<pin_list>
<pin id="3046" dir="0" index="0" bw="56" slack="1"/>
<pin id="3047" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1347_2 "/>
</bind>
</comp>

<comp id="3050" class="1005" name="add_ln1347_6_reg_3050">
<pin_list>
<pin id="3051" dir="0" index="0" bw="105" slack="1"/>
<pin id="3052" dir="1" index="1" bw="105" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1347_6 "/>
</bind>
</comp>

<comp id="3055" class="1005" name="add_ln1347_7_reg_3055">
<pin_list>
<pin id="3056" dir="0" index="0" bw="106" slack="1"/>
<pin id="3057" dir="1" index="1" bw="106" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1347_7 "/>
</bind>
</comp>

<comp id="3060" class="1005" name="tmp_19_reg_3060">
<pin_list>
<pin id="3061" dir="0" index="0" bw="1" slack="1"/>
<pin id="3062" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="3065" class="1005" name="r_exp_V_2_reg_3065">
<pin_list>
<pin id="3066" dir="0" index="0" bw="13" slack="1"/>
<pin id="3067" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_2 "/>
</bind>
</comp>

<comp id="3070" class="1005" name="icmp_ln1035_reg_3070">
<pin_list>
<pin id="3071" dir="0" index="0" bw="1" slack="1"/>
<pin id="3072" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1035 "/>
</bind>
</comp>

<comp id="3075" class="1005" name="trunc_ln186_reg_3075">
<pin_list>
<pin id="3076" dir="0" index="0" bw="11" slack="1"/>
<pin id="3077" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln186 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="404"><net_src comp="26" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="0" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="2" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="406" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="424"><net_src comp="8" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="46" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="431"><net_src comp="419" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="437"><net_src comp="10" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="46" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="432" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="450"><net_src comp="4" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="46" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="457"><net_src comp="445" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="463"><net_src comp="6" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="46" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="470"><net_src comp="458" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="476"><net_src comp="12" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="46" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="483"><net_src comp="471" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="489"><net_src comp="14" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="46" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="496"><net_src comp="484" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="502"><net_src comp="16" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="46" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="509"><net_src comp="497" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="515"><net_src comp="18" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="46" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="522"><net_src comp="510" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="528"><net_src comp="22" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="46" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="539"><net_src comp="523" pin="3"/><net_sink comp="530" pin=2"/></net>

<net id="545"><net_src comp="22" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="46" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="540" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="553"><net_src comp="24" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="46" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="560"><net_src comp="548" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="566"><net_src comp="20" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="46" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="573"><net_src comp="561" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="400" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="28" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="30" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="592"><net_src comp="32" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="574" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="34" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="36" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="599"><net_src comp="574" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="38" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="611"><net_src comp="28" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="574" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="40" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="574" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="624"><net_src comp="42" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="574" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="44" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="40" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="631"><net_src comp="618" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="640"><net_src comp="633" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="48" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="50" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="52" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="648" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="653" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="54" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="52" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="664" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="669" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="56" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="658" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="674" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="633" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="58" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="702"><net_src comp="691" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="703"><net_src comp="636" pin="2"/><net_sink comp="697" pin=2"/></net>

<net id="712"><net_src comp="704" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="708" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="52" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="713" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="60" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="52" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="732"><net_src comp="62" pin="0"/><net_sink comp="724" pin=3"/></net>

<net id="738"><net_src comp="64" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="52" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="733" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="749"><net_src comp="740" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="750"><net_src comp="724" pin="4"/><net_sink comp="744" pin=2"/></net>

<net id="758"><net_src comp="744" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="751" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="52" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="769"><net_src comp="760" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="774"><net_src comp="765" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="783"><net_src comp="775" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="52" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="704" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="779" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="799"><net_src comp="785" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="770" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="807"><net_src comp="66" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="754" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="809"><net_src comp="68" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="810"><net_src comp="70" pin="0"/><net_sink comp="801" pin=3"/></net>

<net id="814"><net_src comp="754" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="72" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="754" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="70" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="828"><net_src comp="74" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="76" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="836"><net_src comp="823" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="841"><net_src comp="833" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="830" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="849"><net_src comp="78" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="80" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="851"><net_src comp="82" pin="0"/><net_sink comp="843" pin=3"/></net>

<net id="858"><net_src comp="84" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="80" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="860"><net_src comp="76" pin="0"/><net_sink comp="852" pin=3"/></net>

<net id="864"><net_src comp="843" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="870"><net_src comp="852" pin="4"/><net_sink comp="865" pin=1"/></net>

<net id="871"><net_src comp="861" pin="1"/><net_sink comp="865" pin=2"/></net>

<net id="877"><net_src comp="86" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="88" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="882"><net_src comp="872" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="865" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="879" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="896"><net_src comp="883" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="889" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="904"><net_src comp="90" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="892" pin="2"/><net_sink comp="898" pin=1"/></net>

<net id="906"><net_src comp="92" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="907"><net_src comp="94" pin="0"/><net_sink comp="898" pin=3"/></net>

<net id="914"><net_src comp="96" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="892" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="916"><net_src comp="98" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="917"><net_src comp="94" pin="0"/><net_sink comp="908" pin=3"/></net>

<net id="924"><net_src comp="100" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="892" pin="2"/><net_sink comp="918" pin=1"/></net>

<net id="926"><net_src comp="92" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="927"><net_src comp="102" pin="0"/><net_sink comp="918" pin=3"/></net>

<net id="938"><net_src comp="928" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="931" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="948"><net_src comp="104" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="949"><net_src comp="80" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="950"><net_src comp="940" pin="1"/><net_sink comp="943" pin=2"/></net>

<net id="956"><net_src comp="106" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="108" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="961"><net_src comp="951" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="965"><net_src comp="943" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="970"><net_src comp="962" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="958" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="977"><net_src comp="110" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="62" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="982"><net_src comp="972" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="987"><net_src comp="966" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="979" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="995"><net_src comp="112" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="983" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="997"><net_src comp="114" pin="0"/><net_sink comp="989" pin=2"/></net>

<net id="998"><net_src comp="116" pin="0"/><net_sink comp="989" pin=3"/></net>

<net id="1002"><net_src comp="983" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1008"><net_src comp="118" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="62" pin="0"/><net_sink comp="1003" pin=2"/></net>

<net id="1016"><net_src comp="1003" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1021"><net_src comp="1013" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="1010" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1029"><net_src comp="120" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1030"><net_src comp="122" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1031"><net_src comp="62" pin="0"/><net_sink comp="1023" pin=3"/></net>

<net id="1037"><net_src comp="124" pin="0"/><net_sink comp="1032" pin=0"/></net>

<net id="1038"><net_src comp="88" pin="0"/><net_sink comp="1032" pin=2"/></net>

<net id="1042"><net_src comp="1032" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="1023" pin="4"/><net_sink comp="1043" pin=0"/></net>

<net id="1051"><net_src comp="1039" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="1043" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1058"><net_src comp="126" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1059"><net_src comp="128" pin="0"/><net_sink comp="1053" pin=2"/></net>

<net id="1063"><net_src comp="1053" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1068"><net_src comp="1047" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="1060" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1076"><net_src comp="130" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1077"><net_src comp="1064" pin="2"/><net_sink comp="1070" pin=1"/></net>

<net id="1078"><net_src comp="132" pin="0"/><net_sink comp="1070" pin=2"/></net>

<net id="1079"><net_src comp="134" pin="0"/><net_sink comp="1070" pin=3"/></net>

<net id="1086"><net_src comp="136" pin="0"/><net_sink comp="1080" pin=0"/></net>

<net id="1087"><net_src comp="1064" pin="2"/><net_sink comp="1080" pin=1"/></net>

<net id="1088"><net_src comp="132" pin="0"/><net_sink comp="1080" pin=2"/></net>

<net id="1089"><net_src comp="138" pin="0"/><net_sink comp="1080" pin=3"/></net>

<net id="1096"><net_src comp="140" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1097"><net_src comp="1064" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1098"><net_src comp="142" pin="0"/><net_sink comp="1090" pin=2"/></net>

<net id="1099"><net_src comp="134" pin="0"/><net_sink comp="1090" pin=3"/></net>

<net id="1110"><net_src comp="1100" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="1103" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1120"><net_src comp="144" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="146" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1122"><net_src comp="1112" pin="1"/><net_sink comp="1115" pin=2"/></net>

<net id="1128"><net_src comp="148" pin="0"/><net_sink comp="1123" pin=0"/></net>

<net id="1129"><net_src comp="150" pin="0"/><net_sink comp="1123" pin=2"/></net>

<net id="1133"><net_src comp="1123" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="1115" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1142"><net_src comp="1130" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="1134" pin="1"/><net_sink comp="1138" pin=1"/></net>

<net id="1149"><net_src comp="152" pin="0"/><net_sink comp="1144" pin=0"/></net>

<net id="1150"><net_src comp="56" pin="0"/><net_sink comp="1144" pin=2"/></net>

<net id="1154"><net_src comp="1144" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1159"><net_src comp="1138" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1160"><net_src comp="1151" pin="1"/><net_sink comp="1155" pin=1"/></net>

<net id="1167"><net_src comp="154" pin="0"/><net_sink comp="1161" pin=0"/></net>

<net id="1168"><net_src comp="1155" pin="2"/><net_sink comp="1161" pin=1"/></net>

<net id="1169"><net_src comp="156" pin="0"/><net_sink comp="1161" pin=2"/></net>

<net id="1170"><net_src comp="158" pin="0"/><net_sink comp="1161" pin=3"/></net>

<net id="1177"><net_src comp="160" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1178"><net_src comp="1155" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1179"><net_src comp="156" pin="0"/><net_sink comp="1171" pin=2"/></net>

<net id="1180"><net_src comp="162" pin="0"/><net_sink comp="1171" pin=3"/></net>

<net id="1187"><net_src comp="164" pin="0"/><net_sink comp="1181" pin=0"/></net>

<net id="1188"><net_src comp="1155" pin="2"/><net_sink comp="1181" pin=1"/></net>

<net id="1189"><net_src comp="166" pin="0"/><net_sink comp="1181" pin=2"/></net>

<net id="1190"><net_src comp="158" pin="0"/><net_sink comp="1181" pin=3"/></net>

<net id="1201"><net_src comp="1191" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="1194" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="1208"><net_src comp="168" pin="0"/><net_sink comp="1203" pin=0"/></net>

<net id="1209"><net_src comp="170" pin="0"/><net_sink comp="1203" pin=1"/></net>

<net id="1215"><net_src comp="172" pin="0"/><net_sink comp="1210" pin=0"/></net>

<net id="1216"><net_src comp="174" pin="0"/><net_sink comp="1210" pin=2"/></net>

<net id="1220"><net_src comp="1210" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1224"><net_src comp="1203" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1229"><net_src comp="1217" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="1221" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="1236"><net_src comp="176" pin="0"/><net_sink comp="1231" pin=0"/></net>

<net id="1237"><net_src comp="82" pin="0"/><net_sink comp="1231" pin=2"/></net>

<net id="1241"><net_src comp="1231" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1246"><net_src comp="1225" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="1238" pin="1"/><net_sink comp="1242" pin=1"/></net>

<net id="1254"><net_src comp="178" pin="0"/><net_sink comp="1248" pin=0"/></net>

<net id="1255"><net_src comp="1242" pin="2"/><net_sink comp="1248" pin=1"/></net>

<net id="1256"><net_src comp="180" pin="0"/><net_sink comp="1248" pin=2"/></net>

<net id="1257"><net_src comp="182" pin="0"/><net_sink comp="1248" pin=3"/></net>

<net id="1264"><net_src comp="184" pin="0"/><net_sink comp="1258" pin=0"/></net>

<net id="1265"><net_src comp="1242" pin="2"/><net_sink comp="1258" pin=1"/></net>

<net id="1266"><net_src comp="180" pin="0"/><net_sink comp="1258" pin=2"/></net>

<net id="1267"><net_src comp="186" pin="0"/><net_sink comp="1258" pin=3"/></net>

<net id="1274"><net_src comp="188" pin="0"/><net_sink comp="1268" pin=0"/></net>

<net id="1275"><net_src comp="1242" pin="2"/><net_sink comp="1268" pin=1"/></net>

<net id="1276"><net_src comp="158" pin="0"/><net_sink comp="1268" pin=2"/></net>

<net id="1277"><net_src comp="182" pin="0"/><net_sink comp="1268" pin=3"/></net>

<net id="1288"><net_src comp="1278" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="1281" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1295"><net_src comp="190" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1296"><net_src comp="192" pin="0"/><net_sink comp="1290" pin=1"/></net>

<net id="1302"><net_src comp="194" pin="0"/><net_sink comp="1297" pin=0"/></net>

<net id="1303"><net_src comp="196" pin="0"/><net_sink comp="1297" pin=2"/></net>

<net id="1307"><net_src comp="1297" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1311"><net_src comp="1290" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1316"><net_src comp="1304" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1317"><net_src comp="1308" pin="1"/><net_sink comp="1312" pin=1"/></net>

<net id="1323"><net_src comp="198" pin="0"/><net_sink comp="1318" pin=0"/></net>

<net id="1324"><net_src comp="200" pin="0"/><net_sink comp="1318" pin=2"/></net>

<net id="1328"><net_src comp="1318" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1333"><net_src comp="1312" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1334"><net_src comp="1325" pin="1"/><net_sink comp="1329" pin=1"/></net>

<net id="1341"><net_src comp="202" pin="0"/><net_sink comp="1335" pin=0"/></net>

<net id="1342"><net_src comp="1329" pin="2"/><net_sink comp="1335" pin=1"/></net>

<net id="1343"><net_src comp="204" pin="0"/><net_sink comp="1335" pin=2"/></net>

<net id="1344"><net_src comp="206" pin="0"/><net_sink comp="1335" pin=3"/></net>

<net id="1351"><net_src comp="208" pin="0"/><net_sink comp="1345" pin=0"/></net>

<net id="1352"><net_src comp="1329" pin="2"/><net_sink comp="1345" pin=1"/></net>

<net id="1353"><net_src comp="204" pin="0"/><net_sink comp="1345" pin=2"/></net>

<net id="1354"><net_src comp="210" pin="0"/><net_sink comp="1345" pin=3"/></net>

<net id="1361"><net_src comp="212" pin="0"/><net_sink comp="1355" pin=0"/></net>

<net id="1362"><net_src comp="1329" pin="2"/><net_sink comp="1355" pin=1"/></net>

<net id="1363"><net_src comp="182" pin="0"/><net_sink comp="1355" pin=2"/></net>

<net id="1364"><net_src comp="206" pin="0"/><net_sink comp="1355" pin=3"/></net>

<net id="1375"><net_src comp="1365" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1376"><net_src comp="1368" pin="1"/><net_sink comp="1371" pin=1"/></net>

<net id="1384"><net_src comp="1377" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1385"><net_src comp="214" pin="0"/><net_sink comp="1380" pin=1"/></net>

<net id="1389"><net_src comp="1386" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1393"><net_src comp="1390" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1399"><net_src comp="216" pin="0"/><net_sink comp="1394" pin=0"/></net>

<net id="1400"><net_src comp="218" pin="0"/><net_sink comp="1394" pin=1"/></net>

<net id="1406"><net_src comp="220" pin="0"/><net_sink comp="1401" pin=0"/></net>

<net id="1407"><net_src comp="46" pin="0"/><net_sink comp="1401" pin=2"/></net>

<net id="1411"><net_src comp="1401" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1415"><net_src comp="1394" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1420"><net_src comp="1408" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1421"><net_src comp="1412" pin="1"/><net_sink comp="1416" pin=1"/></net>

<net id="1427"><net_src comp="222" pin="0"/><net_sink comp="1422" pin=0"/></net>

<net id="1428"><net_src comp="224" pin="0"/><net_sink comp="1422" pin=2"/></net>

<net id="1432"><net_src comp="1422" pin="3"/><net_sink comp="1429" pin=0"/></net>

<net id="1437"><net_src comp="1416" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1438"><net_src comp="1429" pin="1"/><net_sink comp="1433" pin=1"/></net>

<net id="1445"><net_src comp="226" pin="0"/><net_sink comp="1439" pin=0"/></net>

<net id="1446"><net_src comp="1433" pin="2"/><net_sink comp="1439" pin=1"/></net>

<net id="1447"><net_src comp="228" pin="0"/><net_sink comp="1439" pin=2"/></net>

<net id="1448"><net_src comp="230" pin="0"/><net_sink comp="1439" pin=3"/></net>

<net id="1455"><net_src comp="232" pin="0"/><net_sink comp="1449" pin=0"/></net>

<net id="1456"><net_src comp="1433" pin="2"/><net_sink comp="1449" pin=1"/></net>

<net id="1457"><net_src comp="142" pin="0"/><net_sink comp="1449" pin=2"/></net>

<net id="1458"><net_src comp="230" pin="0"/><net_sink comp="1449" pin=3"/></net>

<net id="1462"><net_src comp="1459" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1466"><net_src comp="1463" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="1470"><net_src comp="1467" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="1474"><net_src comp="1471" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="1478"><net_src comp="1475" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="1486"><net_src comp="1479" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1487"><net_src comp="1479" pin="1"/><net_sink comp="1482" pin=1"/></net>

<net id="1497"><net_src comp="504" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1501"><net_src comp="517" pin="3"/><net_sink comp="1498" pin=0"/></net>

<net id="1506"><net_src comp="1488" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1507"><net_src comp="1491" pin="1"/><net_sink comp="1502" pin=1"/></net>

<net id="1512"><net_src comp="1494" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="1513"><net_src comp="1498" pin="1"/><net_sink comp="1508" pin=1"/></net>

<net id="1520"><net_src comp="234" pin="0"/><net_sink comp="1514" pin=0"/></net>

<net id="1521"><net_src comp="1482" pin="2"/><net_sink comp="1514" pin=1"/></net>

<net id="1522"><net_src comp="236" pin="0"/><net_sink comp="1514" pin=2"/></net>

<net id="1523"><net_src comp="238" pin="0"/><net_sink comp="1514" pin=3"/></net>

<net id="1537"><net_src comp="1524" pin="1"/><net_sink comp="1533" pin=1"/></net>

<net id="1545"><net_src comp="1538" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="1546"><net_src comp="1533" pin="2"/><net_sink comp="1541" pin=1"/></net>

<net id="1551"><net_src comp="1527" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1552"><net_src comp="1530" pin="1"/><net_sink comp="1547" pin=1"/></net>

<net id="1560"><net_src comp="1553" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1561"><net_src comp="1547" pin="2"/><net_sink comp="1556" pin=1"/></net>

<net id="1567"><net_src comp="240" pin="0"/><net_sink comp="1562" pin=0"/></net>

<net id="1568"><net_src comp="242" pin="0"/><net_sink comp="1562" pin=2"/></net>

<net id="1572"><net_src comp="1562" pin="3"/><net_sink comp="1569" pin=0"/></net>

<net id="1580"><net_src comp="1569" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1581"><net_src comp="1573" pin="1"/><net_sink comp="1576" pin=1"/></net>

<net id="1588"><net_src comp="244" pin="0"/><net_sink comp="1582" pin=0"/></net>

<net id="1589"><net_src comp="1576" pin="2"/><net_sink comp="1582" pin=1"/></net>

<net id="1590"><net_src comp="246" pin="0"/><net_sink comp="1582" pin=2"/></net>

<net id="1591"><net_src comp="248" pin="0"/><net_sink comp="1582" pin=3"/></net>

<net id="1599"><net_src comp="1592" pin="1"/><net_sink comp="1595" pin=0"/></net>

<net id="1607"><net_src comp="1595" pin="2"/><net_sink comp="1603" pin=0"/></net>

<net id="1608"><net_src comp="1600" pin="1"/><net_sink comp="1603" pin=1"/></net>

<net id="1614"><net_src comp="250" pin="0"/><net_sink comp="1609" pin=0"/></net>

<net id="1615"><net_src comp="252" pin="0"/><net_sink comp="1609" pin=2"/></net>

<net id="1623"><net_src comp="1616" pin="1"/><net_sink comp="1619" pin=0"/></net>

<net id="1624"><net_src comp="1609" pin="3"/><net_sink comp="1619" pin=1"/></net>

<net id="1631"><net_src comp="254" pin="0"/><net_sink comp="1625" pin=0"/></net>

<net id="1632"><net_src comp="1619" pin="2"/><net_sink comp="1625" pin=1"/></net>

<net id="1633"><net_src comp="256" pin="0"/><net_sink comp="1625" pin=2"/></net>

<net id="1634"><net_src comp="186" pin="0"/><net_sink comp="1625" pin=3"/></net>

<net id="1642"><net_src comp="1635" pin="1"/><net_sink comp="1638" pin=0"/></net>

<net id="1643"><net_src comp="258" pin="0"/><net_sink comp="1638" pin=1"/></net>

<net id="1648"><net_src comp="1635" pin="1"/><net_sink comp="1644" pin=0"/></net>

<net id="1649"><net_src comp="260" pin="0"/><net_sink comp="1644" pin=1"/></net>

<net id="1656"><net_src comp="262" pin="0"/><net_sink comp="1650" pin=0"/></net>

<net id="1657"><net_src comp="1644" pin="2"/><net_sink comp="1650" pin=1"/></net>

<net id="1658"><net_src comp="236" pin="0"/><net_sink comp="1650" pin=2"/></net>

<net id="1659"><net_src comp="264" pin="0"/><net_sink comp="1650" pin=3"/></net>

<net id="1666"><net_src comp="266" pin="0"/><net_sink comp="1660" pin=0"/></net>

<net id="1667"><net_src comp="1644" pin="2"/><net_sink comp="1660" pin=1"/></net>

<net id="1668"><net_src comp="162" pin="0"/><net_sink comp="1660" pin=2"/></net>

<net id="1669"><net_src comp="264" pin="0"/><net_sink comp="1660" pin=3"/></net>

<net id="1675"><net_src comp="268" pin="0"/><net_sink comp="1670" pin=0"/></net>

<net id="1676"><net_src comp="1644" pin="2"/><net_sink comp="1670" pin=1"/></net>

<net id="1677"><net_src comp="264" pin="0"/><net_sink comp="1670" pin=2"/></net>

<net id="1684"><net_src comp="270" pin="0"/><net_sink comp="1678" pin=0"/></net>

<net id="1685"><net_src comp="1644" pin="2"/><net_sink comp="1678" pin=1"/></net>

<net id="1686"><net_src comp="272" pin="0"/><net_sink comp="1678" pin=2"/></net>

<net id="1687"><net_src comp="248" pin="0"/><net_sink comp="1678" pin=3"/></net>

<net id="1693"><net_src comp="268" pin="0"/><net_sink comp="1688" pin=0"/></net>

<net id="1694"><net_src comp="1638" pin="2"/><net_sink comp="1688" pin=1"/></net>

<net id="1695"><net_src comp="264" pin="0"/><net_sink comp="1688" pin=2"/></net>

<net id="1706"><net_src comp="1699" pin="1"/><net_sink comp="1702" pin=0"/></net>

<net id="1712"><net_src comp="276" pin="0"/><net_sink comp="1707" pin=0"/></net>

<net id="1713"><net_src comp="278" pin="0"/><net_sink comp="1707" pin=2"/></net>

<net id="1717"><net_src comp="1707" pin="3"/><net_sink comp="1714" pin=0"/></net>

<net id="1724"><net_src comp="280" pin="0"/><net_sink comp="1718" pin=0"/></net>

<net id="1725"><net_src comp="282" pin="0"/><net_sink comp="1718" pin=2"/></net>

<net id="1726"><net_src comp="284" pin="0"/><net_sink comp="1718" pin=3"/></net>

<net id="1732"><net_src comp="286" pin="0"/><net_sink comp="1727" pin=0"/></net>

<net id="1733"><net_src comp="284" pin="0"/><net_sink comp="1727" pin=2"/></net>

<net id="1741"><net_src comp="1734" pin="1"/><net_sink comp="1737" pin=0"/></net>

<net id="1742"><net_src comp="288" pin="0"/><net_sink comp="1737" pin=1"/></net>

<net id="1747"><net_src comp="1718" pin="4"/><net_sink comp="1743" pin=0"/></net>

<net id="1748"><net_src comp="290" pin="0"/><net_sink comp="1743" pin=1"/></net>

<net id="1754"><net_src comp="1737" pin="2"/><net_sink comp="1749" pin=0"/></net>

<net id="1755"><net_src comp="1718" pin="4"/><net_sink comp="1749" pin=1"/></net>

<net id="1756"><net_src comp="1743" pin="2"/><net_sink comp="1749" pin=2"/></net>

<net id="1762"><net_src comp="1727" pin="3"/><net_sink comp="1757" pin=0"/></net>

<net id="1763"><net_src comp="1749" pin="3"/><net_sink comp="1757" pin=1"/></net>

<net id="1764"><net_src comp="1718" pin="4"/><net_sink comp="1757" pin=2"/></net>

<net id="1772"><net_src comp="1765" pin="1"/><net_sink comp="1768" pin=0"/></net>

<net id="1773"><net_src comp="292" pin="0"/><net_sink comp="1768" pin=1"/></net>

<net id="1780"><net_src comp="294" pin="0"/><net_sink comp="1774" pin=0"/></net>

<net id="1781"><net_src comp="1768" pin="2"/><net_sink comp="1774" pin=1"/></net>

<net id="1782"><net_src comp="296" pin="0"/><net_sink comp="1774" pin=2"/></net>

<net id="1783"><net_src comp="98" pin="0"/><net_sink comp="1774" pin=3"/></net>

<net id="1794"><net_src comp="298" pin="0"/><net_sink comp="1788" pin=0"/></net>

<net id="1795"><net_src comp="1784" pin="2"/><net_sink comp="1788" pin=1"/></net>

<net id="1796"><net_src comp="40" pin="0"/><net_sink comp="1788" pin=2"/></net>

<net id="1797"><net_src comp="300" pin="0"/><net_sink comp="1788" pin=3"/></net>

<net id="1804"><net_src comp="298" pin="0"/><net_sink comp="1798" pin=0"/></net>

<net id="1805"><net_src comp="1784" pin="2"/><net_sink comp="1798" pin=1"/></net>

<net id="1806"><net_src comp="256" pin="0"/><net_sink comp="1798" pin=2"/></net>

<net id="1807"><net_src comp="68" pin="0"/><net_sink comp="1798" pin=3"/></net>

<net id="1814"><net_src comp="298" pin="0"/><net_sink comp="1808" pin=0"/></net>

<net id="1815"><net_src comp="1784" pin="2"/><net_sink comp="1808" pin=1"/></net>

<net id="1816"><net_src comp="302" pin="0"/><net_sink comp="1808" pin=2"/></net>

<net id="1817"><net_src comp="304" pin="0"/><net_sink comp="1808" pin=3"/></net>

<net id="1821"><net_src comp="1784" pin="2"/><net_sink comp="1818" pin=0"/></net>

<net id="1828"><net_src comp="298" pin="0"/><net_sink comp="1822" pin=0"/></net>

<net id="1829"><net_src comp="1784" pin="2"/><net_sink comp="1822" pin=1"/></net>

<net id="1830"><net_src comp="306" pin="0"/><net_sink comp="1822" pin=2"/></net>

<net id="1831"><net_src comp="156" pin="0"/><net_sink comp="1822" pin=3"/></net>

<net id="1835"><net_src comp="1822" pin="4"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1840"><net_src comp="1808" pin="4"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="1848"><net_src comp="308" pin="0"/><net_sink comp="1842" pin=0"/></net>

<net id="1849"><net_src comp="530" pin="7"/><net_sink comp="1842" pin=1"/></net>

<net id="1850"><net_src comp="310" pin="0"/><net_sink comp="1842" pin=2"/></net>

<net id="1851"><net_src comp="312" pin="0"/><net_sink comp="1842" pin=3"/></net>

<net id="1858"><net_src comp="1842" pin="4"/><net_sink comp="1855" pin=0"/></net>

<net id="1863"><net_src comp="1852" pin="1"/><net_sink comp="1859" pin=0"/></net>

<net id="1864"><net_src comp="1855" pin="1"/><net_sink comp="1859" pin=1"/></net>

<net id="1871"><net_src comp="314" pin="0"/><net_sink comp="1865" pin=0"/></net>

<net id="1872"><net_src comp="316" pin="0"/><net_sink comp="1865" pin=2"/></net>

<net id="1876"><net_src comp="1865" pin="4"/><net_sink comp="1873" pin=0"/></net>

<net id="1884"><net_src comp="1873" pin="1"/><net_sink comp="1880" pin=0"/></net>

<net id="1885"><net_src comp="1877" pin="1"/><net_sink comp="1880" pin=1"/></net>

<net id="1892"><net_src comp="318" pin="0"/><net_sink comp="1886" pin=0"/></net>

<net id="1893"><net_src comp="1880" pin="2"/><net_sink comp="1886" pin=1"/></net>

<net id="1894"><net_src comp="272" pin="0"/><net_sink comp="1886" pin=2"/></net>

<net id="1895"><net_src comp="320" pin="0"/><net_sink comp="1886" pin=3"/></net>

<net id="1899"><net_src comp="1896" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="1910"><net_src comp="1903" pin="1"/><net_sink comp="1906" pin=1"/></net>

<net id="1914"><net_src comp="1906" pin="2"/><net_sink comp="1911" pin=0"/></net>

<net id="1919"><net_src comp="1911" pin="1"/><net_sink comp="1915" pin=0"/></net>

<net id="1920"><net_src comp="1900" pin="1"/><net_sink comp="1915" pin=1"/></net>

<net id="1927"><net_src comp="322" pin="0"/><net_sink comp="1921" pin=0"/></net>

<net id="1928"><net_src comp="555" pin="3"/><net_sink comp="1921" pin=1"/></net>

<net id="1929"><net_src comp="324" pin="0"/><net_sink comp="1921" pin=2"/></net>

<net id="1930"><net_src comp="326" pin="0"/><net_sink comp="1921" pin=3"/></net>

<net id="1937"><net_src comp="328" pin="0"/><net_sink comp="1931" pin=0"/></net>

<net id="1938"><net_src comp="62" pin="0"/><net_sink comp="1931" pin=2"/></net>

<net id="1942"><net_src comp="1931" pin="4"/><net_sink comp="1939" pin=0"/></net>

<net id="1950"><net_src comp="1939" pin="1"/><net_sink comp="1946" pin=0"/></net>

<net id="1951"><net_src comp="1943" pin="1"/><net_sink comp="1946" pin=1"/></net>

<net id="1955"><net_src comp="1952" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="1962"><net_src comp="330" pin="0"/><net_sink comp="1956" pin=0"/></net>

<net id="1963"><net_src comp="1946" pin="2"/><net_sink comp="1956" pin=1"/></net>

<net id="1964"><net_src comp="332" pin="0"/><net_sink comp="1956" pin=2"/></net>

<net id="1965"><net_src comp="334" pin="0"/><net_sink comp="1956" pin=3"/></net>

<net id="1973"><net_src comp="336" pin="0"/><net_sink comp="1966" pin=0"/></net>

<net id="1974"><net_src comp="62" pin="0"/><net_sink comp="1966" pin=2"/></net>

<net id="1975"><net_src comp="338" pin="0"/><net_sink comp="1966" pin=4"/></net>

<net id="1979"><net_src comp="1966" pin="5"/><net_sink comp="1976" pin=0"/></net>

<net id="1987"><net_src comp="1980" pin="1"/><net_sink comp="1983" pin=1"/></net>

<net id="1991"><net_src comp="1983" pin="2"/><net_sink comp="1988" pin=0"/></net>

<net id="1996"><net_src comp="1988" pin="1"/><net_sink comp="1992" pin=0"/></net>

<net id="1997"><net_src comp="1976" pin="1"/><net_sink comp="1992" pin=1"/></net>

<net id="2004"><net_src comp="340" pin="0"/><net_sink comp="1998" pin=0"/></net>

<net id="2005"><net_src comp="1992" pin="2"/><net_sink comp="1998" pin=1"/></net>

<net id="2006"><net_src comp="324" pin="0"/><net_sink comp="1998" pin=2"/></net>

<net id="2007"><net_src comp="40" pin="0"/><net_sink comp="1998" pin=3"/></net>

<net id="2014"><net_src comp="342" pin="0"/><net_sink comp="2008" pin=0"/></net>

<net id="2015"><net_src comp="568" pin="3"/><net_sink comp="2008" pin=1"/></net>

<net id="2016"><net_src comp="344" pin="0"/><net_sink comp="2008" pin=2"/></net>

<net id="2017"><net_src comp="332" pin="0"/><net_sink comp="2008" pin=3"/></net>

<net id="2028"><net_src comp="2018" pin="1"/><net_sink comp="2024" pin=0"/></net>

<net id="2029"><net_src comp="2021" pin="1"/><net_sink comp="2024" pin=1"/></net>

<net id="2034"><net_src comp="346" pin="0"/><net_sink comp="2030" pin=1"/></net>

<net id="2038"><net_src comp="2030" pin="2"/><net_sink comp="2035" pin=0"/></net>

<net id="2042"><net_src comp="2030" pin="2"/><net_sink comp="2039" pin=0"/></net>

<net id="2048"><net_src comp="348" pin="0"/><net_sink comp="2043" pin=0"/></net>

<net id="2049"><net_src comp="350" pin="0"/><net_sink comp="2043" pin=2"/></net>

<net id="2058"><net_src comp="352" pin="0"/><net_sink comp="2053" pin=0"/></net>

<net id="2059"><net_src comp="350" pin="0"/><net_sink comp="2053" pin=2"/></net>

<net id="2068"><net_src comp="354" pin="0"/><net_sink comp="2063" pin=0"/></net>

<net id="2069"><net_src comp="350" pin="0"/><net_sink comp="2063" pin=2"/></net>

<net id="2077"><net_src comp="2043" pin="3"/><net_sink comp="2073" pin=0"/></net>

<net id="2078"><net_src comp="2050" pin="1"/><net_sink comp="2073" pin=1"/></net>

<net id="2083"><net_src comp="2063" pin="3"/><net_sink comp="2079" pin=0"/></net>

<net id="2084"><net_src comp="2070" pin="1"/><net_sink comp="2079" pin=1"/></net>

<net id="2089"><net_src comp="2053" pin="3"/><net_sink comp="2085" pin=0"/></net>

<net id="2090"><net_src comp="2060" pin="1"/><net_sink comp="2085" pin=1"/></net>

<net id="2096"><net_src comp="356" pin="0"/><net_sink comp="2091" pin=0"/></net>

<net id="2097"><net_src comp="2073" pin="2"/><net_sink comp="2091" pin=1"/></net>

<net id="2098"><net_src comp="358" pin="0"/><net_sink comp="2091" pin=2"/></net>

<net id="2103"><net_src comp="360" pin="0"/><net_sink comp="2099" pin=1"/></net>

<net id="2109"><net_src comp="2091" pin="3"/><net_sink comp="2104" pin=0"/></net>

<net id="2110"><net_src comp="2099" pin="2"/><net_sink comp="2104" pin=2"/></net>

<net id="2117"><net_src comp="362" pin="0"/><net_sink comp="2111" pin=0"/></net>

<net id="2118"><net_src comp="2104" pin="3"/><net_sink comp="2111" pin=1"/></net>

<net id="2119"><net_src comp="132" pin="0"/><net_sink comp="2111" pin=2"/></net>

<net id="2120"><net_src comp="296" pin="0"/><net_sink comp="2111" pin=3"/></net>

<net id="2125"><net_src comp="2111" pin="4"/><net_sink comp="2121" pin=0"/></net>

<net id="2126"><net_src comp="364" pin="0"/><net_sink comp="2121" pin=1"/></net>

<net id="2130"><net_src comp="2104" pin="3"/><net_sink comp="2127" pin=0"/></net>

<net id="2136"><net_src comp="374" pin="0"/><net_sink comp="2131" pin=1"/></net>

<net id="2137"><net_src comp="376" pin="0"/><net_sink comp="2131" pin=2"/></net>

<net id="2143"><net_src comp="378" pin="0"/><net_sink comp="2138" pin=0"/></net>

<net id="2144"><net_src comp="380" pin="0"/><net_sink comp="2138" pin=2"/></net>

<net id="2150"><net_src comp="378" pin="0"/><net_sink comp="2145" pin=0"/></net>

<net id="2151"><net_src comp="382" pin="0"/><net_sink comp="2145" pin=2"/></net>

<net id="2157"><net_src comp="378" pin="0"/><net_sink comp="2152" pin=0"/></net>

<net id="2158"><net_src comp="384" pin="0"/><net_sink comp="2152" pin=2"/></net>

<net id="2167"><net_src comp="52" pin="0"/><net_sink comp="2163" pin=1"/></net>

<net id="2172"><net_src comp="386" pin="0"/><net_sink comp="2168" pin=1"/></net>

<net id="2179"><net_src comp="388" pin="0"/><net_sink comp="2173" pin=0"/></net>

<net id="2180"><net_src comp="204" pin="0"/><net_sink comp="2173" pin=2"/></net>

<net id="2181"><net_src comp="390" pin="0"/><net_sink comp="2173" pin=3"/></net>

<net id="2188"><net_src comp="392" pin="0"/><net_sink comp="2182" pin=0"/></net>

<net id="2189"><net_src comp="70" pin="0"/><net_sink comp="2182" pin=2"/></net>

<net id="2190"><net_src comp="394" pin="0"/><net_sink comp="2182" pin=3"/></net>

<net id="2196"><net_src comp="2173" pin="4"/><net_sink comp="2191" pin=1"/></net>

<net id="2197"><net_src comp="2182" pin="4"/><net_sink comp="2191" pin=2"/></net>

<net id="2202"><net_src comp="396" pin="0"/><net_sink comp="2198" pin=1"/></net>

<net id="2209"><net_src comp="398" pin="0"/><net_sink comp="2203" pin=0"/></net>

<net id="2210"><net_src comp="2198" pin="2"/><net_sink comp="2203" pin=2"/></net>

<net id="2211"><net_src comp="2191" pin="3"/><net_sink comp="2203" pin=3"/></net>

<net id="2216"><net_src comp="52" pin="0"/><net_sink comp="2212" pin=1"/></net>

<net id="2221"><net_src comp="2212" pin="2"/><net_sink comp="2217" pin=1"/></net>

<net id="2230"><net_src comp="2222" pin="2"/><net_sink comp="2226" pin=0"/></net>

<net id="2231"><net_src comp="52" pin="0"/><net_sink comp="2226" pin=1"/></net>

<net id="2236"><net_src comp="2159" pin="2"/><net_sink comp="2232" pin=0"/></net>

<net id="2237"><net_src comp="2226" pin="2"/><net_sink comp="2232" pin=1"/></net>

<net id="2242"><net_src comp="2232" pin="2"/><net_sink comp="2238" pin=0"/></net>

<net id="2243"><net_src comp="2163" pin="2"/><net_sink comp="2238" pin=1"/></net>

<net id="2248"><net_src comp="2232" pin="2"/><net_sink comp="2244" pin=0"/></net>

<net id="2253"><net_src comp="2222" pin="2"/><net_sink comp="2249" pin=0"/></net>

<net id="2254"><net_src comp="2159" pin="2"/><net_sink comp="2249" pin=1"/></net>

<net id="2259"><net_src comp="2249" pin="2"/><net_sink comp="2255" pin=0"/></net>

<net id="2260"><net_src comp="52" pin="0"/><net_sink comp="2255" pin=1"/></net>

<net id="2265"><net_src comp="2168" pin="2"/><net_sink comp="2261" pin=0"/></net>

<net id="2266"><net_src comp="2255" pin="2"/><net_sink comp="2261" pin=1"/></net>

<net id="2271"><net_src comp="2261" pin="2"/><net_sink comp="2267" pin=0"/></net>

<net id="2272"><net_src comp="2244" pin="2"/><net_sink comp="2267" pin=1"/></net>

<net id="2278"><net_src comp="2238" pin="2"/><net_sink comp="2273" pin=0"/></net>

<net id="2279"><net_src comp="2145" pin="3"/><net_sink comp="2273" pin=1"/></net>

<net id="2280"><net_src comp="2152" pin="3"/><net_sink comp="2273" pin=2"/></net>

<net id="2285"><net_src comp="2238" pin="2"/><net_sink comp="2281" pin=0"/></net>

<net id="2286"><net_src comp="2217" pin="2"/><net_sink comp="2281" pin=1"/></net>

<net id="2292"><net_src comp="2145" pin="3"/><net_sink comp="2287" pin=1"/></net>

<net id="2293"><net_src comp="2138" pin="3"/><net_sink comp="2287" pin=2"/></net>

<net id="2299"><net_src comp="2267" pin="2"/><net_sink comp="2294" pin=0"/></net>

<net id="2300"><net_src comp="2152" pin="3"/><net_sink comp="2294" pin=1"/></net>

<net id="2301"><net_src comp="2273" pin="3"/><net_sink comp="2294" pin=2"/></net>

<net id="2306"><net_src comp="2267" pin="2"/><net_sink comp="2302" pin=0"/></net>

<net id="2307"><net_src comp="2281" pin="2"/><net_sink comp="2302" pin=1"/></net>

<net id="2313"><net_src comp="2287" pin="3"/><net_sink comp="2308" pin=1"/></net>

<net id="2314"><net_src comp="2203" pin="4"/><net_sink comp="2308" pin=2"/></net>

<net id="2320"><net_src comp="2302" pin="2"/><net_sink comp="2315" pin=0"/></net>

<net id="2321"><net_src comp="2294" pin="3"/><net_sink comp="2315" pin=1"/></net>

<net id="2322"><net_src comp="2308" pin="3"/><net_sink comp="2315" pin=2"/></net>

<net id="2326"><net_src comp="2315" pin="3"/><net_sink comp="2323" pin=0"/></net>

<net id="2332"><net_src comp="2131" pin="3"/><net_sink comp="2327" pin=1"/></net>

<net id="2333"><net_src comp="2323" pin="1"/><net_sink comp="2327" pin=2"/></net>

<net id="2339"><net_src comp="1696" pin="1"/><net_sink comp="2334" pin=0"/></net>

<net id="2340"><net_src comp="274" pin="0"/><net_sink comp="2334" pin=1"/></net>

<net id="2341"><net_src comp="1714" pin="1"/><net_sink comp="2334" pin=2"/></net>

<net id="2342"><net_src comp="2334" pin="3"/><net_sink comp="1718" pin=1"/></net>

<net id="2343"><net_src comp="2334" pin="3"/><net_sink comp="1727" pin=1"/></net>

<net id="2344"><net_src comp="2334" pin="3"/><net_sink comp="1734" pin=0"/></net>

<net id="2348"><net_src comp="578" pin="3"/><net_sink comp="2345" pin=0"/></net>

<net id="2349"><net_src comp="2345" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="2350"><net_src comp="2345" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="2351"><net_src comp="2345" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="2355"><net_src comp="586" pin="4"/><net_sink comp="2352" pin=0"/></net>

<net id="2356"><net_src comp="2352" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="2357"><net_src comp="2352" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="2358"><net_src comp="2352" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="2362"><net_src comp="600" pin="2"/><net_sink comp="2359" pin=0"/></net>

<net id="2363"><net_src comp="2359" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="2364"><net_src comp="2359" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="2365"><net_src comp="2359" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="2369"><net_src comp="606" pin="3"/><net_sink comp="2366" pin=0"/></net>

<net id="2370"><net_src comp="2366" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="2371"><net_src comp="2366" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="2375"><net_src comp="614" pin="1"/><net_sink comp="2372" pin=0"/></net>

<net id="2376"><net_src comp="2372" pin="1"/><net_sink comp="724" pin=2"/></net>

<net id="2377"><net_src comp="2372" pin="1"/><net_sink comp="733" pin=2"/></net>

<net id="2381"><net_src comp="628" pin="1"/><net_sink comp="2378" pin=0"/></net>

<net id="2382"><net_src comp="2378" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="2386"><net_src comp="406" pin="3"/><net_sink comp="2383" pin=0"/></net>

<net id="2387"><net_src comp="2383" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="2391"><net_src comp="648" pin="2"/><net_sink comp="2388" pin=0"/></net>

<net id="2392"><net_src comp="2388" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="2393"><net_src comp="2388" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="2394"><net_src comp="2388" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="2398"><net_src comp="658" pin="2"/><net_sink comp="2395" pin=0"/></net>

<net id="2399"><net_src comp="2395" pin="1"/><net_sink comp="2131" pin=0"/></net>

<net id="2403"><net_src comp="664" pin="2"/><net_sink comp="2400" pin=0"/></net>

<net id="2404"><net_src comp="2400" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="2405"><net_src comp="2400" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="2409"><net_src comp="674" pin="2"/><net_sink comp="2406" pin=0"/></net>

<net id="2410"><net_src comp="2406" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="2414"><net_src comp="680" pin="2"/><net_sink comp="2411" pin=0"/></net>

<net id="2415"><net_src comp="2411" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="2416"><net_src comp="2411" pin="1"/><net_sink comp="2217" pin=0"/></net>

<net id="2417"><net_src comp="2411" pin="1"/><net_sink comp="2222" pin=1"/></net>

<net id="2421"><net_src comp="685" pin="2"/><net_sink comp="2418" pin=0"/></net>

<net id="2422"><net_src comp="2418" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="2423"><net_src comp="2418" pin="1"/><net_sink comp="2327" pin=0"/></net>

<net id="2427"><net_src comp="697" pin="3"/><net_sink comp="2424" pin=0"/></net>

<net id="2428"><net_src comp="2424" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="2432"><net_src comp="413" pin="3"/><net_sink comp="2429" pin=0"/></net>

<net id="2433"><net_src comp="2429" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="2437"><net_src comp="719" pin="2"/><net_sink comp="2434" pin=0"/></net>

<net id="2438"><net_src comp="2434" pin="1"/><net_sink comp="2138" pin=1"/></net>

<net id="2439"><net_src comp="2434" pin="1"/><net_sink comp="2145" pin=1"/></net>

<net id="2440"><net_src comp="2434" pin="1"/><net_sink comp="2152" pin=1"/></net>

<net id="2441"><net_src comp="2434" pin="1"/><net_sink comp="2203" pin=1"/></net>

<net id="2445"><net_src comp="744" pin="3"/><net_sink comp="2442" pin=0"/></net>

<net id="2446"><net_src comp="2442" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="2450"><net_src comp="751" pin="1"/><net_sink comp="2447" pin=0"/></net>

<net id="2451"><net_src comp="2447" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="2455"><net_src comp="785" pin="2"/><net_sink comp="2452" pin=0"/></net>

<net id="2456"><net_src comp="2452" pin="1"/><net_sink comp="2287" pin=0"/></net>

<net id="2460"><net_src comp="791" pin="2"/><net_sink comp="2457" pin=0"/></net>

<net id="2461"><net_src comp="2457" pin="1"/><net_sink comp="2212" pin=0"/></net>

<net id="2462"><net_src comp="2457" pin="1"/><net_sink comp="2222" pin=0"/></net>

<net id="2466"><net_src comp="795" pin="2"/><net_sink comp="2463" pin=0"/></net>

<net id="2467"><net_src comp="2463" pin="1"/><net_sink comp="2308" pin=0"/></net>

<net id="2471"><net_src comp="754" pin="2"/><net_sink comp="2468" pin=0"/></net>

<net id="2472"><net_src comp="2468" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="2473"><net_src comp="2468" pin="1"/><net_sink comp="843" pin=2"/></net>

<net id="2474"><net_src comp="2468" pin="1"/><net_sink comp="852" pin=2"/></net>

<net id="2478"><net_src comp="801" pin="4"/><net_sink comp="2475" pin=0"/></net>

<net id="2479"><net_src comp="2475" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="2480"><net_src comp="2475" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="2484"><net_src comp="811" pin="1"/><net_sink comp="2481" pin=0"/></net>

<net id="2485"><net_src comp="2481" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="2489"><net_src comp="815" pin="3"/><net_sink comp="2486" pin=0"/></net>

<net id="2490"><net_src comp="2486" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="2494"><net_src comp="830" pin="1"/><net_sink comp="2491" pin=0"/></net>

<net id="2495"><net_src comp="2491" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="2499"><net_src comp="833" pin="1"/><net_sink comp="2496" pin=0"/></net>

<net id="2500"><net_src comp="2496" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="2504"><net_src comp="837" pin="2"/><net_sink comp="2501" pin=0"/></net>

<net id="2505"><net_src comp="2501" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="2509"><net_src comp="898" pin="4"/><net_sink comp="2506" pin=0"/></net>

<net id="2510"><net_src comp="2506" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="2511"><net_src comp="2506" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="2515"><net_src comp="908" pin="4"/><net_sink comp="2512" pin=0"/></net>

<net id="2516"><net_src comp="2512" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="2517"><net_src comp="2512" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="2521"><net_src comp="918" pin="4"/><net_sink comp="2518" pin=0"/></net>

<net id="2522"><net_src comp="2518" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="2526"><net_src comp="928" pin="1"/><net_sink comp="2523" pin=0"/></net>

<net id="2527"><net_src comp="2523" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="2531"><net_src comp="931" pin="1"/><net_sink comp="2528" pin=0"/></net>

<net id="2532"><net_src comp="2528" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="2536"><net_src comp="934" pin="2"/><net_sink comp="2533" pin=0"/></net>

<net id="2537"><net_src comp="2533" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="2541"><net_src comp="983" pin="2"/><net_sink comp="2538" pin=0"/></net>

<net id="2542"><net_src comp="2538" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="2543"><net_src comp="2538" pin="1"/><net_sink comp="1023" pin=2"/></net>

<net id="2547"><net_src comp="989" pin="4"/><net_sink comp="2544" pin=0"/></net>

<net id="2548"><net_src comp="2544" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="2549"><net_src comp="2544" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="2553"><net_src comp="999" pin="1"/><net_sink comp="2550" pin=0"/></net>

<net id="2554"><net_src comp="2550" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="2558"><net_src comp="1010" pin="1"/><net_sink comp="2555" pin=0"/></net>

<net id="2559"><net_src comp="2555" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="2563"><net_src comp="1013" pin="1"/><net_sink comp="2560" pin=0"/></net>

<net id="2564"><net_src comp="2560" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="2568"><net_src comp="1017" pin="2"/><net_sink comp="2565" pin=0"/></net>

<net id="2569"><net_src comp="2565" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="2573"><net_src comp="1070" pin="4"/><net_sink comp="2570" pin=0"/></net>

<net id="2574"><net_src comp="2570" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="2575"><net_src comp="2570" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="2579"><net_src comp="1080" pin="4"/><net_sink comp="2576" pin=0"/></net>

<net id="2580"><net_src comp="2576" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="2584"><net_src comp="1090" pin="4"/><net_sink comp="2581" pin=0"/></net>

<net id="2585"><net_src comp="2581" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="2586"><net_src comp="2581" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="2590"><net_src comp="1100" pin="1"/><net_sink comp="2587" pin=0"/></net>

<net id="2591"><net_src comp="2587" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="2595"><net_src comp="1103" pin="1"/><net_sink comp="2592" pin=0"/></net>

<net id="2596"><net_src comp="2592" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="2600"><net_src comp="1106" pin="2"/><net_sink comp="2597" pin=0"/></net>

<net id="2601"><net_src comp="2597" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="2605"><net_src comp="1161" pin="4"/><net_sink comp="2602" pin=0"/></net>

<net id="2606"><net_src comp="2602" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="2607"><net_src comp="2602" pin="1"/><net_sink comp="1203" pin=2"/></net>

<net id="2611"><net_src comp="1171" pin="4"/><net_sink comp="2608" pin=0"/></net>

<net id="2612"><net_src comp="2608" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="2616"><net_src comp="1181" pin="4"/><net_sink comp="2613" pin=0"/></net>

<net id="2617"><net_src comp="2613" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="2618"><net_src comp="2613" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="2622"><net_src comp="1191" pin="1"/><net_sink comp="2619" pin=0"/></net>

<net id="2623"><net_src comp="2619" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="2627"><net_src comp="1194" pin="1"/><net_sink comp="2624" pin=0"/></net>

<net id="2628"><net_src comp="2624" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="2632"><net_src comp="1197" pin="2"/><net_sink comp="2629" pin=0"/></net>

<net id="2633"><net_src comp="2629" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="2637"><net_src comp="1248" pin="4"/><net_sink comp="2634" pin=0"/></net>

<net id="2638"><net_src comp="2634" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="2639"><net_src comp="2634" pin="1"/><net_sink comp="1290" pin=2"/></net>

<net id="2643"><net_src comp="1258" pin="4"/><net_sink comp="2640" pin=0"/></net>

<net id="2644"><net_src comp="2640" pin="1"/><net_sink comp="1297" pin=1"/></net>

<net id="2648"><net_src comp="1268" pin="4"/><net_sink comp="2645" pin=0"/></net>

<net id="2649"><net_src comp="2645" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="2650"><net_src comp="2645" pin="1"/><net_sink comp="1471" pin=0"/></net>

<net id="2654"><net_src comp="1278" pin="1"/><net_sink comp="2651" pin=0"/></net>

<net id="2655"><net_src comp="2651" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="2659"><net_src comp="1281" pin="1"/><net_sink comp="2656" pin=0"/></net>

<net id="2660"><net_src comp="2656" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="2664"><net_src comp="1284" pin="2"/><net_sink comp="2661" pin=0"/></net>

<net id="2665"><net_src comp="2661" pin="1"/><net_sink comp="1318" pin=1"/></net>

<net id="2669"><net_src comp="1335" pin="4"/><net_sink comp="2666" pin=0"/></net>

<net id="2670"><net_src comp="2666" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="2671"><net_src comp="2666" pin="1"/><net_sink comp="1394" pin=2"/></net>

<net id="2675"><net_src comp="1345" pin="4"/><net_sink comp="2672" pin=0"/></net>

<net id="2676"><net_src comp="2672" pin="1"/><net_sink comp="1401" pin=1"/></net>

<net id="2680"><net_src comp="1355" pin="4"/><net_sink comp="2677" pin=0"/></net>

<net id="2681"><net_src comp="2677" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="2682"><net_src comp="2677" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="2686"><net_src comp="1365" pin="1"/><net_sink comp="2683" pin=0"/></net>

<net id="2687"><net_src comp="2683" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="2691"><net_src comp="1368" pin="1"/><net_sink comp="2688" pin=0"/></net>

<net id="2692"><net_src comp="2688" pin="1"/><net_sink comp="1371" pin=1"/></net>

<net id="2696"><net_src comp="1371" pin="2"/><net_sink comp="2693" pin=0"/></net>

<net id="2697"><net_src comp="2693" pin="1"/><net_sink comp="1422" pin=1"/></net>

<net id="2701"><net_src comp="1377" pin="1"/><net_sink comp="2698" pin=0"/></net>

<net id="2702"><net_src comp="2698" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="2706"><net_src comp="419" pin="3"/><net_sink comp="2703" pin=0"/></net>

<net id="2707"><net_src comp="2703" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="2711"><net_src comp="432" pin="3"/><net_sink comp="2708" pin=0"/></net>

<net id="2712"><net_src comp="2708" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="2716"><net_src comp="1439" pin="4"/><net_sink comp="2713" pin=0"/></net>

<net id="2717"><net_src comp="2713" pin="1"/><net_sink comp="1562" pin=1"/></net>

<net id="2721"><net_src comp="1449" pin="4"/><net_sink comp="2718" pin=0"/></net>

<net id="2722"><net_src comp="2718" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="2726"><net_src comp="445" pin="3"/><net_sink comp="2723" pin=0"/></net>

<net id="2727"><net_src comp="2723" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="2731"><net_src comp="458" pin="3"/><net_sink comp="2728" pin=0"/></net>

<net id="2732"><net_src comp="2728" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="2736"><net_src comp="426" pin="3"/><net_sink comp="2733" pin=0"/></net>

<net id="2737"><net_src comp="2733" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="2741"><net_src comp="439" pin="3"/><net_sink comp="2738" pin=0"/></net>

<net id="2742"><net_src comp="2738" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="2746"><net_src comp="471" pin="3"/><net_sink comp="2743" pin=0"/></net>

<net id="2747"><net_src comp="2743" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="2751"><net_src comp="484" pin="3"/><net_sink comp="2748" pin=0"/></net>

<net id="2752"><net_src comp="2748" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="2756"><net_src comp="497" pin="3"/><net_sink comp="2753" pin=0"/></net>

<net id="2757"><net_src comp="2753" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="2761"><net_src comp="510" pin="3"/><net_sink comp="2758" pin=0"/></net>

<net id="2762"><net_src comp="2758" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="2766"><net_src comp="1479" pin="1"/><net_sink comp="2763" pin=0"/></net>

<net id="2767"><net_src comp="2763" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="2768"><net_src comp="2763" pin="1"/><net_sink comp="1482" pin=1"/></net>

<net id="2772"><net_src comp="452" pin="3"/><net_sink comp="2769" pin=0"/></net>

<net id="2773"><net_src comp="2769" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="2777"><net_src comp="465" pin="3"/><net_sink comp="2774" pin=0"/></net>

<net id="2778"><net_src comp="2774" pin="1"/><net_sink comp="1524" pin=0"/></net>

<net id="2782"><net_src comp="478" pin="3"/><net_sink comp="2779" pin=0"/></net>

<net id="2783"><net_src comp="2779" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="2787"><net_src comp="491" pin="3"/><net_sink comp="2784" pin=0"/></net>

<net id="2788"><net_src comp="2784" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="2792"><net_src comp="1502" pin="2"/><net_sink comp="2789" pin=0"/></net>

<net id="2793"><net_src comp="2789" pin="1"/><net_sink comp="1538" pin=0"/></net>

<net id="2797"><net_src comp="1508" pin="2"/><net_sink comp="2794" pin=0"/></net>

<net id="2798"><net_src comp="2794" pin="1"/><net_sink comp="1553" pin=0"/></net>

<net id="2802"><net_src comp="1514" pin="4"/><net_sink comp="2799" pin=0"/></net>

<net id="2803"><net_src comp="2799" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="2807"><net_src comp="1541" pin="2"/><net_sink comp="2804" pin=0"/></net>

<net id="2808"><net_src comp="2804" pin="1"/><net_sink comp="1595" pin=1"/></net>

<net id="2812"><net_src comp="1556" pin="2"/><net_sink comp="2809" pin=0"/></net>

<net id="2813"><net_src comp="2809" pin="1"/><net_sink comp="1592" pin=0"/></net>

<net id="2817"><net_src comp="1582" pin="4"/><net_sink comp="2814" pin=0"/></net>

<net id="2818"><net_src comp="2814" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="2822"><net_src comp="1380" pin="2"/><net_sink comp="2819" pin=0"/></net>

<net id="2823"><net_src comp="2819" pin="1"/><net_sink comp="1609" pin=1"/></net>

<net id="2827"><net_src comp="1603" pin="2"/><net_sink comp="2824" pin=0"/></net>

<net id="2828"><net_src comp="2824" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="2832"><net_src comp="1625" pin="4"/><net_sink comp="2829" pin=0"/></net>

<net id="2833"><net_src comp="2829" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="2837"><net_src comp="1635" pin="1"/><net_sink comp="2834" pin=0"/></net>

<net id="2838"><net_src comp="2834" pin="1"/><net_sink comp="1638" pin=0"/></net>

<net id="2839"><net_src comp="2834" pin="1"/><net_sink comp="1644" pin=0"/></net>

<net id="2843"><net_src comp="1638" pin="2"/><net_sink comp="2840" pin=0"/></net>

<net id="2844"><net_src comp="2840" pin="1"/><net_sink comp="1702" pin=1"/></net>

<net id="2848"><net_src comp="1650" pin="4"/><net_sink comp="2845" pin=0"/></net>

<net id="2849"><net_src comp="2845" pin="1"/><net_sink comp="1699" pin=0"/></net>

<net id="2853"><net_src comp="1660" pin="4"/><net_sink comp="2850" pin=0"/></net>

<net id="2854"><net_src comp="2850" pin="1"/><net_sink comp="1696" pin=0"/></net>

<net id="2858"><net_src comp="1670" pin="3"/><net_sink comp="2855" pin=0"/></net>

<net id="2859"><net_src comp="2855" pin="1"/><net_sink comp="1707" pin=1"/></net>

<net id="2863"><net_src comp="1678" pin="4"/><net_sink comp="2860" pin=0"/></net>

<net id="2864"><net_src comp="2860" pin="1"/><net_sink comp="1784" pin=0"/></net>

<net id="2868"><net_src comp="1688" pin="3"/><net_sink comp="2865" pin=0"/></net>

<net id="2869"><net_src comp="2865" pin="1"/><net_sink comp="2163" pin=0"/></net>

<net id="2870"><net_src comp="2865" pin="1"/><net_sink comp="2244" pin=1"/></net>

<net id="2874"><net_src comp="1696" pin="1"/><net_sink comp="2871" pin=0"/></net>

<net id="2875"><net_src comp="2871" pin="1"/><net_sink comp="2334" pin=0"/></net>

<net id="2879"><net_src comp="1702" pin="2"/><net_sink comp="2876" pin=0"/></net>

<net id="2880"><net_src comp="2876" pin="1"/><net_sink comp="2159" pin=0"/></net>

<net id="2884"><net_src comp="1714" pin="1"/><net_sink comp="2881" pin=0"/></net>

<net id="2885"><net_src comp="2881" pin="1"/><net_sink comp="2334" pin=1"/></net>

<net id="2889"><net_src comp="1757" pin="3"/><net_sink comp="2886" pin=0"/></net>

<net id="2890"><net_src comp="2886" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="2891"><net_src comp="2886" pin="1"/><net_sink comp="2099" pin=0"/></net>

<net id="2892"><net_src comp="2886" pin="1"/><net_sink comp="2104" pin=1"/></net>

<net id="2896"><net_src comp="1765" pin="1"/><net_sink comp="2893" pin=0"/></net>

<net id="2897"><net_src comp="2893" pin="1"/><net_sink comp="1768" pin=0"/></net>

<net id="2901"><net_src comp="1774" pin="4"/><net_sink comp="2898" pin=0"/></net>

<net id="2902"><net_src comp="2898" pin="1"/><net_sink comp="1784" pin=1"/></net>

<net id="2906"><net_src comp="1788" pin="4"/><net_sink comp="2903" pin=0"/></net>

<net id="2907"><net_src comp="2903" pin="1"/><net_sink comp="1952" pin=0"/></net>

<net id="2911"><net_src comp="1798" pin="4"/><net_sink comp="2908" pin=0"/></net>

<net id="2912"><net_src comp="2908" pin="1"/><net_sink comp="1896" pin=0"/></net>

<net id="2913"><net_src comp="2908" pin="1"/><net_sink comp="1931" pin=1"/></net>

<net id="2914"><net_src comp="2908" pin="1"/><net_sink comp="1966" pin=1"/></net>

<net id="2918"><net_src comp="1808" pin="4"/><net_sink comp="2915" pin=0"/></net>

<net id="2919"><net_src comp="2915" pin="1"/><net_sink comp="1865" pin=1"/></net>

<net id="2923"><net_src comp="1818" pin="1"/><net_sink comp="2920" pin=0"/></net>

<net id="2924"><net_src comp="2920" pin="1"/><net_sink comp="1852" pin=0"/></net>

<net id="2928"><net_src comp="523" pin="3"/><net_sink comp="2925" pin=0"/></net>

<net id="2929"><net_src comp="2925" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="2933"><net_src comp="540" pin="3"/><net_sink comp="2930" pin=0"/></net>

<net id="2934"><net_src comp="2930" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="2938"><net_src comp="1859" pin="2"/><net_sink comp="2935" pin=0"/></net>

<net id="2939"><net_src comp="2935" pin="1"/><net_sink comp="1877" pin=0"/></net>

<net id="2940"><net_src comp="2935" pin="1"/><net_sink comp="1906" pin=0"/></net>

<net id="2944"><net_src comp="530" pin="3"/><net_sink comp="2941" pin=0"/></net>

<net id="2945"><net_src comp="2941" pin="1"/><net_sink comp="1865" pin=3"/></net>

<net id="2949"><net_src comp="1865" pin="4"/><net_sink comp="2946" pin=0"/></net>

<net id="2950"><net_src comp="2946" pin="1"/><net_sink comp="1900" pin=0"/></net>

<net id="2954"><net_src comp="1873" pin="1"/><net_sink comp="2951" pin=0"/></net>

<net id="2955"><net_src comp="2951" pin="1"/><net_sink comp="1880" pin=0"/></net>

<net id="2959"><net_src comp="1877" pin="1"/><net_sink comp="2956" pin=0"/></net>

<net id="2960"><net_src comp="2956" pin="1"/><net_sink comp="1880" pin=1"/></net>

<net id="2964"><net_src comp="1886" pin="4"/><net_sink comp="2961" pin=0"/></net>

<net id="2965"><net_src comp="2961" pin="1"/><net_sink comp="1903" pin=0"/></net>

<net id="2969"><net_src comp="548" pin="3"/><net_sink comp="2966" pin=0"/></net>

<net id="2970"><net_src comp="2966" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="2974"><net_src comp="1915" pin="2"/><net_sink comp="2971" pin=0"/></net>

<net id="2975"><net_src comp="2971" pin="1"/><net_sink comp="1943" pin=0"/></net>

<net id="2976"><net_src comp="2971" pin="1"/><net_sink comp="1983" pin=0"/></net>

<net id="2980"><net_src comp="1921" pin="4"/><net_sink comp="2977" pin=0"/></net>

<net id="2981"><net_src comp="2977" pin="1"/><net_sink comp="1931" pin=3"/></net>

<net id="2982"><net_src comp="2977" pin="1"/><net_sink comp="1966" pin=3"/></net>

<net id="2986"><net_src comp="1939" pin="1"/><net_sink comp="2983" pin=0"/></net>

<net id="2987"><net_src comp="2983" pin="1"/><net_sink comp="1946" pin=0"/></net>

<net id="2991"><net_src comp="1943" pin="1"/><net_sink comp="2988" pin=0"/></net>

<net id="2992"><net_src comp="2988" pin="1"/><net_sink comp="1946" pin=1"/></net>

<net id="2996"><net_src comp="561" pin="3"/><net_sink comp="2993" pin=0"/></net>

<net id="2997"><net_src comp="2993" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="3001"><net_src comp="1956" pin="4"/><net_sink comp="2998" pin=0"/></net>

<net id="3002"><net_src comp="2998" pin="1"/><net_sink comp="1980" pin=0"/></net>

<net id="3006"><net_src comp="568" pin="3"/><net_sink comp="3003" pin=0"/></net>

<net id="3007"><net_src comp="3003" pin="1"/><net_sink comp="2030" pin=0"/></net>

<net id="3011"><net_src comp="1998" pin="4"/><net_sink comp="3008" pin=0"/></net>

<net id="3012"><net_src comp="3008" pin="1"/><net_sink comp="2021" pin=0"/></net>

<net id="3016"><net_src comp="2008" pin="4"/><net_sink comp="3013" pin=0"/></net>

<net id="3017"><net_src comp="3013" pin="1"/><net_sink comp="2018" pin=0"/></net>

<net id="3021"><net_src comp="2018" pin="1"/><net_sink comp="3018" pin=0"/></net>

<net id="3022"><net_src comp="3018" pin="1"/><net_sink comp="2024" pin=0"/></net>

<net id="3026"><net_src comp="2021" pin="1"/><net_sink comp="3023" pin=0"/></net>

<net id="3027"><net_src comp="3023" pin="1"/><net_sink comp="2024" pin=1"/></net>

<net id="3031"><net_src comp="2030" pin="2"/><net_sink comp="3028" pin=0"/></net>

<net id="3032"><net_src comp="3028" pin="1"/><net_sink comp="2043" pin=1"/></net>

<net id="3036"><net_src comp="2024" pin="2"/><net_sink comp="3033" pin=0"/></net>

<net id="3037"><net_src comp="3033" pin="1"/><net_sink comp="2050" pin=0"/></net>

<net id="3038"><net_src comp="3033" pin="1"/><net_sink comp="2060" pin=0"/></net>

<net id="3039"><net_src comp="3033" pin="1"/><net_sink comp="2070" pin=0"/></net>

<net id="3043"><net_src comp="2035" pin="1"/><net_sink comp="3040" pin=0"/></net>

<net id="3044"><net_src comp="3040" pin="1"/><net_sink comp="2053" pin=1"/></net>

<net id="3048"><net_src comp="2039" pin="1"/><net_sink comp="3045" pin=0"/></net>

<net id="3049"><net_src comp="3045" pin="1"/><net_sink comp="2063" pin=1"/></net>

<net id="3053"><net_src comp="2079" pin="2"/><net_sink comp="3050" pin=0"/></net>

<net id="3054"><net_src comp="3050" pin="1"/><net_sink comp="2182" pin=1"/></net>

<net id="3058"><net_src comp="2085" pin="2"/><net_sink comp="3055" pin=0"/></net>

<net id="3059"><net_src comp="3055" pin="1"/><net_sink comp="2173" pin=1"/></net>

<net id="3063"><net_src comp="2091" pin="3"/><net_sink comp="3060" pin=0"/></net>

<net id="3064"><net_src comp="3060" pin="1"/><net_sink comp="2191" pin=0"/></net>

<net id="3068"><net_src comp="2104" pin="3"/><net_sink comp="3065" pin=0"/></net>

<net id="3069"><net_src comp="3065" pin="1"/><net_sink comp="2168" pin=0"/></net>

<net id="3073"><net_src comp="2121" pin="2"/><net_sink comp="3070" pin=0"/></net>

<net id="3074"><net_src comp="3070" pin="1"/><net_sink comp="2159" pin=1"/></net>

<net id="3078"><net_src comp="2127" pin="1"/><net_sink comp="3075" pin=0"/></net>

<net id="3079"><net_src comp="3075" pin="1"/><net_sink comp="2198" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: base_r | {}
	Port: pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log0_lut_table_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V | {}
 - Input state : 
	Port: pow_generic<double> : base_r | {1 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {1 2 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log0_lut_table_array_V | {50 51 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V | {50 51 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V | {50 51 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V | {50 51 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V | {50 51 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V | {50 51 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V | {79 80 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V | {69 70 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V | {73 74 }
  - Chain level:
	State 1
		p_Result_14 : 1
		bs_exp_V : 1
		bs_sig_V : 1
		icmp_ln1019 : 2
		p_Result_4 : 1
		p_Result_17 : 1
		index0_V : 1
		zext_ln541 : 2
		pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr : 3
		b_frac_tilde_inverse_V : 4
	State 2
		b_exp : 1
		icmp_ln369 : 2
		x_is_1 : 3
		x_is_p1 : 3
		or_ln407 : 3
		b_exp_1 : 1
		b_exp_2 : 2
	State 3
		zext_ln1488 : 1
		b_frac_V_1 : 2
		mul_ln838 : 3
	State 4
	State 5
	State 6
	State 7
		a_V : 1
		trunc_ln813 : 1
		tmp_7 : 1
	State 8
		zext_ln1273 : 1
		r_V_22 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
		zext_ln1488_1 : 1
		select_ln1488 : 2
		zext_ln1347 : 1
		ret_V_23 : 3
		ret_V_2 : 4
		z2_V : 5
		a_V_1 : 5
		tmp_6 : 5
	State 14
		r_V_23 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
		eZ : 1
		zext_ln1347_1 : 1
		zext_ln813 : 2
		ret_V_24 : 3
		zext_ln1348_1 : 1
		ret_V_4 : 4
		a_V_2 : 5
		trunc_ln813_3 : 5
	State 20
		zext_ln1273_2 : 1
		r_V_24 : 2
	State 21
	State 22
	State 23
	State 24
	State 25
		zext_ln1347_2 : 1
		zext_ln813_1 : 1
		ret_V_25 : 2
		zext_ln1348_2 : 1
		ret_V_6 : 3
		z4_V : 4
		tmp_s : 4
		tmp_2 : 4
	State 26
		r_V_25 : 1
	State 27
	State 28
	State 29
	State 30
	State 31
		eZ_2 : 1
		zext_ln1347_3 : 1
		zext_ln813_2 : 2
		ret_V_26 : 3
		zext_ln1348_3 : 1
		ret_V_8 : 4
		tmp_3 : 5
		tmp_4 : 5
		tmp_8 : 5
	State 32
		r_V_26 : 1
	State 33
	State 34
	State 35
	State 36
	State 37
		zext_ln1347_4 : 1
		zext_ln813_3 : 1
		ret_V_27 : 2
		zext_ln1348_4 : 1
		ret_V_10 : 3
		tmp_9 : 4
		tmp_10 : 4
		tmp_11 : 4
	State 38
		r_V_27 : 1
	State 39
	State 40
	State 41
	State 42
	State 43
		zext_ln1347_5 : 1
		zext_ln813_4 : 1
		ret_V_28 : 2
		zext_ln1348_5 : 1
		ret_V_12 : 3
		tmp_12 : 4
		tmp_13 : 4
		tmp_14 : 4
	State 44
		r_V_28 : 1
	State 45
	State 46
	State 47
	State 48
	State 49
		Elog2_V : 1
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr : 1
		logn_V_1 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr : 1
		logn_V_2 : 2
		zext_ln1347_6 : 1
		zext_ln813_5 : 1
		ret_V_29 : 2
		zext_ln1348_6 : 1
		ret_V_14 : 3
		tmp_15 : 4
		tmp_16 : 4
	State 50
		log_sum_V : 1
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr : 1
		logn_V : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr : 1
		logn_V_3 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr : 1
		logn_V_4 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr : 1
		logn_V_5 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr : 1
		logn_V_6 : 2
		r_V_29 : 1
	State 51
		zext_ln223_4 : 1
		zext_ln223_5 : 1
		add_ln813_1 : 1
		add_ln813_4 : 2
		rhs_s : 1
	State 52
		add_ln813 : 1
		add_ln813_2 : 2
		add_ln813_3 : 1
		add_ln813_5 : 2
		zext_ln1348_7 : 1
		ret_V : 2
		trunc_ln1 : 3
	State 53
		log_sum_V_1 : 1
		add_ln1347 : 2
	State 54
		ret_V_15 : 1
		trunc_ln818_1 : 2
	State 55
		m_frac_l_V : 1
		r_V_30 : 1
	State 56
	State 57
	State 58
	State 59
		trunc_ln2 : 1
		m_fix_hi_V : 1
		p_Result_19 : 1
		trunc_ln3 : 1
		tmp_21 : 1
	State 60
		r_V_31 : 1
		icmp_ln1654 : 1
	State 61
	State 62
		sext_ln1347_2 : 1
		ret_V_30 : 2
	State 63
		trunc_ln : 1
		p_Result_8 : 1
		trunc_ln1003 : 1
		icmp_ln1003 : 2
		ret_V_17 : 2
		select_ln1002 : 3
		ret_V_31 : 4
	State 64
		r_V_15 : 1
	State 65
	State 66
	State 67
	State 68
		trunc_ln813_2 : 1
	State 69
		m_diff_hi_V : 1
		Z2_V : 1
		Z3_V : 1
		Z4 : 1
		Z4_ind : 1
		zext_ln541_3 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr : 3
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load : 4
		zext_ln541_4 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 : 3
		f_Z3 : 4
	State 70
		r : 1
		zext_ln813_10 : 2
		ret_V_32 : 3
	State 71
		zext_ln1270 : 1
		r_V_17 : 2
	State 72
	State 73
		trunc_ln813_s : 1
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr : 1
		f_Z2_V : 2
	State 74
		add_ln813_7 : 1
		zext_ln813_12 : 2
		exp_Z2P_m_1_V : 3
		tmp_17 : 1
	State 75
		zext_ln1270_1 : 1
		r_V_19 : 2
	State 76
	State 77
	State 78
	State 79
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr : 1
		exp_Z1_V : 2
		trunc_ln813_1 : 1
	State 80
		zext_ln1347_8 : 1
		add_ln813_9 : 1
		zext_ln813_14 : 2
		exp_Z1P_m_1_l_V : 3
		exp_Z1P_m_1_V : 4
		exp_Z1_hi_V : 1
	State 81
		r_V : 1
	State 82
	State 83
	State 84
	State 85
		trunc_ln1347 : 1
		trunc_ln1347_2 : 1
	State 86
		ret_V_22 : 1
		add_ln1347_6 : 1
		add_ln1347_7 : 1
		tmp_19 : 2
		r_exp_V_2 : 3
		tmp_20 : 4
		icmp_ln1035 : 5
		trunc_ln186 : 4
	State 87
		tmp_23 : 1
		p_Result_20 : 2
		select_ln1039_1 : 1
		select_ln1039_3 : 3
		bitcast_ln1039 : 1
		select_ln407_1 : 2
		ret_ln690 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_754       |    2    |   424   |   160   |
|          |        grp_fu_837       |    0    |   441   |   256   |
|          |        grp_fu_934       |    3    |   441   |   256   |
|          |       grp_fu_1017       |    3    |   441   |   256   |
|          |       grp_fu_1106       |    4    |   441   |   256   |
|          |       grp_fu_1197       |    3    |   441   |   256   |
|          |       grp_fu_1284       |    3    |   441   |   256   |
|    mul   |       grp_fu_1371       |    3    |   441   |   256   |
|          |       grp_fu_1380       |    4    |   441   |   256   |
|          |       grp_fu_1482       |    4    |   197   |    81   |
|          |       grp_fu_1638       |    9    |   441   |   256   |
|          |       grp_fu_1644       |    9    |   441   |   256   |
|          |       grp_fu_1768       |    3    |   441   |   256   |
|          |       grp_fu_1880       |    4    |   230   |   147   |
|          |       grp_fu_1946       |    4    |   334   |    84   |
|          |       grp_fu_2024       |    4    |   340   |    86   |
|----------|-------------------------|---------|---------|---------|
|          |       b_exp_fu_636      |    0    |    0    |    12   |
|          |      b_exp_1_fu_691     |    0    |    0    |    12   |
|          |     ret_V_23_fu_883     |    0    |    0    |    76   |
|          |     ret_V_24_fu_966     |    0    |    0    |    81   |
|          |     ret_V_25_fu_1047    |    0    |    0    |   101   |
|          |     ret_V_26_fu_1138    |    0    |    0    |   120   |
|          |     ret_V_27_fu_1225    |    0    |    0    |   125   |
|          |     ret_V_28_fu_1312    |    0    |    0    |   130   |
|          |     ret_V_29_fu_1416    |    0    |    0    |   135   |
|          |   add_ln813_1_fu_1502   |    0    |    0    |   109   |
|          |   add_ln813_4_fu_1508   |    0    |    0    |    89   |
|          |    add_ln813_fu_1533    |    0    |    0    |   109   |
|          |   add_ln813_2_fu_1541   |    0    |    0    |   109   |
|          |   add_ln813_3_fu_1547   |    0    |    0    |    92   |
|    add   |   add_ln813_5_fu_1556   |    0    |    0    |    93   |
|          |   log_sum_V_1_fu_1595   |    0    |    0    |   109   |
|          |    add_ln1347_fu_1603   |    0    |    0    |   109   |
|          |     ret_V_15_fu_1619    |    0    |    0    |   127   |
|          |     ret_V_17_fu_1743    |    0    |    0    |    14   |
|          |     ret_V_32_fu_1859    |    0    |    0    |    42   |
|          |   add_ln813_7_fu_1906   |    0    |    0    |    43   |
|          |  exp_Z2P_m_1_V_fu_1915  |    0    |    0    |    50   |
|          |   add_ln813_9_fu_1983   |    0    |    0    |    51   |
|          | exp_Z1P_m_1_l_V_fu_1992 |    0    |    0    |    58   |
|          |     ret_V_34_fu_2030    |    0    |    0    |    65   |
|          |     ret_V_22_fu_2073    |    0    |    0    |   114   |
|          |   add_ln1347_6_fu_2079  |    0    |    0    |   112   |
|          |   add_ln1347_7_fu_2085  |    0    |    0    |   113   |
|          |     r_exp_V_fu_2099     |    0    |    0    |    14   |
|          |    out_exp_V_fu_2198    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |      ret_V_2_fu_892     |    0    |    0    |    76   |
|          |      ret_V_4_fu_983     |    0    |    0    |    82   |
|          |     ret_V_6_fu_1064     |    0    |    0    |   102   |
|          |     ret_V_8_fu_1155     |    0    |    0    |   121   |
|    sub   |     ret_V_10_fu_1242    |    0    |    0    |   126   |
|          |     ret_V_12_fu_1329    |    0    |    0    |   131   |
|          |     ret_V_14_fu_1433    |    0    |    0    |   136   |
|          |      ret_V_fu_1576      |    0    |    0    |   124   |
|          |     m_diff_V_fu_1784    |    0    |    0    |    66   |
|----------|-------------------------|---------|---------|---------|
|          |      b_exp_2_fu_697     |    0    |    0    |    12   |
|          |    b_frac_V_1_fu_744    |    0    |    0    |    54   |
|          |   select_ln1488_fu_865  |    0    |    0    |    76   |
|          |  select_ln1002_fu_1749  |    0    |    0    |    13   |
|          |     ret_V_31_fu_1757    |    0    |    0    |    13   |
|          |    r_exp_V_2_fu_2104    |    0    |    0    |    13   |
|  select  |   select_ln407_fu_2131  |    0    |    0    |    64   |
|          |      tmp_23_fu_2191     |    0    |    0    |    52   |
|          |  select_ln1039_fu_2273  |    0    |    0    |    64   |
|          | select_ln1039_1_fu_2287 |    0    |    0    |    64   |
|          | select_ln1039_2_fu_2294 |    0    |    0    |    64   |
|          | select_ln1039_3_fu_2308 |    0    |    0    |    64   |
|          | select_ln1039_4_fu_2315 |    0    |    0    |    64   |
|          |  select_ln407_1_fu_2327 |    0    |    0    |    64   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln1019_fu_600   |    0    |    0    |    24   |
|          |    icmp_ln369_fu_642    |    0    |    0    |    12   |
|          |   icmp_ln1019_1_fu_664  |    0    |    0    |    11   |
|   icmp   |      x_is_0_fu_680      |    0    |    0    |    11   |
|          |   icmp_ln1654_fu_1702   |    0    |    0    |    50   |
|          |   icmp_ln1003_fu_1737   |    0    |    0    |    13   |
|          |   icmp_ln1035_fu_2121   |    0    |    0    |    8    |
|          |   icmp_ln1039_fu_2168   |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |      x_is_1_fu_648      |    0    |    0    |    2    |
|          |      x_is_p1_fu_658     |    0    |    0    |    2    |
|          |     x_is_NaN_fu_674     |    0    |    0    |    2    |
|          |     x_is_inf_fu_704     |    0    |    0    |    2    |
|          |     x_is_neg_fu_719     |    0    |    0    |    2    |
|          |     and_ln371_fu_765    |    0    |    0    |    2    |
|    and   |    and_ln371_1_fu_770   |    0    |    0    |    2    |
|          |     and_ln18_fu_785     |    0    |    0    |    2    |
|          |    and_ln1019_fu_2217   |    0    |    0    |    2    |
|          |    and_ln657_fu_2232    |    0    |    0    |    2    |
|          |    and_ln182_fu_2238    |    0    |    0    |    2    |
|          |   and_ln182_1_fu_2244   |    0    |    0    |    2    |
|          |    and_ln1039_fu_2261   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     or_ln407_fu_685     |    0    |    0    |    2    |
|          |     or_ln386_fu_708     |    0    |    0    |    2    |
|          |     or_ln371_fu_775     |    0    |    0    |    2    |
|          |      or_ln18_fu_791     |    0    |    0    |    2    |
|          |    or_ln1039_2_fu_795   |    0    |    0    |    2    |
|    or    |     or_ln657_fu_2159    |    0    |    0    |    2    |
|          |    or_ln1019_fu_2222    |    0    |    0    |    2    |
|          |    or_ln657_1_fu_2249   |    0    |    0    |    2    |
|          |    or_ln1039_fu_2267    |    0    |    0    |    2    |
|          |   or_ln1039_1_fu_2281   |    0    |    0    |    2    |
|          |   or_ln1039_3_fu_2302   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln970_fu_653    |    0    |    0    |    2    |
|          |    xor_ln1023_fu_669    |    0    |    0    |    2    |
|          |     xor_ln386_fu_713    |    0    |    0    |    2    |
|          |     xor_ln407_fu_760    |    0    |    0    |    2    |
|    xor   |     xor_ln371_fu_779    |    0    |    0    |    2    |
|          |    xor_ln182_fu_2163    |    0    |    0    |    2    |
|          |     xor_ln18_fu_2212    |    0    |    0    |    2    |
|          |    xor_ln1019_fu_2226   |    0    |    0    |    2    |
|          |    xor_ln657_fu_2255    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |       grp_fu_2334       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |  base_read_read_fu_400  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_14_fu_578   |    0    |    0    |    0    |
|          |    p_Result_4_fu_606    |    0    |    0    |    0    |
|          |       tmp_7_fu_815      |    0    |    0    |    0    |
| bitselect|   p_Result_19_fu_1670   |    0    |    0    |    0    |
|          |      tmp_21_fu_1688     |    0    |    0    |    0    |
|          |    p_Result_8_fu_1727   |    0    |    0    |    0    |
|          |      tmp_19_fu_2091     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     bs_exp_V_fu_586     |    0    |    0    |    0    |
|          |     index0_V_fu_618     |    0    |    0    |    0    |
|          |        a_V_fu_801       |    0    |    0    |    0    |
|          |       z2_V_fu_898       |    0    |    0    |    0    |
|          |       a_V_1_fu_908      |    0    |    0    |    0    |
|          |       tmp_6_fu_918      |    0    |    0    |    0    |
|          |       a_V_2_fu_989      |    0    |    0    |    0    |
|          |       z4_V_fu_1070      |    0    |    0    |    0    |
|          |      tmp_s_fu_1080      |    0    |    0    |    0    |
|          |      tmp_2_fu_1090      |    0    |    0    |    0    |
|          |      tmp_3_fu_1161      |    0    |    0    |    0    |
|          |      tmp_4_fu_1171      |    0    |    0    |    0    |
|          |      tmp_8_fu_1181      |    0    |    0    |    0    |
|          |      tmp_9_fu_1248      |    0    |    0    |    0    |
|          |      tmp_10_fu_1258     |    0    |    0    |    0    |
|          |      tmp_11_fu_1268     |    0    |    0    |    0    |
|          |      tmp_12_fu_1335     |    0    |    0    |    0    |
|          |      tmp_13_fu_1345     |    0    |    0    |    0    |
|          |      tmp_14_fu_1355     |    0    |    0    |    0    |
|          |      tmp_15_fu_1439     |    0    |    0    |    0    |
|partselect|      tmp_16_fu_1449     |    0    |    0    |    0    |
|          |      rhs_s_fu_1514      |    0    |    0    |    0    |
|          |    trunc_ln1_fu_1582    |    0    |    0    |    0    |
|          |  trunc_ln818_1_fu_1625  |    0    |    0    |    0    |
|          |    trunc_ln2_fu_1650    |    0    |    0    |    0    |
|          |    m_fix_hi_V_fu_1660   |    0    |    0    |    0    |
|          |    trunc_ln3_fu_1678    |    0    |    0    |    0    |
|          |     trunc_ln_fu_1718    |    0    |    0    |    0    |
|          |  trunc_ln813_2_fu_1774  |    0    |    0    |    0    |
|          |   m_diff_hi_V_fu_1788   |    0    |    0    |    0    |
|          |       Z2_V_fu_1798      |    0    |    0    |    0    |
|          |       Z3_V_fu_1808      |    0    |    0    |    0    |
|          |      Z4_ind_fu_1822     |    0    |    0    |    0    |
|          |        r_fu_1842        |    0    |    0    |    0    |
|          |  trunc_ln813_s_fu_1886  |    0    |    0    |    0    |
|          |      tmp_17_fu_1921     |    0    |    0    |    0    |
|          |  trunc_ln813_1_fu_1956  |    0    |    0    |    0    |
|          |  exp_Z1P_m_1_V_fu_1998  |    0    |    0    |    0    |
|          |   exp_Z1_hi_V_fu_2008   |    0    |    0    |    0    |
|          |      tmp_20_fu_2111     |    0    |    0    |    0    |
|          |       tmp_fu_2173       |    0    |    0    |    0    |
|          |      tmp_1_fu_2182      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     bs_sig_V_fu_596     |    0    |    0    |    0    |
|          |    p_Result_17_fu_614   |    0    |    0    |    0    |
|          |    trunc_ln813_fu_811   |    0    |    0    |    0    |
|          |   trunc_ln813_3_fu_999  |    0    |    0    |    0    |
|   trunc  |   trunc_ln1003_fu_1734  |    0    |    0    |    0    |
|          |        Z4_fu_1818       |    0    |    0    |    0    |
|          |   trunc_ln1347_fu_2035  |    0    |    0    |    0    |
|          |  trunc_ln1347_2_fu_2039 |    0    |    0    |    0    |
|          |   trunc_ln186_fu_2127   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln541_fu_628    |    0    |    0    |    0    |
|          |    zext_ln515_fu_633    |    0    |    0    |    0    |
|          |    zext_ln1488_fu_740   |    0    |    0    |    0    |
|          |    zext_ln838_fu_751    |    0    |    0    |    0    |
|          |    zext_ln1271_fu_830   |    0    |    0    |    0    |
|          |    zext_ln1273_fu_833   |    0    |    0    |    0    |
|          |   zext_ln1488_1_fu_861  |    0    |    0    |    0    |
|          |    zext_ln1347_fu_879   |    0    |    0    |    0    |
|          |    zext_ln1348_fu_889   |    0    |    0    |    0    |
|          |   zext_ln1271_1_fu_928  |    0    |    0    |    0    |
|          |   zext_ln1273_1_fu_931  |    0    |    0    |    0    |
|          |    zext_ln818_fu_940    |    0    |    0    |    0    |
|          |   zext_ln1347_1_fu_958  |    0    |    0    |    0    |
|          |    zext_ln813_fu_962    |    0    |    0    |    0    |
|          |   zext_ln1348_1_fu_979  |    0    |    0    |    0    |
|          |  zext_ln1271_2_fu_1010  |    0    |    0    |    0    |
|          |  zext_ln1273_2_fu_1013  |    0    |    0    |    0    |
|          |  zext_ln1347_2_fu_1039  |    0    |    0    |    0    |
|          |   zext_ln813_1_fu_1043  |    0    |    0    |    0    |
|          |  zext_ln1348_2_fu_1060  |    0    |    0    |    0    |
|          |  zext_ln1271_4_fu_1100  |    0    |    0    |    0    |
|          |  zext_ln1273_6_fu_1103  |    0    |    0    |    0    |
|          |   zext_ln818_1_fu_1112  |    0    |    0    |    0    |
|          |  zext_ln1347_3_fu_1130  |    0    |    0    |    0    |
|          |   zext_ln813_2_fu_1134  |    0    |    0    |    0    |
|          |  zext_ln1348_3_fu_1151  |    0    |    0    |    0    |
|          |  zext_ln1271_5_fu_1191  |    0    |    0    |    0    |
|          |  zext_ln1273_7_fu_1194  |    0    |    0    |    0    |
|          |  zext_ln1347_4_fu_1217  |    0    |    0    |    0    |
|          |   zext_ln813_3_fu_1221  |    0    |    0    |    0    |
|          |  zext_ln1348_4_fu_1238  |    0    |    0    |    0    |
|          |  zext_ln1271_6_fu_1278  |    0    |    0    |    0    |
|          |  zext_ln1273_8_fu_1281  |    0    |    0    |    0    |
|          |  zext_ln1347_5_fu_1304  |    0    |    0    |    0    |
|          |   zext_ln813_4_fu_1308  |    0    |    0    |    0    |
|          |  zext_ln1348_5_fu_1325  |    0    |    0    |    0    |
|          |  zext_ln1271_7_fu_1365  |    0    |    0    |    0    |
|          |  zext_ln1273_9_fu_1368  |    0    |    0    |    0    |
|          |   zext_ln541_6_fu_1386  |    0    |    0    |    0    |
|          |   zext_ln541_7_fu_1390  |    0    |    0    |    0    |
|   zext   |  zext_ln1347_6_fu_1408  |    0    |    0    |    0    |
|          |   zext_ln813_5_fu_1412  |    0    |    0    |    0    |
|          |  zext_ln1348_6_fu_1429  |    0    |    0    |    0    |
|          |   zext_ln541_1_fu_1459  |    0    |    0    |    0    |
|          |   zext_ln541_8_fu_1463  |    0    |    0    |    0    |
|          |   zext_ln541_9_fu_1467  |    0    |    0    |    0    |
|          |  zext_ln541_10_fu_1471  |    0    |    0    |    0    |
|          |  zext_ln541_11_fu_1475  |    0    |    0    |    0    |
|          |  zext_ln1270_2_fu_1479  |    0    |    0    |    0    |
|          |    zext_ln223_fu_1488   |    0    |    0    |    0    |
|          |   zext_ln223_1_fu_1491  |    0    |    0    |    0    |
|          |   zext_ln223_4_fu_1494  |    0    |    0    |    0    |
|          |   zext_ln223_5_fu_1498  |    0    |    0    |    0    |
|          |  logn_V_i_cast_fu_1524  |    0    |    0    |    0    |
|          |   zext_ln223_2_fu_1527  |    0    |    0    |    0    |
|          |   zext_ln223_3_fu_1530  |    0    |    0    |    0    |
|          |   zext_ln813_6_fu_1538  |    0    |    0    |    0    |
|          |   zext_ln813_7_fu_1553  |    0    |    0    |    0    |
|          |  zext_ln1348_7_fu_1569  |    0    |    0    |    0    |
|          |  zext_ln1348_8_fu_1573  |    0    |    0    |    0    |
|          |   zext_ln813_8_fu_1592  |    0    |    0    |    0    |
|          |   zext_ln541_3_fu_1832  |    0    |    0    |    0    |
|          |   zext_ln541_4_fu_1837  |    0    |    0    |    0    |
|          |   zext_ln813_9_fu_1852  |    0    |    0    |    0    |
|          |  zext_ln813_10_fu_1855  |    0    |    0    |    0    |
|          |   zext_ln1270_fu_1873   |    0    |    0    |    0    |
|          |  zext_ln1273_3_fu_1877  |    0    |    0    |    0    |
|          |   zext_ln541_5_fu_1896  |    0    |    0    |    0    |
|          |  zext_ln1347_7_fu_1900  |    0    |    0    |    0    |
|          |  zext_ln813_11_fu_1903  |    0    |    0    |    0    |
|          |  zext_ln813_12_fu_1911  |    0    |    0    |    0    |
|          |  zext_ln1270_1_fu_1939  |    0    |    0    |    0    |
|          |  zext_ln1273_4_fu_1943  |    0    |    0    |    0    |
|          |   zext_ln541_2_fu_1952  |    0    |    0    |    0    |
|          |  zext_ln1347_8_fu_1976  |    0    |    0    |    0    |
|          |  zext_ln813_13_fu_1980  |    0    |    0    |    0    |
|          |  zext_ln813_14_fu_1988  |    0    |    0    |    0    |
|          |  zext_ln1271_3_fu_2018  |    0    |    0    |    0    |
|          |  zext_ln1273_5_fu_2021  |    0    |    0    |    0    |
|          |  zext_ln1347_9_fu_2050  |    0    |    0    |    0    |
|          |  zext_ln1347_10_fu_2060 |    0    |    0    |    0    |
|          |  zext_ln1347_11_fu_2070 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_18_fu_724   |    0    |    0    |    0    |
|          |      r_V_21_fu_733      |    0    |    0    |    0    |
|          |       z1_V_fu_823       |    0    |    0    |    0    |
|          | zext_ln1488_cast_fu_843 |    0    |    0    |    0    |
|          |       tmp_5_fu_852      |    0    |    0    |    0    |
|          |        lhs_fu_872       |    0    |    0    |    0    |
|          |        eZ_fu_943        |    0    |    0    |    0    |
|          |       lhs_2_fu_951      |    0    |    0    |    0    |
|          |       rhs_3_fu_972      |    0    |    0    |    0    |
|          |       z3_V_fu_1003      |    0    |    0    |    0    |
|          |       eZ_1_fu_1023      |    0    |    0    |    0    |
|          |      lhs_4_fu_1032      |    0    |    0    |    0    |
|          |      rhs_6_fu_1053      |    0    |    0    |    0    |
|          |       eZ_2_fu_1115      |    0    |    0    |    0    |
|          |      lhs_6_fu_1123      |    0    |    0    |    0    |
|          |      rhs_9_fu_1144      |    0    |    0    |    0    |
|          |       eZ_3_fu_1203      |    0    |    0    |    0    |
|          |      lhs_8_fu_1210      |    0    |    0    |    0    |
|bitconcatenate|      rhs_12_fu_1231     |    0    |    0    |    0    |
|          |       eZ_4_fu_1290      |    0    |    0    |    0    |
|          |      lhs_10_fu_1297     |    0    |    0    |    0    |
|          |      rhs_15_fu_1318     |    0    |    0    |    0    |
|          |       eZ_5_fu_1394      |    0    |    0    |    0    |
|          |      lhs_12_fu_1401     |    0    |    0    |    0    |
|          |      rhs_18_fu_1422     |    0    |    0    |    0    |
|          |      lhs_V_fu_1562      |    0    |    0    |    0    |
|          |     lhs_V_2_fu_1609     |    0    |    0    |    0    |
|          |      rhs_19_fu_1707     |    0    |    0    |    0    |
|          |     ret_V_33_fu_1865    |    0    |    0    |    0    |
|          |   exp_Z2_m_1_V_fu_1931  |    0    |    0    |    0    |
|          |     lhs_V_4_fu_1966     |    0    |    0    |    0    |
|          |     lhs_V_7_fu_2043     |    0    |    0    |    0    |
|          |    trunc_ln4_fu_2053    |    0    |    0    |    0    |
|          |  trunc_ln1347_1_fu_2063 |    0    |    0    |    0    |
|          |    p_Result_s_fu_2138   |    0    |    0    |    0    |
|          |   p_Result_15_fu_2145   |    0    |    0    |    0    |
|          |   p_Result_16_fu_2152   |    0    |    0    |    0    |
|          |   p_Result_20_fu_2203   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln813_fu_1377   |    0    |    0    |    0    |
|          |   sext_ln1347_fu_1600   |    0    |    0    |    0    |
|          |  sext_ln1347_1_fu_1616  |    0    |    0    |    0    |
|   sext   |   sext_ln813_1_fu_1635  |    0    |    0    |    0    |
|          |   sext_ln1271_fu_1696   |    0    |    0    |    0    |
|          |   sext_ln1654_fu_1699   |    0    |    0    |    0    |
|          |  sext_ln1347_2_fu_1714  |    0    |    0    |    0    |
|          |   sext_ln1270_fu_1765   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    63   |   6376  |   7652  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------------------------+--------+
|                                                                                   |   FF   |
+-----------------------------------------------------------------------------------+--------+
|                                  Elog2_V_reg_2819                                 |   90   |
|                                   Z2_V_reg_2908                                   |    8   |
|                                   Z3_V_reg_2915                                   |    8   |
|                                    Z4_reg_2920                                    |   35   |
|                                   a_V_1_reg_2512                                  |    6   |
|                                   a_V_2_reg_2544                                  |    6   |
|                                    a_V_reg_2475                                   |    4   |
|                               add_ln1347_6_reg_3050                               |   105  |
|                               add_ln1347_7_reg_3055                               |   106  |
|                                add_ln1347_reg_2824                                |   109  |
|                                add_ln813_1_reg_2789                               |   103  |
|                                add_ln813_2_reg_2804                               |   109  |
|                                add_ln813_4_reg_2794                               |   83   |
|                                add_ln813_5_reg_2809                               |   93   |
|                                 and_ln18_reg_2452                                 |    1   |
|                                  b_exp_2_reg_2424                                 |   12   |
|                                b_frac_V_1_reg_2442                                |   54   |
|                          b_frac_tilde_inverse_V_reg_2429                          |    6   |
|                                 bs_exp_V_reg_2352                                 |   11   |
|                               exp_Z1P_m_1_V_reg_3008                              |   50   |
|                                 exp_Z1_V_reg_3003                                 |   58   |
|                                exp_Z1_hi_V_reg_3013                               |   50   |
|                               exp_Z2P_m_1_V_reg_2971                              |   44   |
|                                   f_Z3_reg_2941                                   |   26   |
|                               icmp_ln1019_1_reg_2400                              |    1   |
|                                icmp_ln1019_reg_2359                               |    1   |
|                                icmp_ln1035_reg_3070                               |    1   |
|                                icmp_ln1654_reg_2876                               |    1   |
|                                 log_sum_V_reg_2769                                |   109  |
|                                 logn_V_1_reg_2733                                 |   102  |
|                                 logn_V_2_reg_2738                                 |   97   |
|                                 logn_V_3_reg_2779                                 |   92   |
|                                 logn_V_4_reg_2784                                 |   87   |
|                                  logn_V_reg_2774                                  |   105  |
|                                m_diff_hi_V_reg_2903                               |    8   |
|                                m_fix_hi_V_reg_2850                                |   16   |
|                                m_frac_l_V_reg_2840                                |   130  |
|                                 mul_ln838_reg_2468                                |   54   |
|                                or_ln1039_2_reg_2463                               |    1   |
|                                  or_ln18_reg_2457                                 |    1   |
|                                 or_ln407_reg_2418                                 |    1   |
|                                p_Result_14_reg_2345                               |    1   |
|                                p_Result_17_reg_2372                               |   52   |
|                                p_Result_19_reg_2855                               |    1   |
|                                p_Result_4_reg_2366                                |    1   |
|        pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr_reg_2723        |    6   |
|   pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr_reg_2383  |    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr_reg_2708|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr_reg_2743|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr_reg_2748|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr_reg_2753|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr_reg_2758|    6   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr_reg_2728|    4   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr_reg_2703|    6   |
|    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr_reg_2993    |    8   |
|     pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr_reg_2966     |    8   |
|    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1_reg_2930    |    8   |
|     pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_reg_2925     |    8   |
|                                  r_V_22_reg_2501                                  |   75   |
|                                  r_V_23_reg_2533                                  |   79   |
|                                  r_V_24_reg_2565                                  |   89   |
|                                  r_V_25_reg_2597                                  |   98   |
|                                  r_V_26_reg_2629                                  |   93   |
|                                  r_V_27_reg_2661                                  |   88   |
|                                  r_V_28_reg_2693                                  |   83   |
|                                    r_V_reg_3033                                   |   100  |
|                                 r_exp_V_2_reg_3065                                |   13   |
|                                 ret_V_31_reg_2886                                 |   13   |
|                                 ret_V_32_reg_2935                                 |   36   |
|                                 ret_V_33_reg_2946                                 |   43   |
|                                 ret_V_34_reg_3028                                 |   58   |
|                                  ret_V_4_reg_2538                                 |   82   |
|                                   rhs_s_reg_2799                                  |   79   |
|                                sext_ln1270_reg_2893                               |   71   |
|                                sext_ln1271_reg_2871                               |   31   |
|                               sext_ln1347_2_reg_2881                              |   31   |
|                               sext_ln813_1_reg_2834                               |   130  |
|                                sext_ln813_reg_2698                                |   90   |
|                                  tmp_10_reg_2640                                  |   76   |
|                                  tmp_11_reg_2645                                  |    6   |
|                                  tmp_12_reg_2666                                  |   77   |
|                                  tmp_13_reg_2672                                  |   71   |
|                                  tmp_14_reg_2677                                  |    6   |
|                                  tmp_15_reg_2713                                  |   72   |
|                                  tmp_16_reg_2718                                  |   40   |
|                                  tmp_17_reg_2977                                  |   40   |
|                                  tmp_19_reg_3060                                  |    1   |
|                                  tmp_21_reg_2865                                  |    1   |
|                                   tmp_2_reg_2581                                  |    6   |
|                                   tmp_3_reg_2602                                  |   87   |
|                                   tmp_4_reg_2608                                  |   81   |
|                                   tmp_6_reg_2518                                  |   67   |
|                                   tmp_7_reg_2486                                  |    1   |
|                                   tmp_8_reg_2613                                  |    6   |
|                                   tmp_9_reg_2634                                  |   82   |
|                                   tmp_s_reg_2576                                  |   86   |
|                              trunc_ln1347_2_reg_3045                              |   56   |
|                               trunc_ln1347_reg_3040                               |   57   |
|                                trunc_ln186_reg_3075                               |   11   |
|                                 trunc_ln1_reg_2814                                |   73   |
|                                 trunc_ln2_reg_2845                                |   129  |
|                                 trunc_ln3_reg_2860                                |   59   |
|                               trunc_ln813_1_reg_2998                              |   36   |
|                               trunc_ln813_2_reg_2898                              |   59   |
|                               trunc_ln813_3_reg_2550                              |   76   |
|                                trunc_ln813_reg_2481                               |   50   |
|                               trunc_ln813_s_reg_2961                              |   20   |
|                               trunc_ln818_1_reg_2829                              |   77   |
|                                  x_is_0_reg_2411                                  |    1   |
|                                  x_is_1_reg_2388                                  |    1   |
|                                 x_is_NaN_reg_2406                                 |    1   |
|                                 x_is_neg_reg_2434                                 |    1   |
|                                  x_is_p1_reg_2395                                 |    1   |
|                                   z2_V_reg_2506                                   |   73   |
|                                   z4_V_reg_2570                                   |   92   |
|                               zext_ln1270_1_reg_2983                              |   93   |
|                               zext_ln1270_2_reg_2763                              |   80   |
|                                zext_ln1270_reg_2951                               |   79   |
|                               zext_ln1271_1_reg_2523                              |   79   |
|                               zext_ln1271_2_reg_2555                              |   89   |
|                               zext_ln1271_3_reg_3018                              |   100  |
|                               zext_ln1271_4_reg_2587                              |   98   |
|                               zext_ln1271_5_reg_2619                              |   93   |
|                               zext_ln1271_6_reg_2651                              |   88   |
|                               zext_ln1271_7_reg_2683                              |   83   |
|                                zext_ln1271_reg_2491                               |   75   |
|                               zext_ln1273_1_reg_2528                              |   79   |
|                               zext_ln1273_2_reg_2560                              |   89   |
|                               zext_ln1273_3_reg_2956                              |   79   |
|                               zext_ln1273_4_reg_2988                              |   93   |
|                               zext_ln1273_5_reg_3023                              |   100  |
|                               zext_ln1273_6_reg_2592                              |   98   |
|                               zext_ln1273_7_reg_2624                              |   93   |
|                               zext_ln1273_8_reg_2656                              |   88   |
|                               zext_ln1273_9_reg_2688                              |   83   |
|                                zext_ln1273_reg_2496                               |   75   |
|                                zext_ln541_reg_2378                                |   64   |
|                                zext_ln838_reg_2447                                |   54   |
+-----------------------------------------------------------------------------------+--------+
|                                       Total                                       |  7136  |
+-----------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_413 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_426 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_439 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_452 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_465 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_478 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_491 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_504 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_517 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_530 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_530 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_555 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_568 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_754    |  p0  |   2  |  54  |   108  ||    9    |
|     grp_fu_754    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_837    |  p0  |   2  |  71  |   142  ||    9    |
|     grp_fu_837    |  p1  |   2  |   4  |    8   ||    9    |
|     grp_fu_934    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_934    |  p1  |   2  |  73  |   146  ||    9    |
|    grp_fu_1017    |  p0  |   2  |  83  |   166  ||    9    |
|    grp_fu_1017    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1106    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_1106    |  p1  |   2  |  92  |   184  ||    9    |
|    grp_fu_1197    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_1197    |  p1  |   2  |  87  |   174  ||    9    |
|    grp_fu_1284    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_1284    |  p1  |   2  |  82  |   164  ||    9    |
|    grp_fu_1371    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_1371    |  p1  |   2  |  77  |   154  ||    9    |
|    grp_fu_1380    |  p0  |   2  |  12  |   24   ||    9    |
|    grp_fu_1482    |  p0  |   2  |  40  |   80   ||    9    |
|    grp_fu_1482    |  p1  |   2  |  40  |   80   ||    9    |
|    grp_fu_1638    |  p0  |   2  |  77  |   154  ||    9    |
|    grp_fu_1644    |  p0  |   2  |  77  |   154  ||    9    |
|    grp_fu_1768    |  p0  |   2  |  13  |   26   ||    9    |
|    grp_fu_1880    |  p0  |   2  |  43  |   86   ||    9    |
|    grp_fu_1880    |  p1  |   2  |  36  |   72   ||    9    |
|    grp_fu_1946    |  p0  |   2  |  49  |   98   ||    9    |
|    grp_fu_1946    |  p1  |   2  |  44  |   88   ||    9    |
|    grp_fu_2024    |  p0  |   2  |  50  |   100  ||    9    |
|    grp_fu_2024    |  p1  |   2  |  50  |   100  ||    9    |
|    grp_fu_2334    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_2334    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2606  ||  68.284 ||   387   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   63   |    -   |  6376  |  7652  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   68   |    -   |   387  |
|  Register |    -   |    -   |  7136  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   63   |   68   |  13512 |  8039  |
+-----------+--------+--------+--------+--------+
