{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619521266765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619521266776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 27 13:01:06 2021 " "Processing started: Tue Apr 27 13:01:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619521266776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521266776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SistemaRiscV -c SistemaRiscV " "Command: quartus_map --read_settings_files=on --write_settings_files=off SistemaRiscV -c SistemaRiscV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521266777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619521267774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619521267774 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "FINAL_SYSTEM_QSYS.qsys " "Elaborating Platform Designer system entity \"FINAL_SYSTEM_QSYS.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521279430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.13:01:24 Progress: Loading SistemaFinal/FINAL_SYSTEM_QSYS.qsys " "2021.04.27.13:01:24 Progress: Loading SistemaFinal/FINAL_SYSTEM_QSYS.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521284335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.13:01:24 Progress: Reading input file " "2021.04.27.13:01:24 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521284948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.13:01:25 Progress: Adding AvalonMasterUART_0 \[AvalonMasterUART 4.1\] " "2021.04.27.13:01:25 Progress: Adding AvalonMasterUART_0 \[AvalonMasterUART 4.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521285048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.13:01:26 Progress: Parameterizing module AvalonMasterUART_0 " "2021.04.27.13:01:26 Progress: Parameterizing module AvalonMasterUART_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521286032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.13:01:26 Progress: Adding EXTERNAL_MEM \[altera_avalon_onchip_memory2 17.1\] " "2021.04.27.13:01:26 Progress: Adding EXTERNAL_MEM \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521286034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.13:01:26 Progress: Parameterizing module EXTERNAL_MEM " "2021.04.27.13:01:26 Progress: Parameterizing module EXTERNAL_MEM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521286074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.13:01:26 Progress: Adding INSTRUCCION_MEM \[altera_avalon_onchip_memory2 17.1\] " "2021.04.27.13:01:26 Progress: Adding INSTRUCCION_MEM \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521286074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.13:01:26 Progress: Parameterizing module INSTRUCCION_MEM " "2021.04.27.13:01:26 Progress: Parameterizing module INSTRUCCION_MEM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521286074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.13:01:26 Progress: Adding RISC_V_AVALON_0 \[RISC_V_AVALON 3.0\] " "2021.04.27.13:01:26 Progress: Adding RISC_V_AVALON_0 \[RISC_V_AVALON 3.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521286074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.13:01:26 Progress: Parameterizing module RISC_V_AVALON_0 " "2021.04.27.13:01:26 Progress: Parameterizing module RISC_V_AVALON_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521286577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.13:01:26 Progress: Adding avalon_displays7seg_0 \[avalon_displays7seg 1.0\] " "2021.04.27.13:01:26 Progress: Adding avalon_displays7seg_0 \[avalon_displays7seg 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521286577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.13:01:26 Progress: Parameterizing module avalon_displays7seg_0 " "2021.04.27.13:01:26 Progress: Parameterizing module avalon_displays7seg_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521286614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.13:01:26 Progress: Adding clk_0 \[clock_source 17.1\] " "2021.04.27.13:01:26 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521286614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.13:01:26 Progress: Parameterizing module clk_0 " "2021.04.27.13:01:26 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521286774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.13:01:26 Progress: Building connections " "2021.04.27.13:01:26 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521286774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.13:01:26 Progress: Parameterizing connections " "2021.04.27.13:01:26 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521286854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.13:01:26 Progress: Validating " "2021.04.27.13:01:26 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521286854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.27.13:01:27 Progress: Done reading input file " "2021.04.27.13:01:27 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521287024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FINAL_SYSTEM_QSYS: Generating FINAL_SYSTEM_QSYS \"FINAL_SYSTEM_QSYS\" for QUARTUS_SYNTH " "FINAL_SYSTEM_QSYS: Generating FINAL_SYSTEM_QSYS \"FINAL_SYSTEM_QSYS\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521288219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521288851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has address signal 32 bit wide, but the slave is 3 bit wide. " "Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has address signal 32 bit wide, but the slave is 3 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521288851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has lock signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has lock signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521288854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has address signal 32 bit wide, but the slave is 6 bit wide. " "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has address signal 32 bit wide, but the slave is 6 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521291205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has lock signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has lock signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521291205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521291205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521291205 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "FINAL_SYSTEM_QSYS: \"No matching role found for AvalonMasterUART_0:avalon_master:BEGINTRANSFER (flush)\" " "FINAL_SYSTEM_QSYS: \"No matching role found for AvalonMasterUART_0:avalon_master:BEGINTRANSFER (flush)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521292864 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "FINAL_SYSTEM_QSYS: \"No matching role found for RISC_V_AVALON_0:master_external:BeginTransfer_ext (flush)\" " "FINAL_SYSTEM_QSYS: \"No matching role found for RISC_V_AVALON_0:master_external:BeginTransfer_ext (flush)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521292864 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "FINAL_SYSTEM_QSYS: \"No matching role found for RISC_V_AVALON_0:master_instruccions:BeginTransfer_instr (flush)\" " "FINAL_SYSTEM_QSYS: \"No matching role found for RISC_V_AVALON_0:master_instruccions:BeginTransfer_instr (flush)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521292869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonMasterUART_0: \"FINAL_SYSTEM_QSYS\" instantiated AvalonMasterUART \"AvalonMasterUART_0\" " "AvalonMasterUART_0: \"FINAL_SYSTEM_QSYS\" instantiated AvalonMasterUART \"AvalonMasterUART_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521292946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EXTERNAL_MEM: Starting RTL generation for module 'FINAL_SYSTEM_QSYS_EXTERNAL_MEM' " "EXTERNAL_MEM: Starting RTL generation for module 'FINAL_SYSTEM_QSYS_EXTERNAL_MEM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521292964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EXTERNAL_MEM:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=FINAL_SYSTEM_QSYS_EXTERNAL_MEM --dir=C:/Users/Pablo/AppData/Local/Temp/alt8744_8582427792576666303.dir/0003_EXTERNAL_MEM_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8744_8582427792576666303.dir/0003_EXTERNAL_MEM_gen//FINAL_SYSTEM_QSYS_EXTERNAL_MEM_component_configuration.pl  --do_build_sim=0  \] " "EXTERNAL_MEM:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=FINAL_SYSTEM_QSYS_EXTERNAL_MEM --dir=C:/Users/Pablo/AppData/Local/Temp/alt8744_8582427792576666303.dir/0003_EXTERNAL_MEM_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8744_8582427792576666303.dir/0003_EXTERNAL_MEM_gen//FINAL_SYSTEM_QSYS_EXTERNAL_MEM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521292964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EXTERNAL_MEM: Done RTL generation for module 'FINAL_SYSTEM_QSYS_EXTERNAL_MEM' " "EXTERNAL_MEM: Done RTL generation for module 'FINAL_SYSTEM_QSYS_EXTERNAL_MEM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521293231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EXTERNAL_MEM: \"FINAL_SYSTEM_QSYS\" instantiated altera_avalon_onchip_memory2 \"EXTERNAL_MEM\" " "EXTERNAL_MEM: \"FINAL_SYSTEM_QSYS\" instantiated altera_avalon_onchip_memory2 \"EXTERNAL_MEM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521293249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "INSTRUCCION_MEM: Starting RTL generation for module 'FINAL_SYSTEM_QSYS_INSTRUCCION_MEM' " "INSTRUCCION_MEM: Starting RTL generation for module 'FINAL_SYSTEM_QSYS_INSTRUCCION_MEM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521293250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "INSTRUCCION_MEM:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=FINAL_SYSTEM_QSYS_INSTRUCCION_MEM --dir=C:/Users/Pablo/AppData/Local/Temp/alt8744_8582427792576666303.dir/0004_INSTRUCCION_MEM_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8744_8582427792576666303.dir/0004_INSTRUCCION_MEM_gen//FINAL_SYSTEM_QSYS_INSTRUCCION_MEM_component_configuration.pl  --do_build_sim=0  \] " "INSTRUCCION_MEM:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=FINAL_SYSTEM_QSYS_INSTRUCCION_MEM --dir=C:/Users/Pablo/AppData/Local/Temp/alt8744_8582427792576666303.dir/0004_INSTRUCCION_MEM_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8744_8582427792576666303.dir/0004_INSTRUCCION_MEM_gen//FINAL_SYSTEM_QSYS_INSTRUCCION_MEM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521293254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "INSTRUCCION_MEM: Done RTL generation for module 'FINAL_SYSTEM_QSYS_INSTRUCCION_MEM' " "INSTRUCCION_MEM: Done RTL generation for module 'FINAL_SYSTEM_QSYS_INSTRUCCION_MEM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521293520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "INSTRUCCION_MEM: \"FINAL_SYSTEM_QSYS\" instantiated altera_avalon_onchip_memory2 \"INSTRUCCION_MEM\" " "INSTRUCCION_MEM: \"FINAL_SYSTEM_QSYS\" instantiated altera_avalon_onchip_memory2 \"INSTRUCCION_MEM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521293534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RISC_V_AVALON_0: \"FINAL_SYSTEM_QSYS\" instantiated RISC_V_AVALON \"RISC_V_AVALON_0\" " "RISC_V_AVALON_0: \"FINAL_SYSTEM_QSYS\" instantiated RISC_V_AVALON \"RISC_V_AVALON_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521293537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/FINAL_SYSTEM_QSYS/submodules/avalon_mm_master.sv " "Reusing file C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/FINAL_SYSTEM_QSYS/submodules/avalon_mm_master.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521293547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_displays7seg_0: \"FINAL_SYSTEM_QSYS\" instantiated avalon_displays7seg \"avalon_displays7seg_0\" " "Avalon_displays7seg_0: \"FINAL_SYSTEM_QSYS\" instantiated avalon_displays7seg \"avalon_displays7seg_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521293557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/FINAL_SYSTEM_QSYS/submodules/avalon_slave_MM_interface.v " "Reusing file C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/FINAL_SYSTEM_QSYS/submodules/avalon_slave_MM_interface.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521293558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"FINAL_SYSTEM_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"FINAL_SYSTEM_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521294404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521296034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521296324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"FINAL_SYSTEM_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"FINAL_SYSTEM_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521297224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"FINAL_SYSTEM_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"FINAL_SYSTEM_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521298054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"FINAL_SYSTEM_QSYS\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"FINAL_SYSTEM_QSYS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521298060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonMasterUART_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"AvalonMasterUART_0_avalon_master_translator\" " "AvalonMasterUART_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"AvalonMasterUART_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521298067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RISC_V_AVALON_0_debug_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"RISC_V_AVALON_0_debug_translator\" " "RISC_V_AVALON_0_debug_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"RISC_V_AVALON_0_debug_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521298068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RISC_V_AVALON_0_master_external_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"RISC_V_AVALON_0_master_external_agent\" " "RISC_V_AVALON_0_master_external_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"RISC_V_AVALON_0_master_external_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521298070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_displays7seg_0_avalon_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"avalon_displays7seg_0_avalon_slave_agent\" " "Avalon_displays7seg_0_avalon_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"avalon_displays7seg_0_avalon_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521298076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_displays7seg_0_avalon_slave_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"avalon_displays7seg_0_avalon_slave_agent_rsp_fifo\" " "Avalon_displays7seg_0_avalon_slave_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"avalon_displays7seg_0_avalon_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521298080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521298092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521298104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521298105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521298127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521298135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521298154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/FINAL_SYSTEM_QSYS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/FINAL_SYSTEM_QSYS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521298155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521298674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521298687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FINAL_SYSTEM_QSYS: Done \"FINAL_SYSTEM_QSYS\" with 23 modules, 56 files " "FINAL_SYSTEM_QSYS: Done \"FINAL_SYSTEM_QSYS\" with 23 modules, 56 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521298688 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "FINAL_SYSTEM_QSYS.qsys " "Finished elaborating Platform Designer system entity \"FINAL_SYSTEM_QSYS.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521299509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_qsys_risc.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_qsys_risc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_QSYS_RISC " "Found entity 1: top_QSYS_RISC" {  } { { "top_QSYS_RISC.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/top_QSYS_RISC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/final_system_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/final_system_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS " "Found entity 1: FINAL_SYSTEM_QSYS" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "db/ip/final_system_qsys/submodules/alu.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/alucontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "db/ip/final_system_qsys/submodules/alucontrol.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/alucontrol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_EXTERNAL_MEM " "Found entity 1: FINAL_SYSTEM_QSYS_EXTERNAL_MEM" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_INSTRUCCION_MEM " "Found entity 1: FINAL_SYSTEM_QSYS_INSTRUCCION_MEM" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_0 " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_0" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1 " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_system_qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at final_system_qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619521299795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_system_qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at final_system_qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619521299795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299795 ""} { "Info" "ISGN_ENTITY_NAME" "2 FINAL_SYSTEM_QSYS_mm_interconnect_1_router " "Found entity 2: FINAL_SYSTEM_QSYS_mm_interconnect_1_router" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_system_qsys_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at final_system_qsys_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619521299806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_system_qsys_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at final_system_qsys_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619521299806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299806 ""} { "Info" "ISGN_ENTITY_NAME" "2 FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001 " "Found entity 2: FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL_SYSTEM_QSYS_mm_interconnect_2 " "Found entity 1: FINAL_SYSTEM_QSYS_mm_interconnect_2" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_2.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/funit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/funit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FUnit " "Found entity 1: FUnit" {  } { { "db/ip/final_system_qsys/submodules/funit.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/funit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/hazarddet.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/hazarddet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDet " "Found entity 1: HazardDet" {  } { { "db/ip/final_system_qsys/submodules/hazarddet.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/hazarddet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "db/ip/final_system_qsys/submodules/immgen.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/immgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299836 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX db/ip/final_system_qsys/submodules/mux.sv " "Entity \"MUX\" obtained from \"db/ip/final_system_qsys/submodules/mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "db/ip/final_system_qsys/submodules/mux.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1619521299849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "db/ip/final_system_qsys/submodules/mux.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "db/ip/final_system_qsys/submodules/mux3.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/mux9b.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/mux9b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX9b " "Found entity 1: MUX9b" {  } { { "db/ip/final_system_qsys/submodules/mux9b.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/mux9b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299858 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart.sv(54) " "Verilog HDL information at uart.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/final_system_qsys/submodules/uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619521299867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "db/ip/final_system_qsys/submodules/uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "db/ip/final_system_qsys/submodules/adder.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/final_system_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299888 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/final_system_qsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299928 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "avalon_uart.sv(118) " "Verilog HDL information at avalon_uart.sv(118): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 118 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619521299936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/avalon_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/avalon_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_UART " "Found entity 1: avalon_UART" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/avalon_displays7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/avalon_displays7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_displays7seg " "Found entity 1: avalon_displays7seg" {  } { { "db/ip/final_system_qsys/submodules/avalon_displays7seg.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_displays7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/avalon_mm_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/avalon_mm_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_mm_master " "Found entity 1: avalon_mm_master" {  } { { "db/ip/final_system_qsys/submodules/avalon_mm_master.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_mm_master.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_slave_MM_interface " "Found entity 1: avalon_slave_MM_interface" {  } { { "db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_slave_mm_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "db/ip/final_system_qsys/submodules/control.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299964 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "debugmode.sv(61) " "Verilog HDL information at debugmode.sv(61): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/final_system_qsys/submodules/debugmode.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/debugmode.sv" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619521299970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "debug DEBUG debugmode.sv(19) " "Verilog HDL Declaration information at debugmode.sv(19): object \"debug\" differs only in case from object \"DEBUG\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/debugmode.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/debugmode.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619521299970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/debugmode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/debugmode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debugMode " "Found entity 1: debugMode" {  } { { "db/ip/final_system_qsys/submodules/debugmode.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/debugmode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/hex7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/hex7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "db/ip/final_system_qsys/submodules/hex7seg.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/hex7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299981 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interconexlogic.sv(29) " "Verilog HDL information at interconexlogic.sv(29): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/final_system_qsys/submodules/interconexlogic.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/interconexlogic.sv" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619521299984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "readExt READEXT interconexlogic.sv(22) " "Verilog HDL Declaration information at interconexlogic.sv(22): object \"readExt\" differs only in case from object \"READEXT\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/interconexlogic.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/interconexlogic.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619521299984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "readInstr READINSTR interconexlogic.sv(22) " "Verilog HDL Declaration information at interconexlogic.sv(22): object \"readInstr\" differs only in case from object \"READINSTR\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/interconexlogic.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/interconexlogic.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619521299984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/interconexlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/interconexlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexLogic " "Found entity 1: interconexLogic" {  } { { "db/ip/final_system_qsys/submodules/interconexlogic.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/interconexlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/memorycontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/memorycontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryControl " "Found entity 1: memoryControl" {  } { { "db/ip/final_system_qsys/submodules/memorycontrol.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/memorycontrol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521299994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521299994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Done DONE readcontrol.sv(4) " "Verilog HDL Declaration information at readcontrol.sv(4): object \"Done\" differs only in case from object \"DONE\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/readcontrol.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/readcontrol.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619521299999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/readcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/readcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 readControl " "Found entity 1: readControl" {  } { { "db/ip/final_system_qsys/submodules/readcontrol.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/readcontrol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521300001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521300001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/regex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regEX_MEM " "Found entity 1: regEX_MEM" {  } { { "db/ip/final_system_qsys/submodules/regex_mem.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/regex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521300009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521300009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/regid_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regid_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regID_EX " "Found entity 1: regID_EX" {  } { { "db/ip/final_system_qsys/submodules/regid_ex.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/regid_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521300017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521300017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/regif_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regif_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regIF_ID " "Found entity 1: regIF_ID" {  } { { "db/ip/final_system_qsys/submodules/regif_id.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/regif_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521300024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521300024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/regmem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regmem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regMEM_WB " "Found entity 1: regMEM_WB" {  } { { "db/ip/final_system_qsys/submodules/regmem_wb.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/regmem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521300032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521300032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/regpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/regpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regPC " "Found entity 1: regPC" {  } { { "db/ip/final_system_qsys/submodules/regpc.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/regpc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521300040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521300040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "db/ip/final_system_qsys/submodules/registers.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/registers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521300044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521300044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reg1 REG1 top.sv(35) " "Verilog HDL Declaration information at top.sv(35): object \"Reg1\" differs only in case from object \"REG1\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619521300050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reg2 REG2 top.sv(35) " "Verilog HDL Declaration information at top.sv(35): object \"Reg2\" differs only in case from object \"REG2\" in the same scope" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619521300050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521300054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521300054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/top_avalon.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/top_avalon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_Avalon " "Found entity 1: top_Avalon" {  } { { "db/ip/final_system_qsys/submodules/top_avalon.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top_avalon.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521300060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521300060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "db/ip/final_system_qsys/submodules/uart_rx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_rx.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521300064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521300064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_system_qsys/submodules/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_system_qsys/submodules/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "db/ip/final_system_qsys/submodules/uart_tx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_tx.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521300073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521300073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_QSYS_RISC " "Elaborating entity \"top_QSYS_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619521300378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_QSYS_RISC.sv(35) " "Verilog HDL assignment warning at top_QSYS_RISC.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "top_QSYS_RISC.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/top_QSYS_RISC.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619521300378 "|top_QSYS_RISC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS FINAL_SYSTEM_QSYS:u0 " "Elaborating entity \"FINAL_SYSTEM_QSYS\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\"" {  } { { "top_QSYS_RISC.sv" "u0" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/top_QSYS_RISC.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521300392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_UART FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0 " "Elaborating entity \"avalon_UART\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "avalonmasteruart_0" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521300419 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST avalon_uart.sv(120) " "Verilog HDL Always Construct warning at avalon_uart.sv(120): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1619521300419 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataRecieved avalon_uart.sv(159) " "Verilog HDL Always Construct warning at avalon_uart.sv(159): variable \"dataRecieved\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1619521300419 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flagTx_aux avalon_uart.sv(176) " "Verilog HDL Always Construct warning at avalon_uart.sv(176): variable \"flagTx_aux\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1619521300419 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataRecieved avalon_uart.sv(189) " "Verilog HDL Always Construct warning at avalon_uart.sv(189): variable \"dataRecieved\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1619521300419 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagTx_aux avalon_uart.sv(118) " "Verilog HDL Always Construct warning at avalon_uart.sv(118): inferring latch(es) for variable \"flagTx_aux\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619521300419 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagTx_aux avalon_uart.sv(132) " "Inferred latch for \"flagTx_aux\" at avalon_uart.sv(132)" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521300419 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|UART:UART " "Elaborating entity \"UART\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|UART:UART\"" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "UART" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521300437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.sv(98) " "Verilog HDL assignment warning at uart.sv(98): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/final_system_qsys/submodules/uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619521300437 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.sv(137) " "Verilog HDL assignment warning at uart.sv(137): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/final_system_qsys/submodules/uart.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619521300437 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|UART:UART\|uart_rx:UART_RX_INST " "Elaborating entity \"uart_rx\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|UART:UART\|uart_rx:UART_RX_INST\"" {  } { { "db/ip/final_system_qsys/submodules/uart.sv" "UART_RX_INST" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521300469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.sv(75) " "Verilog HDL assignment warning at uart_rx.sv(75): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/final_system_qsys/submodules/uart_rx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_rx.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619521300469 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.sv(86) " "Verilog HDL assignment warning at uart_rx.sv(86): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/final_system_qsys/submodules/uart_rx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_rx.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619521300469 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(97) " "Verilog HDL assignment warning at uart_rx.sv(97): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/final_system_qsys/submodules/uart_rx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_rx.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619521300469 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.sv(115) " "Verilog HDL assignment warning at uart_rx.sv(115): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/final_system_qsys/submodules/uart_rx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_rx.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619521300469 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_rx:UART_RX_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|UART:UART\|uart_tx:UART_TX_INST " "Elaborating entity \"uart_tx\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|UART:UART\|uart_tx:UART_TX_INST\"" {  } { { "db/ip/final_system_qsys/submodules/uart.sv" "UART_TX_INST" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521300488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.sv(62) " "Verilog HDL assignment warning at uart_tx.sv(62): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/final_system_qsys/submodules/uart_tx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_tx.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619521300490 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.sv(81) " "Verilog HDL assignment warning at uart_tx.sv(81): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/final_system_qsys/submodules/uart_tx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_tx.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619521300490 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.sv(91) " "Verilog HDL assignment warning at uart_tx.sv(91): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/final_system_qsys/submodules/uart_tx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_tx.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619521300490 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.sv(111) " "Verilog HDL assignment warning at uart_tx.sv(111): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/final_system_qsys/submodules/uart_tx.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/uart_tx.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619521300491 "|top_QSYS_RISC|FINAL_SYSTEM_QSYS:u0|avalon_UART:avalonmasteruart_0|UART:UART|uart_tx:UART_TX_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_mm_master FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|avalon_mm_master:masterUART " "Elaborating entity \"avalon_mm_master\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_UART:avalonmasteruart_0\|avalon_mm_master:masterUART\"" {  } { { "db/ip/final_system_qsys/submodules/avalon_uart.sv" "masterUART" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_uart.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521300508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_EXTERNAL_MEM FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem " "Elaborating entity \"FINAL_SYSTEM_QSYS_EXTERNAL_MEM\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "external_mem" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521300527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" "the_altsyncram" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521300684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521300698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521300698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FINAL_SYSTEM_QSYS_EXTERNAL_MEM.hex " "Parameter \"init_file\" = \"FINAL_SYSTEM_QSYS_EXTERNAL_MEM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521300698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521300698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 64 " "Parameter \"maximum_depth\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521300698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521300698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521300698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521300698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521300698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521300698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521300698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521300698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521300698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521300698 ""}  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_external_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619521300698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5mh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5mh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5mh1 " "Found entity 1: altsyncram_5mh1" {  } { { "db/altsyncram_5mh1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/altsyncram_5mh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521300788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521300788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5mh1 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated " "Elaborating entity \"altsyncram_5mh1\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_EXTERNAL_MEM:external_mem\|altsyncram:the_altsyncram\|altsyncram_5mh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521300789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_INSTRUCCION_MEM FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem " "Elaborating entity \"FINAL_SYSTEM_QSYS_INSTRUCCION_MEM\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "instruccion_mem" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521301176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" "the_altsyncram" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521301204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521301217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521301217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FINAL_SYSTEM_QSYS_INSTRUCCION_MEM.hex " "Parameter \"init_file\" = \"FINAL_SYSTEM_QSYS_INSTRUCCION_MEM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521301217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521301217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 64 " "Parameter \"maximum_depth\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521301217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521301217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521301217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521301217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521301217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521301217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521301217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521301217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521301217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619521301217 ""}  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_instruccion_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619521301217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j0i1 " "Found entity 1: altsyncram_j0i1" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/altsyncram_j0i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521301310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521301310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j0i1 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_j0i1:auto_generated " "Elaborating entity \"altsyncram_j0i1\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_INSTRUCCION_MEM:instruccion_mem\|altsyncram:the_altsyncram\|altsyncram_j0i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521301314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_Avalon FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0 " "Elaborating entity \"top_Avalon\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "risc_v_avalon_0" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521301714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC " "Elaborating entity \"top\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\"" {  } { { "db/ip/final_system_qsys/submodules/top_avalon.sv" "top_RISC" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top_avalon.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521301744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regIF_ID FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regIF_ID:IF_ID " "Elaborating entity \"regIF_ID\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regIF_ID:IF_ID\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "IF_ID" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521301776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regID_EX FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regID_EX:ID_EX " "Elaborating entity \"regID_EX\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regID_EX:ID_EX\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "ID_EX" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521301799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regEX_MEM FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regEX_MEM:EX_MEM " "Elaborating entity \"regEX_MEM\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regEX_MEM:EX_MEM\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "EX_MEM" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521301828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMEM_WB FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regMEM_WB:MEM_WB " "Elaborating entity \"regMEM_WB\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regMEM_WB:MEM_WB\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "MEM_WB" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521301854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regPC FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regPC:PC_a " "Elaborating entity \"regPC\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|regPC:PC_a\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "PC_a" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521301879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|ALU:ALU\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "ALU" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521301894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|registers:Registers " "Elaborating entity \"registers\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|registers:Registers\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "Registers" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521301912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|ImmGen:ImmGen " "Elaborating entity \"ImmGen\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|ImmGen:ImmGen\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "ImmGen" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|adder:Add " "Elaborating entity \"adder\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|adder:Add\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "Add" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|MUX:MUXAddSum " "Elaborating entity \"MUX\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|MUX:MUXAddSum\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "MUXAddSum" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|ALUControl:ALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|ALUControl:ALUControl\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "ALUControl" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|control:conrtol " "Elaborating entity \"control\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|control:conrtol\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "conrtol" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FUnit FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|FUnit:FUnit " "Elaborating entity \"FUnit\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|FUnit:FUnit\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "FUnit" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3 FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|MUX3:Mux_reg1 " "Elaborating entity \"MUX3\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|MUX3:Mux_reg1\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "Mux_reg1" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDet FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|HazardDet:HazardDet " "Elaborating entity \"HazardDet\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|HazardDet:HazardDet\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "HazardDet" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX9b FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|MUX9b:MuxContr " "Elaborating entity \"MUX9b\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|MUX9b:MuxContr\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "MuxContr" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryControl FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|memoryControl:controlInstr " "Elaborating entity \"memoryControl\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|memoryControl:controlInstr\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "controlInstr" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readControl FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|readControl:RdControl " "Elaborating entity \"readControl\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|top:top_RISC\|readControl:RdControl\"" {  } { { "db/ip/final_system_qsys/submodules/top.sv" "RdControl" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debugMode FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug " "Elaborating entity \"debugMode\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\"" {  } { { "db/ip/final_system_qsys/submodules/top_avalon.sv" "SystemDebug" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top_avalon.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_slave_MM_interface FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug " "Elaborating entity \"avalon_slave_MM_interface\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|debugMode:SystemDebug\|avalon_slave_MM_interface:slave_debug\"" {  } { { "db/ip/final_system_qsys/submodules/debugmode.sv" "slave_debug" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/debugmode.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexLogic FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|interconexLogic:connectLogic " "Elaborating entity \"interconexLogic\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|top_Avalon:risc_v_avalon_0\|interconexLogic:connectLogic\"" {  } { { "db/ip/final_system_qsys/submodules/top_avalon.sv" "connectLogic" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/top_avalon.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_displays7seg FINAL_SYSTEM_QSYS:u0\|avalon_displays7seg:avalon_displays7seg_0 " "Elaborating entity \"avalon_displays7seg\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_displays7seg:avalon_displays7seg_0\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "avalon_displays7seg_0" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg FINAL_SYSTEM_QSYS:u0\|avalon_displays7seg:avalon_displays7seg_0\|hex7seg:dec0 " "Elaborating entity \"hex7seg\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|avalon_displays7seg:avalon_displays7seg_0\|hex7seg:dec0\"" {  } { { "db/ip/final_system_qsys/submodules/avalon_displays7seg.v" "dec0" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/avalon_displays7seg.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_0 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_0\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "mm_interconnect_0" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avalonmasteruart_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avalonmasteruart_0_avalon_master_translator\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" "avalonmasteruart_0_avalon_master_translator" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:risc_v_avalon_0_debug_translator\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" "risc_v_avalon_0_debug_translator" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_0.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "mm_interconnect_1" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:external_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:external_mem_s1_translator\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "external_mem_s1_translator" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:risc_v_avalon_0_master_external_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:risc_v_avalon_0_master_external_agent\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "risc_v_avalon_0_master_external_agent" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "avalon_displays7seg_0_avalon_slave_agent" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:avalon_displays7seg_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:avalon_displays7seg_0_avalon_slave_agent_rsp_fifo\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "avalon_displays7seg_0_avalon_slave_agent_rsp_fifo" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_router FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_router\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "router" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router:router\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "router_001" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001:router_001\|FINAL_SYSTEM_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" "avalon_st_adapter" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_1:mm_interconnect_1\|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|FINAL_SYSTEM_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FINAL_SYSTEM_QSYS_mm_interconnect_2 FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"FINAL_SYSTEM_QSYS_mm_interconnect_2\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|FINAL_SYSTEM_QSYS_mm_interconnect_2:mm_interconnect_2\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "mm_interconnect_2" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "rst_controller" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/final_system_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521302994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/final_system_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521303010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"FINAL_SYSTEM_QSYS:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/final_system_qsys/final_system_qsys.v" "rst_controller_001" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/final_system_qsys.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521303022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_3ip.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_3ip.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_3ip " "Found entity 1: sld_ela_trigger_3ip" {  } { { "db/sld_ela_trigger_3ip.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/sld_ela_trigger_3ip.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521305359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521305359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_sq_sistemariscv_auto_signaltap_0_1_2c9f.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_sq_sistemariscv_auto_signaltap_0_1_2c9f.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_2c9f " "Found entity 1: sld_reserved_sq_SistemaRiscV_auto_signaltap_0_1_2c9f" {  } { { "db/sld_reserved_sq_sistemariscv_auto_signaltap_0_1_2c9f.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/sld_reserved_sq_sistemariscv_auto_signaltap_0_1_2c9f.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521305479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521305479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gf24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gf24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gf24 " "Found entity 1: altsyncram_gf24" {  } { { "db/altsyncram_gf24.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/altsyncram_gf24.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521306694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521306694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521306894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521306894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tob " "Found entity 1: mux_tob" {  } { { "db/mux_tob.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/mux_tob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521306996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521306996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qsc " "Found entity 1: mux_qsc" {  } { { "db/mux_qsc.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/mux_qsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521307439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521307439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521307664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521307664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qgi " "Found entity 1: cntr_qgi" {  } { { "db/cntr_qgi.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/cntr_qgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521308005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521308005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521308084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521308084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gbj " "Found entity 1: cntr_gbj" {  } { { "db/cntr_gbj.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/cntr_gbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521308254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521308254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dgi " "Found entity 1: cntr_dgi" {  } { { "db/cntr_dgi.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/cntr_dgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521308509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521308509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521308589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521308589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521308764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521308764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521308848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521308848 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521309584 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1619521309734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.04.27.13:01:54 Progress: Loading sld393bf71e/alt_sld_fab_wrapper_hw.tcl " "2021.04.27.13:01:54 Progress: Loading sld393bf71e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521314647 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521317201 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521317334 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521319582 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521319684 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521319793 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521319916 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521319924 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521319924 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1619521320675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393bf71e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld393bf71e/alt_sld_fab.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/sld393bf71e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521320934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521320934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521321024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521321024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521321039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521321039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521321126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521321126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521321224 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521321224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521321224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/sld393bf71e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619521321314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521321314 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1619521327247 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/final_system_qsys/submodules/debugmode.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/debugmode.sv" 77 -1 0 } } { "db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Pablo/Desktop/TFG/SistemaFinal/db/ip/final_system_qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1619521327419 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1619521327419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521329211 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619521333196 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 145 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1619521333324 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1619521333324 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521333656 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1619521334394 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1619521334394 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521334535 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pablo/Desktop/TFG/SistemaFinal/output_files/SistemaRiscV.map.smsg " "Generated suppressed messages file C:/Users/Pablo/Desktop/TFG/SistemaFinal/output_files/SistemaRiscV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521335369 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 102 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 102 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1619521337847 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619521337975 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619521337975 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6719 " "Implemented 6719 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619521338588 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619521338588 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6315 " "Implemented 6315 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619521338588 ""} { "Info" "ICUT_CUT_TM_RAMS" "340 " "Implemented 340 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1619521338588 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619521338588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619521338635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 27 13:02:18 2021 " "Processing ended: Tue Apr 27 13:02:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619521338635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619521338635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:00 " "Total CPU time (on all processors): 00:02:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619521338635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619521338635 ""}
