

================================================================
== Vitis HLS Report for 'substring'
================================================================
* Date:           Sun Jun 23 03:45:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        substring
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.956 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    98343|    98343|  0.492 ms|  0.492 ms|  98344|  98344|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                       |                                            |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                        Instance                       |                   Module                   |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82    |substring_Pipeline_loop_0_VITIS_LOOP_31_1   |    12292|    12292|  61.460 us|  61.460 us|  12292|  12292|       no|
        |grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91    |substring_Pipeline_loop_1_VITIS_LOOP_49_2   |    12292|    12292|  61.460 us|  61.460 us|  12292|  12292|       no|
        |grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100   |substring_Pipeline_loop_2_VITIS_LOOP_67_3   |    12292|    12292|  61.460 us|  61.460 us|  12292|  12292|       no|
        |grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109   |substring_Pipeline_loop_3_VITIS_LOOP_85_4   |    12292|    12292|  61.460 us|  61.460 us|  12292|  12292|       no|
        |grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118  |substring_Pipeline_loop_4_VITIS_LOOP_103_5  |    12292|    12292|  61.460 us|  61.460 us|  12292|  12292|       no|
        |grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127  |substring_Pipeline_loop_5_VITIS_LOOP_121_6  |    12292|    12292|  61.460 us|  61.460 us|  12292|  12292|       no|
        |grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136  |substring_Pipeline_loop_6_VITIS_LOOP_139_7  |    12292|    12292|  61.460 us|  61.460 us|  12292|  12292|       no|
        |grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145  |substring_Pipeline_loop_7_VITIS_LOOP_157_8  |    12283|    12283|  61.415 us|  61.415 us|  12283|  12283|       no|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     245|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|     1934|    3901|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     285|    -|
|Register             |        -|     -|       25|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     1959|    4431|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                       |                   Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82    |substring_Pipeline_loop_0_VITIS_LOOP_31_1   |        0|   0|  232|  488|    0|
    |grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91    |substring_Pipeline_loop_1_VITIS_LOOP_49_2   |        0|   0|  232|  488|    0|
    |grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100   |substring_Pipeline_loop_2_VITIS_LOOP_67_3   |        0|   0|  232|  488|    0|
    |grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109   |substring_Pipeline_loop_3_VITIS_LOOP_85_4   |        0|   0|  232|  488|    0|
    |grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118  |substring_Pipeline_loop_4_VITIS_LOOP_103_5  |        0|   0|  232|  488|    0|
    |grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127  |substring_Pipeline_loop_5_VITIS_LOOP_121_6  |        0|   0|  232|  488|    0|
    |grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136  |substring_Pipeline_loop_6_VITIS_LOOP_139_7  |        0|   0|  232|  488|    0|
    |grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145  |substring_Pipeline_loop_7_VITIS_LOOP_157_8  |        0|   0|  310|  485|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                  |                                            |        0|   0| 1934| 3901|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln168_1_fu_182_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln168_2_fu_188_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln168_3_fu_194_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln168_4_fu_200_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln168_5_fu_206_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln168_fu_176_p2    |         +|   0|  0|  39|          32|          32|
    |ap_return              |         +|   0|  0|  32|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 245|         224|         224|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  89|         18|    1|         18|
    |str_1_address0  |  14|          3|   12|         36|
    |str_1_ce0       |  14|          3|    1|          3|
    |str_2_address0  |  14|          3|   12|         36|
    |str_2_ce0       |  14|          3|    1|          3|
    |str_3_address0  |  14|          3|   12|         36|
    |str_3_ce0       |  14|          3|    1|          3|
    |str_4_address0  |  14|          3|   12|         36|
    |str_4_ce0       |  14|          3|    1|          3|
    |str_5_address0  |  14|          3|   12|         36|
    |str_5_ce0       |  14|          3|    1|          3|
    |str_6_address0  |  14|          3|   12|         36|
    |str_6_ce0       |  14|          3|    1|          3|
    |str_7_address0  |  14|          3|   12|         36|
    |str_7_ce0       |  14|          3|    1|          3|
    +----------------+----+-----------+-----+-----------+
    |Total           | 285|         60|   92|        291|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                           |  17|   0|   17|          0|
    |grp_substring_Pipeline_loop_0_VITIS_LOOP_31_1_fu_82_ap_start_reg    |   1|   0|    1|          0|
    |grp_substring_Pipeline_loop_1_VITIS_LOOP_49_2_fu_91_ap_start_reg    |   1|   0|    1|          0|
    |grp_substring_Pipeline_loop_2_VITIS_LOOP_67_3_fu_100_ap_start_reg   |   1|   0|    1|          0|
    |grp_substring_Pipeline_loop_3_VITIS_LOOP_85_4_fu_109_ap_start_reg   |   1|   0|    1|          0|
    |grp_substring_Pipeline_loop_4_VITIS_LOOP_103_5_fu_118_ap_start_reg  |   1|   0|    1|          0|
    |grp_substring_Pipeline_loop_5_VITIS_LOOP_121_6_fu_127_ap_start_reg  |   1|   0|    1|          0|
    |grp_substring_Pipeline_loop_6_VITIS_LOOP_139_7_fu_136_ap_start_reg  |   1|   0|    1|          0|
    |grp_substring_Pipeline_loop_7_VITIS_LOOP_157_8_fu_145_ap_start_reg  |   1|   0|    1|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               |  25|   0|   25|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|     substring|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|     substring|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|     substring|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|     substring|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|     substring|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|     substring|  return value|
|ap_return       |  out|   32|  ap_ctrl_hs|     substring|  return value|
|str_0_address0  |  out|   12|   ap_memory|         str_0|         array|
|str_0_ce0       |  out|    1|   ap_memory|         str_0|         array|
|str_0_q0        |   in|   32|   ap_memory|         str_0|         array|
|str_1_address0  |  out|   12|   ap_memory|         str_1|         array|
|str_1_ce0       |  out|    1|   ap_memory|         str_1|         array|
|str_1_q0        |   in|   32|   ap_memory|         str_1|         array|
|str_2_address0  |  out|   12|   ap_memory|         str_2|         array|
|str_2_ce0       |  out|    1|   ap_memory|         str_2|         array|
|str_2_q0        |   in|   32|   ap_memory|         str_2|         array|
|str_3_address0  |  out|   12|   ap_memory|         str_3|         array|
|str_3_ce0       |  out|    1|   ap_memory|         str_3|         array|
|str_3_q0        |   in|   32|   ap_memory|         str_3|         array|
|str_4_address0  |  out|   12|   ap_memory|         str_4|         array|
|str_4_ce0       |  out|    1|   ap_memory|         str_4|         array|
|str_4_q0        |   in|   32|   ap_memory|         str_4|         array|
|str_5_address0  |  out|   12|   ap_memory|         str_5|         array|
|str_5_ce0       |  out|    1|   ap_memory|         str_5|         array|
|str_5_q0        |   in|   32|   ap_memory|         str_5|         array|
|str_6_address0  |  out|   12|   ap_memory|         str_6|         array|
|str_6_ce0       |  out|    1|   ap_memory|         str_6|         array|
|str_6_q0        |   in|   32|   ap_memory|         str_6|         array|
|str_7_address0  |  out|   12|   ap_memory|         str_7|         array|
|str_7_ce0       |  out|    1|   ap_memory|         str_7|         array|
|str_7_q0        |   in|   32|   ap_memory|         str_7|         array|
+----------------+-----+-----+------------+--------------+--------------+

