23:53:23 **** Incremental Build of configuration Debug for project Lab06SW_system ****
make all 
Generating bif file for the system project
Executing command '::scw::generate_bif -xpfm /home/skillet/git/ECE530/Lab06/Lab06HW/export/Lab06HW/Lab06HW.xpfm -domains standalone_domain -bifpath /home/skillet/git/ECE530/Lab06/Lab06SW_system/Debug/system.bif' on XSCT
sdcard_gen --xpfm /home/skillet/git/ECE530/Lab06/Lab06HW/export/Lab06HW/Lab06HW.xpfm --sys_config Lab06HW --bif /home/skillet/git/ECE530/Lab06/Lab06SW_system/Debug/system.bif --bitstream /home/skillet/git/ECE530/Lab06/Lab06SW/_ide/bitstream/system_wrapper.bit --elf /home/skillet/git/ECE530/Lab06/Lab06SW/Debug/Lab06SW.elf,ps7_cortexa9_0
creating BOOT.BIN using /home/skillet/git/ECE530/Lab06/Lab06SW/_ide/bitstream/system_wrapper.bit
Running /tools/Xilinx/Vitis/2019.2/bin/bootgen  -image /home/skillet/git/ECE530/Lab06/Lab06SW_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

23:53:30 Build Finished (took 6s.223ms)

