Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Jun 24 00:44:27 2017
| Host         : DESKTOP-kqwyf running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lock_control_sets_placed.rpt
| Design       : Lock
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |              14 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------+------------------+------------------+----------------+
|       Clock Signal      |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+-------------------+------------------+------------------+----------------+
|  clk_reg_n_0_BUFG       | alarming_i_1_n_0  |                  |                1 |              1 |
|  CK_IBUF_BUFG           |                   |                  |                2 |              2 |
|  clk_reg_n_0_BUFG       | times0[3]_i_1_n_0 |                  |                3 |              4 |
|  clk_reg_n_0_BUFG       | times1            | r_green          |                1 |              4 |
|  d/t/out_reg[7]_i_2_n_0 |                   |                  |                2 |              8 |
|  clk_reg_n_0_BUFG       | left[8]_i_1_n_0   |                  |                3 |              9 |
|  CK_IBUF_BUFG           |                   | clk              |                5 |             17 |
|  clk_reg_n_0_BUFG       |                   |                  |               22 |             43 |
+-------------------------+-------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 4      |                     2 |
| 8      |                     1 |
| 9      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


