Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Wed Jul  3 05:30:50 2019
| Host         : travis-job-c927fd9f-d045-427c-a226-045b79442216 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.557        0.000                      0                13756        0.022        0.000                      0                13752        0.264        0.000                       0                  4756  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk       {0.000 20.000}       40.000          25.000          
eth_tx_clk       {0.000 20.000}       40.000          25.000          
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           2.209        0.000                      0                   13        0.241        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk            31.863        0.000                      0                  443        0.101        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk            29.182        0.000                      0                  223        0.121        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                0.557        0.000                      0                13073        0.022        0.000                      0                13073        3.750        0.000                       0                  4401  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.676        0.000                      0                    1                                                                        
              eth_rx_clk          2.435        0.000                      0                    1                                                                        
              eth_tx_clk          2.438        0.000                      0                    1                                                                        
              sys_clk             2.382        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.718ns (28.345%)  route 1.815ns (71.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDSE (Prop_fdse_C_Q)         0.419     6.628 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.032     7.660    reset_counter[1]
    SLICE_X65Y29         LUT4 (Prop_lut4_I0_O)        0.299     7.959 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.783     8.742    reset_counter[3]_i_1_n_0
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.348    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X65Y29         FDSE (Setup_fdse_C_CE)      -0.205    10.951    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.718ns (28.345%)  route 1.815ns (71.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDSE (Prop_fdse_C_Q)         0.419     6.628 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.032     7.660    reset_counter[1]
    SLICE_X65Y29         LUT4 (Prop_lut4_I0_O)        0.299     7.959 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.783     8.742    reset_counter[3]_i_1_n_0
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.348    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X65Y29         FDSE (Setup_fdse_C_CE)      -0.205    10.951    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.718ns (28.345%)  route 1.815ns (71.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDSE (Prop_fdse_C_Q)         0.419     6.628 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.032     7.660    reset_counter[1]
    SLICE_X65Y29         LUT4 (Prop_lut4_I0_O)        0.299     7.959 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.783     8.742    reset_counter[3]_i_1_n_0
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.348    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X65Y29         FDSE (Setup_fdse_C_CE)      -0.205    10.951    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.718ns (28.345%)  route 1.815ns (71.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDSE (Prop_fdse_C_Q)         0.419     6.628 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.032     7.660    reset_counter[1]
    SLICE_X65Y29         LUT4 (Prop_lut4_I0_O)        0.299     7.959 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.783     8.742    reset_counter[3]_i_1_n_0
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.348    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X65Y29         FDSE (Setup_fdse_C_CE)      -0.205    10.951    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.718ns (29.268%)  route 1.735ns (70.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X65Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDPE (Prop_fdpe_C_Q)         0.419     6.642 r  FDPE_3/Q
                         net (fo=5, routed)           1.735     8.377    clk200_rst
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.299     8.676 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.676    ic_reset_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X65Y28         FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.325    11.185    
                         clock uncertainty           -0.053    11.132    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.029    11.161    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.419ns (33.542%)  route 0.830ns (66.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X65Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDPE (Prop_fdpe_C_Q)         0.419     6.642 r  FDPE_3/Q
                         net (fo=5, routed)           0.830     7.472    clk200_rst
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.325    11.186    
                         clock uncertainty           -0.053    11.133    
    SLICE_X65Y29         FDSE (Setup_fdse_C_S)       -0.604    10.529    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.529    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.419ns (33.542%)  route 0.830ns (66.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X65Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDPE (Prop_fdpe_C_Q)         0.419     6.642 r  FDPE_3/Q
                         net (fo=5, routed)           0.830     7.472    clk200_rst
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.325    11.186    
                         clock uncertainty           -0.053    11.133    
    SLICE_X65Y29         FDSE (Setup_fdse_C_S)       -0.604    10.529    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.529    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.419ns (33.542%)  route 0.830ns (66.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X65Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDPE (Prop_fdpe_C_Q)         0.419     6.642 r  FDPE_3/Q
                         net (fo=5, routed)           0.830     7.472    clk200_rst
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.325    11.186    
                         clock uncertainty           -0.053    11.133    
    SLICE_X65Y29         FDSE (Setup_fdse_C_S)       -0.604    10.529    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.529    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.419ns (33.542%)  route 0.830ns (66.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X65Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDPE (Prop_fdpe_C_Q)         0.419     6.642 r  FDPE_3/Q
                         net (fo=5, routed)           0.830     7.472    clk200_rst
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.325    11.186    
                         clock uncertainty           -0.053    11.133    
    SLICE_X65Y29         FDSE (Setup_fdse_C_S)       -0.604    10.529    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.529    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.580ns (40.890%)  route 0.838ns (59.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDSE (Prop_fdse_C_Q)         0.456     6.665 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.838     7.503    reset_counter[0]
    SLICE_X65Y29         LUT1 (Prop_lut1_I0_O)        0.124     7.627 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.627    reset_counter0[0]
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.511    10.861    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.348    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X65Y29         FDSE (Setup_fdse_C_D)        0.029    11.185    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  3.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.227ns (65.863%)  route 0.118ns (34.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDSE (Prop_fdse_C_Q)         0.128     1.989 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.118     2.107    reset_counter[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.099     2.206 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.206    ic_reset_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X65Y28         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.535     1.874    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.091     1.965    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.222%)  route 0.182ns (49.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDSE (Prop_fdse_C_Q)         0.141     2.002 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.182     2.185    reset_counter[0]
    SLICE_X65Y29         LUT4 (Prop_lut4_I1_O)        0.043     2.228 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.228    reset_counter[3]_i_2_n_0
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X65Y29         FDSE (Hold_fdse_C_D)         0.107     1.968    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDSE (Prop_fdse_C_Q)         0.141     2.002 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.182     2.185    reset_counter[0]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.045     2.230 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.230    reset_counter[2]_i_1_n_0
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X65Y29         FDSE (Hold_fdse_C_D)         0.092     1.953    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.230ns (49.773%)  route 0.232ns (50.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDSE (Prop_fdse_C_Q)         0.128     1.989 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.232     2.221    reset_counter[1]
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.102     2.323 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.323    reset_counter[1]_i_1_n_0
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X65Y29         FDSE (Hold_fdse_C_D)         0.107     1.968    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.694%)  route 0.307ns (62.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDSE (Prop_fdse_C_Q)         0.141     2.002 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.307     2.310    reset_counter[0]
    SLICE_X65Y29         LUT1 (Prop_lut1_I0_O)        0.045     2.355 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.355    reset_counter0[0]
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X65Y29         FDSE (Hold_fdse_C_D)         0.091     1.952    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.128ns (27.517%)  route 0.337ns (72.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.598     1.871    clk200_clk
    SLICE_X65Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.999 r  FDPE_3/Q
                         net (fo=5, routed)           0.337     2.337    clk200_rst
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.875    
    SLICE_X65Y29         FDSE (Hold_fdse_C_S)        -0.072     1.803    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.128ns (27.517%)  route 0.337ns (72.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.598     1.871    clk200_clk
    SLICE_X65Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.999 r  FDPE_3/Q
                         net (fo=5, routed)           0.337     2.337    clk200_rst
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.875    
    SLICE_X65Y29         FDSE (Hold_fdse_C_S)        -0.072     1.803    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.128ns (27.517%)  route 0.337ns (72.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.598     1.871    clk200_clk
    SLICE_X65Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.999 r  FDPE_3/Q
                         net (fo=5, routed)           0.337     2.337    clk200_rst
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.535     1.875    
    SLICE_X65Y29         FDSE (Hold_fdse_C_S)        -0.072     1.803    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.128ns (27.517%)  route 0.337ns (72.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.598     1.871    clk200_clk
    SLICE_X65Y47         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.999 r  FDPE_3/Q
                         net (fo=5, routed)           0.337     2.337    clk200_rst
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.535     1.875    
    SLICE_X65Y29         FDSE (Hold_fdse_C_S)        -0.072     1.803    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.226ns (31.051%)  route 0.502ns (68.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDSE (Prop_fdse_C_Q)         0.128     1.989 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.134     2.123    reset_counter[3]
    SLICE_X65Y29         LUT4 (Prop_lut4_I3_O)        0.098     2.221 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.368     2.589    reset_counter[3]_i_1_n_0
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.857     2.410    clk200_clk
    SLICE_X65Y29         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X65Y29         FDSE (Hold_fdse_C_CE)       -0.039     1.822    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.767    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y47     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y47     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y29     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y29     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y29     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y29     reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y28     ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y47     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y47     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     reset_counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y47     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y47     FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.863ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 1.214ns (15.347%)  route 6.696ns (84.653%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X33Y15         FDRE                                         r  rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     1.979 r  rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.973     2.952    rx_cdc_graycounter0_q[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.299     3.251 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           0.815     4.067    storage_13_reg_i_8_n_0
    SLICE_X36Y15         LUT4 (Prop_lut4_I0_O)        0.124     4.191 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.411     5.602    p_2_in3_in
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     5.726 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.831     6.557    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.681 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.320     8.002    crc32_checker_sink_sink_ready
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.126 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.345     9.471    crc32_checker_crc_ce
    SLICE_X30Y12         FDSE                                         r  crc32_checker_crc_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X30Y12         FDSE                                         r  crc32_checker_crc_reg_reg[0]/C
                         clock pessimism              0.094    41.538    
                         clock uncertainty           -0.035    41.503    
    SLICE_X30Y12         FDSE (Setup_fdse_C_CE)      -0.169    41.334    crc32_checker_crc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.334    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                 31.863    

Slack (MET) :             31.863ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 1.214ns (15.347%)  route 6.696ns (84.653%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X33Y15         FDRE                                         r  rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     1.979 r  rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.973     2.952    rx_cdc_graycounter0_q[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.299     3.251 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           0.815     4.067    storage_13_reg_i_8_n_0
    SLICE_X36Y15         LUT4 (Prop_lut4_I0_O)        0.124     4.191 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.411     5.602    p_2_in3_in
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     5.726 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.831     6.557    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.681 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.320     8.002    crc32_checker_sink_sink_ready
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.126 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.345     9.471    crc32_checker_crc_ce
    SLICE_X30Y12         FDSE                                         r  crc32_checker_crc_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X30Y12         FDSE                                         r  crc32_checker_crc_reg_reg[5]/C
                         clock pessimism              0.094    41.538    
                         clock uncertainty           -0.035    41.503    
    SLICE_X30Y12         FDSE (Setup_fdse_C_CE)      -0.169    41.334    crc32_checker_crc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         41.334    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                 31.863    

Slack (MET) :             32.013ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 1.658ns (20.864%)  route 6.289ns (79.136%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X33Y15         FDRE                                         r  rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     1.979 r  rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.973     2.952    rx_cdc_graycounter0_q[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.299     3.251 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           0.815     4.067    storage_13_reg_i_8_n_0
    SLICE_X36Y15         LUT4 (Prop_lut4_I0_O)        0.124     4.191 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.411     5.602    p_2_in3_in
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     5.726 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.850     6.576    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.700 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.885     7.585    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X14Y15         LUT4 (Prop_lut4_I1_O)        0.124     7.709 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.497     8.206    liteethphymiirx_converter_converter_load_part
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.116     8.322 r  liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.857     9.179    liteethphymiirx_converter_converter_strobe_all41_out
    SLICE_X15Y15         LUT6 (Prop_lut6_I1_O)        0.328     9.507 r  liteethphymiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     9.507    liteethphymiirx_converter_converter_strobe_all_i_1_n_0
    SLICE_X15Y15         FDRE                                         r  liteethphymiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X15Y15         FDRE                                         r  liteethphymiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.079    41.526    
                         clock uncertainty           -0.035    41.491    
    SLICE_X15Y15         FDRE (Setup_fdre_C_D)        0.029    41.520    liteethphymiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         41.520    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                 32.013    

Slack (MET) :             32.017ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 1.214ns (15.723%)  route 6.507ns (84.277%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X33Y15         FDRE                                         r  rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     1.979 r  rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.973     2.952    rx_cdc_graycounter0_q[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.299     3.251 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           0.815     4.067    storage_13_reg_i_8_n_0
    SLICE_X36Y15         LUT4 (Prop_lut4_I0_O)        0.124     4.191 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.411     5.602    p_2_in3_in
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     5.726 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.831     6.557    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.681 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.320     8.002    crc32_checker_sink_sink_ready
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.126 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.156     9.281    crc32_checker_crc_ce
    SLICE_X31Y12         FDSE                                         r  crc32_checker_crc_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X31Y12         FDSE                                         r  crc32_checker_crc_reg_reg[13]/C
                         clock pessimism              0.094    41.538    
                         clock uncertainty           -0.035    41.503    
    SLICE_X31Y12         FDSE (Setup_fdse_C_CE)      -0.205    41.298    crc32_checker_crc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         41.298    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                 32.017    

Slack (MET) :             32.017ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 1.214ns (15.723%)  route 6.507ns (84.277%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X33Y15         FDRE                                         r  rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     1.979 r  rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.973     2.952    rx_cdc_graycounter0_q[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.299     3.251 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           0.815     4.067    storage_13_reg_i_8_n_0
    SLICE_X36Y15         LUT4 (Prop_lut4_I0_O)        0.124     4.191 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.411     5.602    p_2_in3_in
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     5.726 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.831     6.557    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.681 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.320     8.002    crc32_checker_sink_sink_ready
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.126 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.156     9.281    crc32_checker_crc_ce
    SLICE_X31Y12         FDSE                                         r  crc32_checker_crc_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X31Y12         FDSE                                         r  crc32_checker_crc_reg_reg[16]/C
                         clock pessimism              0.094    41.538    
                         clock uncertainty           -0.035    41.503    
    SLICE_X31Y12         FDSE (Setup_fdse_C_CE)      -0.205    41.298    crc32_checker_crc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         41.298    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                 32.017    

Slack (MET) :             32.017ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[28]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 1.214ns (15.723%)  route 6.507ns (84.277%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X33Y15         FDRE                                         r  rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     1.979 r  rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.973     2.952    rx_cdc_graycounter0_q[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.299     3.251 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           0.815     4.067    storage_13_reg_i_8_n_0
    SLICE_X36Y15         LUT4 (Prop_lut4_I0_O)        0.124     4.191 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.411     5.602    p_2_in3_in
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     5.726 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.831     6.557    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.681 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.320     8.002    crc32_checker_sink_sink_ready
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.126 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.156     9.281    crc32_checker_crc_ce
    SLICE_X31Y12         FDSE                                         r  crc32_checker_crc_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X31Y12         FDSE                                         r  crc32_checker_crc_reg_reg[28]/C
                         clock pessimism              0.094    41.538    
                         clock uncertainty           -0.035    41.503    
    SLICE_X31Y12         FDSE (Setup_fdse_C_CE)      -0.205    41.298    crc32_checker_crc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         41.298    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                 32.017    

Slack (MET) :             32.017ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 1.214ns (15.723%)  route 6.507ns (84.277%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X33Y15         FDRE                                         r  rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     1.979 r  rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.973     2.952    rx_cdc_graycounter0_q[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.299     3.251 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           0.815     4.067    storage_13_reg_i_8_n_0
    SLICE_X36Y15         LUT4 (Prop_lut4_I0_O)        0.124     4.191 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.411     5.602    p_2_in3_in
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     5.726 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.831     6.557    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.681 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.320     8.002    crc32_checker_sink_sink_ready
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.126 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.156     9.281    crc32_checker_crc_ce
    SLICE_X31Y12         FDSE                                         r  crc32_checker_crc_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X31Y12         FDSE                                         r  crc32_checker_crc_reg_reg[8]/C
                         clock pessimism              0.094    41.538    
                         clock uncertainty           -0.035    41.503    
    SLICE_X31Y12         FDSE (Setup_fdse_C_CE)      -0.205    41.298    crc32_checker_crc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         41.298    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                 32.017    

Slack (MET) :             32.306ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.556ns  (logic 1.461ns (19.336%)  route 6.095ns (80.664%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X14Y16         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.518     2.081 r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=13, routed)          1.216     3.298    liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.120     3.418 r  crc32_checker_crc_reg[28]_i_2/O
                         net (fo=4, routed)           1.114     4.532    crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.327     4.859 r  crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           0.806     5.665    crc32_checker_crc_next_reg[28]
    SLICE_X31Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.789 r  rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.879     6.668    rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.792 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.291     7.084    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.208 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.159     7.366    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.490 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.629     9.119    crc32_checker_source_source_payload_error
    SLICE_X9Y18          FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X9Y18          FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)       -0.062    41.425    rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.425    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                 32.306    

Slack (MET) :             32.330ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 1.461ns (19.377%)  route 6.079ns (80.623%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X14Y16         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.518     2.081 r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=13, routed)          1.216     3.298    liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.120     3.418 r  crc32_checker_crc_reg[28]_i_2/O
                         net (fo=4, routed)           1.114     4.532    crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.327     4.859 r  crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           0.806     5.665    crc32_checker_crc_next_reg[28]
    SLICE_X31Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.789 r  rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.879     6.668    rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.124     6.792 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.291     7.084    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.208 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.159     7.366    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.490 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.613     9.103    crc32_checker_source_source_payload_error
    SLICE_X9Y15          FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X9Y15          FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.079    41.526    
                         clock uncertainty           -0.035    41.491    
    SLICE_X9Y15          FDRE (Setup_fdre_C_D)       -0.058    41.433    rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.433    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                 32.330    

Slack (MET) :             32.338ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[24]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 1.214ns (16.403%)  route 6.187ns (83.597%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.560     1.560    eth_rx_clk
    SLICE_X33Y15         FDRE                                         r  rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.419     1.979 r  rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.973     2.952    rx_cdc_graycounter0_q[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I1_O)        0.299     3.251 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           0.815     4.067    storage_13_reg_i_8_n_0
    SLICE_X36Y15         LUT4 (Prop_lut4_I0_O)        0.124     4.191 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.411     5.602    p_2_in3_in
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     5.726 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.831     6.557    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.681 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.320     8.002    crc32_checker_sink_sink_ready
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.126 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.836     8.961    crc32_checker_crc_ce
    SLICE_X31Y11         FDSE                                         r  crc32_checker_crc_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.445    41.445    eth_rx_clk
    SLICE_X31Y11         FDSE                                         r  crc32_checker_crc_reg_reg[24]/C
                         clock pessimism              0.094    41.539    
                         clock uncertainty           -0.035    41.504    
    SLICE_X31Y11         FDSE (Setup_fdse_C_CE)      -0.205    41.299    crc32_checker_crc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         41.299    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                 32.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X31Y16         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.984    storage_11_reg_0_7_0_5/ADDRD0
    SLICE_X30Y16         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     0.827    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y16         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.573    
    SLICE_X30Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_11_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X31Y16         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.984    storage_11_reg_0_7_0_5/ADDRD0
    SLICE_X30Y16         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     0.827    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y16         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.254     0.573    
    SLICE_X30Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_11_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X31Y16         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.984    storage_11_reg_0_7_0_5/ADDRD0
    SLICE_X30Y16         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     0.827    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y16         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.254     0.573    
    SLICE_X30Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_11_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X31Y16         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.984    storage_11_reg_0_7_0_5/ADDRD0
    SLICE_X30Y16         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     0.827    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y16         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.254     0.573    
    SLICE_X30Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_11_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X31Y16         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.984    storage_11_reg_0_7_0_5/ADDRD0
    SLICE_X30Y16         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     0.827    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y16         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.254     0.573    
    SLICE_X30Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_11_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X31Y16         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.984    storage_11_reg_0_7_0_5/ADDRD0
    SLICE_X30Y16         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     0.827    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y16         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.254     0.573    
    SLICE_X30Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_11_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X31Y16         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.984    storage_11_reg_0_7_0_5/ADDRD0
    SLICE_X30Y16         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     0.827    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y16         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.254     0.573    
    SLICE_X30Y16         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.883    storage_11_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X31Y16         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.984    storage_11_reg_0_7_0_5/ADDRD0
    SLICE_X30Y16         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     0.827    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y16         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.254     0.573    
    SLICE_X30Y16         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.883    storage_11_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 crc32_checker_crc_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X31Y14         FDSE                                         r  crc32_checker_crc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDSE (Prop_fdse_C_Q)         0.141     0.702 r  crc32_checker_crc_reg_reg[6]/Q
                         net (fo=2, routed)           0.067     0.769    crc32_checker_crc_reg_reg_n_0_[6]
    SLICE_X30Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.814 r  crc32_checker_crc_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.814    crc32_checker_crc_next_reg[14]
    SLICE_X30Y14         FDSE                                         r  crc32_checker_crc_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.829     0.829    eth_rx_clk
    SLICE_X30Y14         FDSE                                         r  crc32_checker_crc_reg_reg[14]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X30Y14         FDSE (Hold_fdse_C_D)         0.120     0.694    crc32_checker_crc_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl8_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl8_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X37Y15         FDRE                                         r  xilinxmultiregimpl8_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  xilinxmultiregimpl8_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.757    xilinxmultiregimpl8_regs0[4]
    SLICE_X37Y15         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    eth_rx_clk
    SLICE_X37Y15         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[4]/C
                         clock pessimism             -0.267     0.561    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.075     0.636    xilinxmultiregimpl8_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3   storage_13_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X14Y18  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X14Y18  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y16  ps_crc_error_toggle_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y16  ps_preamble_error_toggle_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y15  rx_cdc_graycounter0_q_binary_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y15  rx_cdc_graycounter0_q_binary_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y15  rx_cdc_graycounter0_q_binary_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y14  rx_cdc_graycounter0_q_binary_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y15  rx_cdc_graycounter0_q_binary_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y15  storage_11_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y15  storage_11_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y15  storage_11_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y15  storage_11_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y15  storage_11_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y15  storage_11_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y15  storage_11_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y15  storage_11_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y16  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y16  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y16  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y16  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y16  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y16  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y16  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y16  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y16  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y16  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y16  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y16  storage_11_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.182ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.222ns  (logic 1.586ns (15.515%)  route 8.636ns (84.485%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.010     2.997    tx_cdc_graycounter1_q[2]
    SLICE_X33Y4          LUT4 (Prop_lut4_I0_O)        0.299     3.296 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.961    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.085 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.039    tx_cdc_asyncfifo_readable
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.124     5.163 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.856     6.020    padding_inserter_source_valid
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     6.760    crc32_inserter_source_valid
    SLICE_X36Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.147     8.032    preamble_inserter_sink_ready
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.156 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.052     9.208    tx_converter_converter_mux0
    SLICE_X29Y5          LUT6 (Prop_lut6_I1_O)        0.124     9.332 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.982    10.313    storage_12_reg_i_46_n_0
    SLICE_X32Y3          LUT4 (Prop_lut4_I1_O)        0.124    10.437 r  storage_12_reg_i_2/O
                         net (fo=2, routed)           1.353    11.791    tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.973    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -11.791    
  -------------------------------------------------------------------
                         slack                                 29.182    

Slack (MET) :             29.291ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.114ns  (logic 1.820ns (17.996%)  route 8.294ns (82.004%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.010     2.997    tx_cdc_graycounter1_q[2]
    SLICE_X33Y4          LUT4 (Prop_lut4_I0_O)        0.299     3.296 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.961    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.085 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.039    tx_cdc_asyncfifo_readable
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.124     5.163 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.856     6.020    padding_inserter_source_valid
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     6.760    crc32_inserter_source_valid
    SLICE_X36Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.147     8.032    preamble_inserter_sink_ready
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.156 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.907     9.063    tx_converter_converter_mux0
    SLICE_X29Y7          LUT3 (Prop_lut3_I2_O)        0.150     9.213 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.027    10.240    tx_converter_converter_mux__0
    SLICE_X29Y5          LUT5 (Prop_lut5_I2_O)        0.332    10.572 r  storage_12_reg_i_4/O
                         net (fo=2, routed)           1.110    11.682    tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.973    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                 29.291    

Slack (MET) :             29.501ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.903ns  (logic 1.820ns (18.378%)  route 8.083ns (81.622%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.010     2.997    tx_cdc_graycounter1_q[2]
    SLICE_X33Y4          LUT4 (Prop_lut4_I0_O)        0.299     3.296 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.961    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.085 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.039    tx_cdc_asyncfifo_readable
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.124     5.163 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.856     6.020    padding_inserter_source_valid
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     6.760    crc32_inserter_source_valid
    SLICE_X36Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.147     8.032    preamble_inserter_sink_ready
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.156 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.907     9.063    tx_converter_converter_mux0
    SLICE_X29Y7          LUT3 (Prop_lut3_I2_O)        0.150     9.213 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.857    10.070    tx_converter_converter_mux__0
    SLICE_X28Y5          LUT6 (Prop_lut6_I1_O)        0.332    10.402 r  storage_12_reg_i_3/O
                         net (fo=2, routed)           1.070    11.471    tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.973    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -11.471    
  -------------------------------------------------------------------
                         slack                                 29.501    

Slack (MET) :             29.626ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.778ns  (logic 1.820ns (18.613%)  route 7.958ns (81.387%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.010     2.997    tx_cdc_graycounter1_q[2]
    SLICE_X33Y4          LUT4 (Prop_lut4_I0_O)        0.299     3.296 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.961    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.085 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.039    tx_cdc_asyncfifo_readable
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.124     5.163 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.856     6.020    padding_inserter_source_valid
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     6.760    crc32_inserter_source_valid
    SLICE_X36Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.147     8.032    preamble_inserter_sink_ready
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.156 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.907     9.063    tx_converter_converter_mux0
    SLICE_X29Y7          LUT3 (Prop_lut3_I2_O)        0.150     9.213 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.850    10.062    tx_converter_converter_mux__0
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.332    10.394 r  storage_12_reg_i_6/O
                         net (fo=2, routed)           0.952    11.347    tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.973    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                 29.626    

Slack (MET) :             29.742ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.662ns  (logic 1.820ns (18.836%)  route 7.842ns (81.164%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.010     2.997    tx_cdc_graycounter1_q[2]
    SLICE_X33Y4          LUT4 (Prop_lut4_I0_O)        0.299     3.296 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.961    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.085 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.039    tx_cdc_asyncfifo_readable
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.124     5.163 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.856     6.020    padding_inserter_source_valid
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     6.760    crc32_inserter_source_valid
    SLICE_X36Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.147     8.032    preamble_inserter_sink_ready
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.156 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.907     9.063    tx_converter_converter_mux0
    SLICE_X29Y7          LUT3 (Prop_lut3_I2_O)        0.150     9.213 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.612     9.825    tx_converter_converter_mux__0
    SLICE_X29Y4          LUT4 (Prop_lut4_I0_O)        0.332    10.157 r  storage_12_reg_i_5/O
                         net (fo=2, routed)           1.074    11.231    tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.973    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                 29.742    

Slack (MET) :             29.895ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.509ns  (logic 1.820ns (19.139%)  route 7.689ns (80.861%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.010     2.997    tx_cdc_graycounter1_q[2]
    SLICE_X33Y4          LUT4 (Prop_lut4_I0_O)        0.299     3.296 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.961    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.085 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.039    tx_cdc_asyncfifo_readable
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.124     5.163 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.856     6.020    padding_inserter_source_valid
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     6.760    crc32_inserter_source_valid
    SLICE_X36Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.147     8.032    preamble_inserter_sink_ready
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.156 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.907     9.063    tx_converter_converter_mux0
    SLICE_X29Y7          LUT3 (Prop_lut3_I2_O)        0.150     9.213 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.462     9.675    tx_converter_converter_mux__0
    SLICE_X28Y5          LUT2 (Prop_lut2_I1_O)        0.332    10.007 r  storage_12_reg_i_7/O
                         net (fo=2, routed)           1.071    11.078    tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.973    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                 29.895    

Slack (MET) :             30.246ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.412ns  (logic 1.612ns (17.127%)  route 7.800ns (82.873%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.010     2.997    tx_cdc_graycounter1_q[2]
    SLICE_X33Y4          LUT4 (Prop_lut4_I0_O)        0.299     3.296 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.961    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.085 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.039    tx_cdc_asyncfifo_readable
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.124     5.163 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.856     6.020    padding_inserter_source_valid
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     6.760    crc32_inserter_source_valid
    SLICE_X36Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.147     8.032    preamble_inserter_sink_ready
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.156 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.052     9.208    tx_converter_converter_mux0
    SLICE_X29Y5          LUT6 (Prop_lut6_I1_O)        0.124     9.332 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.874    10.206    storage_12_reg_i_46_n_0
    SLICE_X32Y3          LUT5 (Prop_lut5_I1_O)        0.150    10.356 r  tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.624    10.980    tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X32Y3          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X32Y3          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X32Y3          FDRE (Setup_fdre_C_D)       -0.266    41.226    tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.226    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                 30.246    

Slack (MET) :             30.421ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.456ns  (logic 1.586ns (16.773%)  route 7.870ns (83.227%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.010     2.997    tx_cdc_graycounter1_q[2]
    SLICE_X33Y4          LUT4 (Prop_lut4_I0_O)        0.299     3.296 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.961    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.085 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.039    tx_cdc_asyncfifo_readable
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.124     5.163 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.856     6.020    padding_inserter_source_valid
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     6.760    crc32_inserter_source_valid
    SLICE_X36Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.147     8.032    preamble_inserter_sink_ready
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.156 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.052     9.208    tx_converter_converter_mux0
    SLICE_X29Y5          LUT6 (Prop_lut6_I1_O)        0.124     9.332 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.982    10.313    storage_12_reg_i_46_n_0
    SLICE_X32Y3          LUT4 (Prop_lut4_I1_O)        0.124    10.437 r  storage_12_reg_i_2/O
                         net (fo=2, routed)           0.587    11.024    tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X32Y3          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X32Y3          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X32Y3          FDRE (Setup_fdre_C_D)       -0.047    41.445    tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.445    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                 30.421    

Slack (MET) :             30.478ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.394ns  (logic 1.820ns (19.373%)  route 7.574ns (80.627%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.010     2.997    tx_cdc_graycounter1_q[2]
    SLICE_X33Y4          LUT4 (Prop_lut4_I0_O)        0.299     3.296 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.961    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.085 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.039    tx_cdc_asyncfifo_readable
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.124     5.163 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.856     6.020    padding_inserter_source_valid
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     6.760    crc32_inserter_source_valid
    SLICE_X36Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.147     8.032    preamble_inserter_sink_ready
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.156 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.907     9.063    tx_converter_converter_mux0
    SLICE_X29Y7          LUT3 (Prop_lut3_I2_O)        0.150     9.213 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.027    10.240    tx_converter_converter_mux__0
    SLICE_X29Y5          LUT5 (Prop_lut5_I2_O)        0.332    10.572 r  storage_12_reg_i_4/O
                         net (fo=2, routed)           0.391    10.963    tx_cdc_graycounter1_q_next_binary[3]
    SLICE_X29Y5          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.450    41.450    eth_tx_clk
    SLICE_X29Y5          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism              0.093    41.543    
                         clock uncertainty           -0.035    41.508    
    SLICE_X29Y5          FDRE (Setup_fdre_C_D)       -0.067    41.441    tx_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         41.441    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 30.478    

Slack (MET) :             30.565ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 1.820ns (19.535%)  route 7.497ns (80.465%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.010     2.997    tx_cdc_graycounter1_q[2]
    SLICE_X33Y4          LUT4 (Prop_lut4_I0_O)        0.299     3.296 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.665     3.961    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.085 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.954     5.039    tx_cdc_asyncfifo_readable
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.124     5.163 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.856     6.020    padding_inserter_source_valid
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.144 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     6.760    crc32_inserter_source_valid
    SLICE_X36Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.884 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.147     8.032    preamble_inserter_sink_ready
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.156 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.907     9.063    tx_converter_converter_mux0
    SLICE_X29Y7          LUT3 (Prop_lut3_I2_O)        0.150     9.213 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.857    10.070    tx_converter_converter_mux__0
    SLICE_X28Y5          LUT6 (Prop_lut6_I1_O)        0.332    10.402 r  storage_12_reg_i_3/O
                         net (fo=2, routed)           0.484    10.885    tx_cdc_graycounter1_q_next_binary[4]
    SLICE_X28Y5          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.450    41.450    eth_tx_clk
    SLICE_X28Y5          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.093    41.543    
                         clock uncertainty           -0.035    41.508    
    SLICE_X28Y5          FDRE (Setup_fdre_C_D)       -0.058    41.450    tx_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         41.450    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                 30.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X33Y3          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl5_regs0[6]
    SLICE_X33Y3          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X33Y3          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.076     0.641    xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X33Y3          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl5_regs0[0]
    SLICE_X33Y3          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X33Y3          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.075     0.640    xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X33Y5          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl5_regs0[1]
    SLICE_X33Y5          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X33Y5          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X33Y5          FDRE (Hold_fdre_C_D)         0.075     0.640    xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X33Y4          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl5_regs0[2]
    SLICE_X33Y4          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X33Y4          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.075     0.640    xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X33Y5          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl5_regs0[3]
    SLICE_X33Y5          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X33Y5          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X33Y5          FDRE (Hold_fdre_C_D)         0.071     0.636    xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X33Y4          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl5_regs0[4]
    SLICE_X33Y4          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X33Y4          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.071     0.636    xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X33Y3          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl5_regs0[5]
    SLICE_X33Y3          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X33Y3          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.071     0.636    xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X30Y6          FDSE                                         r  crc32_inserter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDSE (Prop_fdse_C_Q)         0.164     0.729 r  crc32_inserter_reg_reg[17]/Q
                         net (fo=2, routed)           0.093     0.822    p_32_in
    SLICE_X31Y6          LUT3 (Prop_lut3_I2_O)        0.048     0.870 r  crc32_inserter_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     0.870    crc32_inserter_next_reg[25]
    SLICE_X31Y6          FDSE                                         r  crc32_inserter_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X31Y6          FDSE                                         r  crc32_inserter_reg_reg[25]/C
                         clock pessimism             -0.256     0.578    
    SLICE_X31Y6          FDSE (Hold_fdse_C_D)         0.107     0.685    crc32_inserter_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.293%)  route 0.113ns (37.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X31Y7          FDSE                                         r  crc32_inserter_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDSE (Prop_fdse_C_Q)         0.141     0.705 r  crc32_inserter_reg_reg[10]/Q
                         net (fo=2, routed)           0.113     0.817    p_25_in
    SLICE_X32Y7          LUT4 (Prop_lut4_I3_O)        0.045     0.862 r  crc32_inserter_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.862    crc32_inserter_next_reg[18]
    SLICE_X32Y7          FDSE                                         r  crc32_inserter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X32Y7          FDSE                                         r  crc32_inserter_reg_reg[18]/C
                         clock pessimism             -0.253     0.580    
    SLICE_X32Y7          FDSE (Hold_fdse_C_D)         0.091     0.671    crc32_inserter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.679%)  route 0.119ns (36.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X30Y6          FDSE                                         r  crc32_inserter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDSE (Prop_fdse_C_Q)         0.164     0.729 r  crc32_inserter_reg_reg[6]/Q
                         net (fo=2, routed)           0.119     0.848    p_21_in
    SLICE_X30Y7          LUT6 (Prop_lut6_I5_O)        0.045     0.893 r  crc32_inserter_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.893    crc32_inserter_next_reg[14]
    SLICE_X30Y7          FDSE                                         r  crc32_inserter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X30Y7          FDSE                                         r  crc32_inserter_reg_reg[14]/C
                         clock pessimism             -0.253     0.580    
    SLICE_X30Y7          FDSE (Hold_fdse_C_D)         0.121     0.701    crc32_inserter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1   storage_12_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X14Y13  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X14Y13  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y10  preamble_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y10  preamble_inserter_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y10  preamble_inserter_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y3   xilinxmultiregimpl5_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y5   xilinxmultiregimpl5_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y4   xilinxmultiregimpl5_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y5   xilinxmultiregimpl5_regs0_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y13  FDPE_8/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y13  FDPE_8/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y13  FDPE_9/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y13  FDPE_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y10  preamble_inserter_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y10  preamble_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y10  preamble_inserter_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y3   xilinxmultiregimpl5_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y5   xilinxmultiregimpl5_regs0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y4   xilinxmultiregimpl5_regs0_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y13  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y13  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y13  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y13  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y10  preamble_inserter_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y10  preamble_inserter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y10  preamble_inserter_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y10  preamble_inserter_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y10  preamble_inserter_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y10  preamble_inserter_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.117ns  (logic 3.844ns (42.162%)  route 5.273ns (57.838%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.040     5.106    picorv32/tag_mem_reg[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.230 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.230    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.762 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.762    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.071     6.946    picorv32/netsoc_interface0_wb_sdram_ack0
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.070 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.307     7.377    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.501 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.568     8.069    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.193 r  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.700     8.893    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.017 r  picorv32/reg_op1[31]_i_4/O
                         net (fo=3, routed)           0.427     9.444    picorv32/set_mem_do_wdata21_out
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.568 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          1.161    10.729    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  picorv32/reg_op1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4401, routed)        1.454    11.454    picorv32/clk100
    SLICE_X48Y44         FDRE                                         r  picorv32/reg_op1_reg[20]/C
                         clock pessimism              0.093    11.547    
                         clock uncertainty           -0.057    11.491    
    SLICE_X48Y44         FDRE (Setup_fdre_C_CE)      -0.205    11.286    picorv32/reg_op1_reg[20]
  -------------------------------------------------------------------
                         required time                         11.286    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 4.080ns (46.213%)  route 4.749ns (53.787%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.040     5.106    picorv32/tag_mem_reg[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.230 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.230    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.762 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.762    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.071     6.946    picorv32/netsoc_interface0_wb_sdram_ack0
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.070 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.307     7.377    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.501 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.894     8.395    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X48Y30         LUT3 (Prop_lut3_I1_O)        0.152     8.547 f  picorv32/mem_rdata_q[31]_i_1/O
                         net (fo=4, routed)           0.670     9.218    picorv32/p_0_in__0[6]
    SLICE_X49Y31         LUT5 (Prop_lut5_I0_O)        0.332     9.550 r  picorv32/instr_retirq_i_2/O
                         net (fo=3, routed)           0.286     9.836    picorv32/instr_retirq_i_2_n_0
    SLICE_X49Y31         LUT5 (Prop_lut5_I1_O)        0.124     9.960 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.481    10.440    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X49Y30         FDRE                                         r  picorv32/decoded_rs1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4401, routed)        1.443    11.443    picorv32/clk100
    SLICE_X49Y30         FDRE                                         r  picorv32/decoded_rs1_reg[0]/C
                         clock pessimism              0.093    11.536    
                         clock uncertainty           -0.057    11.480    
    SLICE_X49Y30         FDRE (Setup_fdre_C_R)       -0.429    11.051    picorv32/decoded_rs1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.051    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 4.080ns (46.213%)  route 4.749ns (53.787%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.040     5.106    picorv32/tag_mem_reg[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.230 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.230    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.762 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.762    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.071     6.946    picorv32/netsoc_interface0_wb_sdram_ack0
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.070 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.307     7.377    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.501 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.894     8.395    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X48Y30         LUT3 (Prop_lut3_I1_O)        0.152     8.547 f  picorv32/mem_rdata_q[31]_i_1/O
                         net (fo=4, routed)           0.670     9.218    picorv32/p_0_in__0[6]
    SLICE_X49Y31         LUT5 (Prop_lut5_I0_O)        0.332     9.550 r  picorv32/instr_retirq_i_2/O
                         net (fo=3, routed)           0.286     9.836    picorv32/instr_retirq_i_2_n_0
    SLICE_X49Y31         LUT5 (Prop_lut5_I1_O)        0.124     9.960 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.481    10.440    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X49Y30         FDRE                                         r  picorv32/decoded_rs1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4401, routed)        1.443    11.443    picorv32/clk100
    SLICE_X49Y30         FDRE                                         r  picorv32/decoded_rs1_reg[1]/C
                         clock pessimism              0.093    11.536    
                         clock uncertainty           -0.057    11.480    
    SLICE_X49Y30         FDRE (Setup_fdre_C_R)       -0.429    11.051    picorv32/decoded_rs1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.051    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 4.080ns (46.213%)  route 4.749ns (53.787%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.040     5.106    picorv32/tag_mem_reg[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.230 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.230    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.762 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.762    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.071     6.946    picorv32/netsoc_interface0_wb_sdram_ack0
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.070 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.307     7.377    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.501 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.894     8.395    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X48Y30         LUT3 (Prop_lut3_I1_O)        0.152     8.547 f  picorv32/mem_rdata_q[31]_i_1/O
                         net (fo=4, routed)           0.670     9.218    picorv32/p_0_in__0[6]
    SLICE_X49Y31         LUT5 (Prop_lut5_I0_O)        0.332     9.550 r  picorv32/instr_retirq_i_2/O
                         net (fo=3, routed)           0.286     9.836    picorv32/instr_retirq_i_2_n_0
    SLICE_X49Y31         LUT5 (Prop_lut5_I1_O)        0.124     9.960 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.481    10.440    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X49Y30         FDRE                                         r  picorv32/decoded_rs1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4401, routed)        1.443    11.443    picorv32/clk100
    SLICE_X49Y30         FDRE                                         r  picorv32/decoded_rs1_reg[2]/C
                         clock pessimism              0.093    11.536    
                         clock uncertainty           -0.057    11.480    
    SLICE_X49Y30         FDRE (Setup_fdre_C_R)       -0.429    11.051    picorv32/decoded_rs1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.051    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 4.080ns (46.213%)  route 4.749ns (53.787%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.040     5.106    picorv32/tag_mem_reg[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.230 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.230    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.762 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.762    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.071     6.946    picorv32/netsoc_interface0_wb_sdram_ack0
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.070 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.307     7.377    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.501 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.894     8.395    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X48Y30         LUT3 (Prop_lut3_I1_O)        0.152     8.547 f  picorv32/mem_rdata_q[31]_i_1/O
                         net (fo=4, routed)           0.670     9.218    picorv32/p_0_in__0[6]
    SLICE_X49Y31         LUT5 (Prop_lut5_I0_O)        0.332     9.550 r  picorv32/instr_retirq_i_2/O
                         net (fo=3, routed)           0.286     9.836    picorv32/instr_retirq_i_2_n_0
    SLICE_X49Y31         LUT5 (Prop_lut5_I1_O)        0.124     9.960 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.481    10.440    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X49Y30         FDRE                                         r  picorv32/decoded_rs1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4401, routed)        1.443    11.443    picorv32/clk100
    SLICE_X49Y30         FDRE                                         r  picorv32/decoded_rs1_reg[3]/C
                         clock pessimism              0.093    11.536    
                         clock uncertainty           -0.057    11.480    
    SLICE_X49Y30         FDRE (Setup_fdre_C_R)       -0.429    11.051    picorv32/decoded_rs1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.051    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 4.080ns (46.213%)  route 4.749ns (53.787%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.040     5.106    picorv32/tag_mem_reg[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.230 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.230    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.762 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.762    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.071     6.946    picorv32/netsoc_interface0_wb_sdram_ack0
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.070 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.307     7.377    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.501 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.894     8.395    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X48Y30         LUT3 (Prop_lut3_I1_O)        0.152     8.547 f  picorv32/mem_rdata_q[31]_i_1/O
                         net (fo=4, routed)           0.670     9.218    picorv32/p_0_in__0[6]
    SLICE_X49Y31         LUT5 (Prop_lut5_I0_O)        0.332     9.550 r  picorv32/instr_retirq_i_2/O
                         net (fo=3, routed)           0.286     9.836    picorv32/instr_retirq_i_2_n_0
    SLICE_X49Y31         LUT5 (Prop_lut5_I1_O)        0.124     9.960 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.481    10.440    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X49Y30         FDRE                                         r  picorv32/decoded_rs1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4401, routed)        1.443    11.443    picorv32/clk100
    SLICE_X49Y30         FDRE                                         r  picorv32/decoded_rs1_reg[4]/C
                         clock pessimism              0.093    11.536    
                         clock uncertainty           -0.057    11.480    
    SLICE_X49Y30         FDRE (Setup_fdre_C_R)       -0.429    11.051    picorv32/decoded_rs1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.051    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 3.844ns (42.993%)  route 5.097ns (57.007%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.040     5.106    picorv32/tag_mem_reg[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.230 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.230    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.762 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.762    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.071     6.946    picorv32/netsoc_interface0_wb_sdram_ack0
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.070 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.307     7.377    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.501 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.568     8.069    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.193 r  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.700     8.893    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.017 r  picorv32/reg_op1[31]_i_4/O
                         net (fo=3, routed)           0.427     9.444    picorv32/set_mem_do_wdata21_out
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.568 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.985    10.553    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  picorv32/reg_op1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4401, routed)        1.451    11.451    picorv32/clk100
    SLICE_X45Y45         FDRE                                         r  picorv32/reg_op1_reg[26]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X45Y45         FDRE (Setup_fdre_C_CE)      -0.205    11.269    picorv32/reg_op1_reg[26]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 3.844ns (42.993%)  route 5.097ns (57.007%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.040     5.106    picorv32/tag_mem_reg[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.230 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.230    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.762 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.762    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.071     6.946    picorv32/netsoc_interface0_wb_sdram_ack0
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.070 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.307     7.377    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.501 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.568     8.069    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.193 r  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.700     8.893    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.017 r  picorv32/reg_op1[31]_i_4/O
                         net (fo=3, routed)           0.427     9.444    picorv32/set_mem_do_wdata21_out
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.568 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.985    10.553    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  picorv32/reg_op1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4401, routed)        1.451    11.451    picorv32/clk100
    SLICE_X45Y45         FDRE                                         r  picorv32/reg_op1_reg[28]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X45Y45         FDRE (Setup_fdre_C_CE)      -0.205    11.269    picorv32/reg_op1_reg[28]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 3.844ns (42.997%)  route 5.096ns (57.003%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.040     5.106    picorv32/tag_mem_reg[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.230 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.230    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.762 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.762    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.071     6.946    picorv32/netsoc_interface0_wb_sdram_ack0
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.070 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.307     7.377    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.501 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.568     8.069    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.193 r  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.700     8.893    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.017 r  picorv32/reg_op1[31]_i_4/O
                         net (fo=3, routed)           0.427     9.444    picorv32/set_mem_do_wdata21_out
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.568 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.984    10.552    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X44Y45         FDRE                                         r  picorv32/reg_op1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4401, routed)        1.451    11.451    picorv32/clk100
    SLICE_X44Y45         FDRE                                         r  picorv32/reg_op1_reg[27]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X44Y45         FDRE (Setup_fdre_C_CE)      -0.205    11.269    picorv32/reg_op1_reg[27]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 3.844ns (43.216%)  route 5.051ns (56.784%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.040     5.106    picorv32/tag_mem_reg[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.230 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.230    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.762 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.762    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.876 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.071     6.946    picorv32/netsoc_interface0_wb_sdram_ack0
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.070 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.307     7.377    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.501 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.568     8.069    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.193 r  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.700     8.893    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.017 r  picorv32/reg_op1[31]_i_4/O
                         net (fo=3, routed)           0.427     9.444    picorv32/set_mem_do_wdata21_out
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.568 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.938    10.507    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X47Y45         FDRE                                         r  picorv32/reg_op1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4401, routed)        1.451    11.451    picorv32/clk100
    SLICE_X47Y45         FDRE                                         r  picorv32/reg_op1_reg[22]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X47Y45         FDRE (Setup_fdre_C_CE)      -0.205    11.269    picorv32/reg_op1_reg[22]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  0.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 picorv32/mem_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tag_mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.568     0.568    picorv32/clk100
    SLICE_X49Y43         FDRE                                         r  picorv32/mem_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  picorv32/mem_addr_reg[27]/Q
                         net (fo=2, routed)           0.233     0.942    netsoc_picorv32_mem_addr[27]
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.878     0.878    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
                         clock pessimism             -0.254     0.624    
    RAMB18_X1Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     0.920    tag_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 netsoc_uart_phy_storage_full_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_uart_phy_phase_accumulator_rx_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.251ns (64.232%)  route 0.140ns (35.768%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.566     0.566    sys_clk
    SLICE_X37Y49         FDSE                                         r  netsoc_uart_phy_storage_full_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDSE (Prop_fdse_C_Q)         0.141     0.707 r  netsoc_uart_phy_storage_full_reg[17]/Q
                         net (fo=3, routed)           0.140     0.846    netsoc_uart_phy_storage[17]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.891 r  netsoc_uart_phy_phase_accumulator_rx[19]_i_4/O
                         net (fo=1, routed)           0.000     0.891    netsoc_uart_phy_phase_accumulator_rx[19]_i_4_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.956 r  netsoc_uart_phy_phase_accumulator_rx_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.956    netsoc_uart_phy_phase_accumulator_rx0[17]
    SLICE_X39Y50         FDRE                                         r  netsoc_uart_phy_phase_accumulator_rx_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.828     0.828    sys_clk
    SLICE_X39Y50         FDRE                                         r  netsoc_uart_phy_phase_accumulator_rx_reg[17]/C
                         clock pessimism              0.000     0.828    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     0.933    netsoc_uart_phy_phase_accumulator_rx_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 netsoc_uart_phy_storage_full_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_uart_phy_phase_accumulator_rx_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.256ns (63.043%)  route 0.150ns (36.957%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.566     0.566    sys_clk
    SLICE_X37Y49         FDSE                                         r  netsoc_uart_phy_storage_full_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDSE (Prop_fdse_C_Q)         0.141     0.707 r  netsoc_uart_phy_storage_full_reg[16]/Q
                         net (fo=3, routed)           0.150     0.857    netsoc_uart_phy_storage[16]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.902 r  netsoc_uart_phy_phase_accumulator_rx[19]_i_5/O
                         net (fo=1, routed)           0.000     0.902    netsoc_uart_phy_phase_accumulator_rx[19]_i_5_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.972 r  netsoc_uart_phy_phase_accumulator_rx_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.972    netsoc_uart_phy_phase_accumulator_rx0[16]
    SLICE_X39Y50         FDRE                                         r  netsoc_uart_phy_phase_accumulator_rx_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.828     0.828    sys_clk
    SLICE_X39Y50         FDRE                                         r  netsoc_uart_phy_phase_accumulator_rx_reg[16]/C
                         clock pessimism              0.000     0.828    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     0.933    netsoc_uart_phy_phase_accumulator_rx_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 netsoc_uart_phy_phase_accumulator_tx_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_uart_phy_phase_accumulator_tx_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.342ns (83.106%)  route 0.070ns (16.894%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.566     0.566    sys_clk
    SLICE_X40Y49         FDRE                                         r  netsoc_uart_phy_phase_accumulator_tx_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_uart_phy_phase_accumulator_tx_reg[17]/Q
                         net (fo=2, routed)           0.069     0.775    netsoc_uart_phy_phase_accumulator_tx[17]
    SLICE_X40Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.922 r  netsoc_uart_phy_phase_accumulator_tx_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.923    netsoc_uart_phy_phase_accumulator_tx_reg[19]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.977 r  netsoc_uart_phy_phase_accumulator_tx_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.977    netsoc_uart_phy_phase_accumulator_tx0[20]
    SLICE_X40Y50         FDRE                                         r  netsoc_uart_phy_phase_accumulator_tx_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.830     0.830    sys_clk
    SLICE_X40Y50         FDRE                                         r  netsoc_uart_phy_phase_accumulator_tx_reg[20]/C
                         clock pessimism              0.000     0.830    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     0.935    netsoc_uart_phy_phase_accumulator_tx_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.557     0.557    sys_clk
    SLICE_X39Y19         FDRE                                         r  writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.927    storage_14_reg_0_1_12_17/ADDRD0
    SLICE_X38Y19         RAMD32                                       r  storage_14_reg_0_1_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.824     0.824    storage_14_reg_0_1_12_17/WCLK
    SLICE_X38Y19         RAMD32                                       r  storage_14_reg_0_1_12_17/RAMA/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X38Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_14_reg_0_1_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.557     0.557    sys_clk
    SLICE_X39Y19         FDRE                                         r  writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.927    storage_14_reg_0_1_12_17/ADDRD0
    SLICE_X38Y19         RAMD32                                       r  storage_14_reg_0_1_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.824     0.824    storage_14_reg_0_1_12_17/WCLK
    SLICE_X38Y19         RAMD32                                       r  storage_14_reg_0_1_12_17/RAMA_D1/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X38Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_14_reg_0_1_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.557     0.557    sys_clk
    SLICE_X39Y19         FDRE                                         r  writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.927    storage_14_reg_0_1_12_17/ADDRD0
    SLICE_X38Y19         RAMD32                                       r  storage_14_reg_0_1_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.824     0.824    storage_14_reg_0_1_12_17/WCLK
    SLICE_X38Y19         RAMD32                                       r  storage_14_reg_0_1_12_17/RAMB/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X38Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_14_reg_0_1_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.557     0.557    sys_clk
    SLICE_X39Y19         FDRE                                         r  writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.927    storage_14_reg_0_1_12_17/ADDRD0
    SLICE_X38Y19         RAMD32                                       r  storage_14_reg_0_1_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.824     0.824    storage_14_reg_0_1_12_17/WCLK
    SLICE_X38Y19         RAMD32                                       r  storage_14_reg_0_1_12_17/RAMB_D1/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X38Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_14_reg_0_1_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.557     0.557    sys_clk
    SLICE_X39Y19         FDRE                                         r  writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.927    storage_14_reg_0_1_12_17/ADDRD0
    SLICE_X38Y19         RAMD32                                       r  storage_14_reg_0_1_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.824     0.824    storage_14_reg_0_1_12_17/WCLK
    SLICE_X38Y19         RAMD32                                       r  storage_14_reg_0_1_12_17/RAMC/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X38Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_14_reg_0_1_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.557     0.557    sys_clk
    SLICE_X39Y19         FDRE                                         r  writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.927    storage_14_reg_0_1_12_17/ADDRD0
    SLICE_X38Y19         RAMD32                                       r  storage_14_reg_0_1_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4401, routed)        0.824     0.824    storage_14_reg_0_1_12_17/WCLK
    SLICE_X38Y19         RAMD32                                       r  storage_14_reg_0_1_12_17/RAMC_D1/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X38Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_14_reg_0_1_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6   data_mem_grain15_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y5   data_mem_grain1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   mem_1_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   mem_1_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y11  mem_grain0_1_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_14_reg_0_1_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_14_reg_0_1_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_14_reg_0_1_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_14_reg_0_1_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_14_reg_0_1_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_14_reg_0_1_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_14_reg_0_1_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_14_reg_0_1_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y21  storage_14_reg_0_1_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y21  storage_14_reg_0_1_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19  storage_14_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19  storage_14_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19  storage_14_reg_0_1_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19  storage_14_reg_0_1_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19  storage_14_reg_0_1_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19  storage_14_reg_0_1_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19  storage_14_reg_0_1_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19  storage_14_reg_0_1_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_14_reg_0_1_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_14_reg_0_1_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.676ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y47         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.598     3.871    clk200_clk
    SLICE_X65Y47         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.871    
                         clock uncertainty           -0.125     3.747    
    SLICE_X65Y47         FDPE (Setup_fdpe_C_D)       -0.005     3.742    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.742    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.676    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.435ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X14Y18         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     2.561    eth_rx_clk
    SLICE_X14Y18         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.561    
                         clock uncertainty           -0.025     2.536    
    SLICE_X14Y18         FDPE (Setup_fdpe_C_D)       -0.035     2.501    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.501    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.435    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.438ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X14Y13         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     2.564    eth_tx_clk
    SLICE_X14Y13         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.564    
                         clock uncertainty           -0.025     2.539    
    SLICE_X14Y13         FDPE (Setup_fdpe_C_D)       -0.035     2.504    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.504    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.438    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.382ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X62Y52         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4401, routed)        0.592     2.592    sys_clk
    SLICE_X62Y52         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.592    
                         clock uncertainty           -0.129     2.462    
    SLICE_X62Y52         FDPE (Setup_fdpe_C_D)       -0.005     2.457    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.457    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.382    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.070 (r) | FAST    |     2.347 (r) | SLOW    | pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.620 (r) | SLOW    |    -0.474 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.954 (r) | SLOW    |    -0.638 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.922 (r) | SLOW    |    -0.624 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.893 (r) | SLOW    |    -0.590 (r) | FAST    |            |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     4.853 (r) | SLOW    |    -0.848 (r) | FAST    |            |
sys_clk    | cpu_reset        | FDPE           | -        |     2.644 (r) | SLOW    |    -0.379 (r) | FAST    |            |
sys_clk    | eth_mdio         | FDRE           | -        |     2.438 (r) | SLOW    |    -0.363 (r) | FAST    |            |
sys_clk    | serial_rx        | FDRE           | -        |     4.487 (r) | SLOW    |    -1.203 (r) | FAST    |            |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.485 (r) | SLOW    |    -0.246 (r) | FAST    |            |
sys_clk    | user_btn0        | FDRE           | -        |     5.991 (r) | SLOW    |    -1.639 (r) | FAST    |            |
sys_clk    | user_btn1        | FDRE           | -        |     5.752 (r) | SLOW    |    -1.614 (r) | FAST    |            |
sys_clk    | user_btn2        | FDRE           | -        |     6.351 (r) | SLOW    |    -1.699 (r) | FAST    |            |
sys_clk    | user_btn3        | FDRE           | -        |     6.157 (r) | SLOW    |    -1.523 (r) | FAST    |            |
sys_clk    | user_sw0         | FDRE           | -        |     4.788 (r) | SLOW    |    -1.319 (r) | FAST    |            |
sys_clk    | user_sw1         | FDRE           | -        |     4.698 (r) | SLOW    |    -1.277 (r) | FAST    |            |
sys_clk    | user_sw2         | FDRE           | -        |     3.962 (r) | SLOW    |    -1.008 (r) | FAST    |            |
sys_clk    | user_sw3         | FDRE           | -        |     4.189 (r) | SLOW    |    -1.137 (r) | FAST    |            |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.837 (r) | SLOW    |      3.448 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.703 (r) | SLOW    |      3.419 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.735 (r) | SLOW    |      3.435 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.710 (r) | SLOW    |      3.429 (r) | FAST    |               |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      9.168 (r) | SLOW    |      3.153 (r) | FAST    |               |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.737 (r) | SLOW    |      1.652 (r) | FAST    |               |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.339 (r) | SLOW    |      1.921 (r) | FAST    |               |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.489 (r) | SLOW    |      1.985 (r) | FAST    |               |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.875 (r) | SLOW    |      1.694 (r) | FAST    |               |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.037 (r) | SLOW    |      1.785 (r) | FAST    |               |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.629 (r) | SLOW    |      2.056 (r) | FAST    |               |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.587 (r) | SLOW    |      1.590 (r) | FAST    |               |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.887 (r) | SLOW    |      1.720 (r) | FAST    |               |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.530 (r) | SLOW    |      1.612 (r) | FAST    |               |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.970 (r) | SLOW    |      1.768 (r) | FAST    |               |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.529 (r) | SLOW    |      1.619 (r) | FAST    |               |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.670 (r) | SLOW    |      1.662 (r) | FAST    |               |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.669 (r) | SLOW    |      1.661 (r) | FAST    |               |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.830 (r) | SLOW    |      1.712 (r) | FAST    |               |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.379 (r) | SLOW    |      1.554 (r) | FAST    |               |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.680 (r) | SLOW    |      1.648 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.188 (r) | SLOW    |      1.836 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.228 (r) | SLOW    |      1.445 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.189 (r) | SLOW    |      1.844 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.229 (r) | SLOW    |      1.440 (r) | FAST    |               |
sys_clk    | eth_mdc          | FDRE           | -     |     10.361 (r) | SLOW    |      3.578 (r) | FAST    |               |
sys_clk    | eth_mdio         | FDSE           | -     |     10.288 (r) | SLOW    |      3.380 (r) | FAST    |               |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.604 (r) | SLOW    |      3.160 (r) | FAST    |               |
sys_clk    | serial_tx        | FDSE           | -     |     10.106 (r) | SLOW    |      3.343 (r) | FAST    |               |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.287 (r) | SLOW    |      2.715 (r) | FAST    |               |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |      9.530 (r) | SLOW    |      2.859 (r) | FAST    |               |
sys_clk    | user_led0        | FDRE           | -     |      8.719 (r) | SLOW    |      2.800 (r) | FAST    |               |
sys_clk    | user_led1        | FDRE           | -     |      8.570 (r) | SLOW    |      2.694 (r) | FAST    |               |
sys_clk    | user_led2        | FDRE           | -     |      9.490 (r) | SLOW    |      3.210 (r) | FAST    |               |
sys_clk    | user_led3        | FDRE           | -     |      9.640 (r) | SLOW    |      3.259 (r) | FAST    |               |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.791 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.137 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.323 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.818 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.967 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.908 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.413 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.443 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.479 ns
Ideal Clock Offset to Actual Clock: -1.714 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.620 (r) | SLOW    | -0.474 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.954 (r) | SLOW    | -0.638 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.922 (r) | SLOW    | -0.624 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.893 (r) | SLOW    | -0.590 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.954 (r) | SLOW    | -0.474 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.250 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.737 (r) | SLOW    |   1.652 (r) | FAST    |    0.358 |
ddram_dq[1]        |   7.339 (r) | SLOW    |   1.921 (r) | FAST    |    0.960 |
ddram_dq[2]        |   7.489 (r) | SLOW    |   1.985 (r) | FAST    |    1.110 |
ddram_dq[3]        |   6.875 (r) | SLOW    |   1.694 (r) | FAST    |    0.496 |
ddram_dq[4]        |   7.037 (r) | SLOW    |   1.785 (r) | FAST    |    0.658 |
ddram_dq[5]        |   7.629 (r) | SLOW    |   2.056 (r) | FAST    |    1.250 |
ddram_dq[6]        |   6.587 (r) | SLOW    |   1.590 (r) | FAST    |    0.208 |
ddram_dq[7]        |   6.887 (r) | SLOW    |   1.720 (r) | FAST    |    0.508 |
ddram_dq[8]        |   6.530 (r) | SLOW    |   1.612 (r) | FAST    |    0.151 |
ddram_dq[9]        |   6.970 (r) | SLOW    |   1.768 (r) | FAST    |    0.591 |
ddram_dq[10]       |   6.529 (r) | SLOW    |   1.619 (r) | FAST    |    0.150 |
ddram_dq[11]       |   6.670 (r) | SLOW    |   1.662 (r) | FAST    |    0.291 |
ddram_dq[12]       |   6.669 (r) | SLOW    |   1.661 (r) | FAST    |    0.290 |
ddram_dq[13]       |   6.830 (r) | SLOW    |   1.712 (r) | FAST    |    0.451 |
ddram_dq[14]       |   6.379 (r) | SLOW    |   1.554 (r) | FAST    |    0.000 |
ddram_dq[15]       |   6.680 (r) | SLOW    |   1.648 (r) | FAST    |    0.301 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.629 (r) | SLOW    |   1.554 (r) | FAST    |    1.250 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.961 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.188 (r) | SLOW    |   1.836 (r) | FAST    |    0.960 |
ddram_dqs_n[1]     |   6.228 (r) | SLOW    |   1.445 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.189 (r) | SLOW    |   1.844 (r) | FAST    |    0.961 |
ddram_dqs_p[1]     |   6.229 (r) | SLOW    |   1.440 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.189 (r) | SLOW    |   1.440 (r) | FAST    |    0.961 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.134 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.837 (r) | SLOW    |   3.448 (r) | FAST    |    0.134 |
eth_tx_data[1]     |   9.703 (r) | SLOW    |   3.419 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   9.735 (r) | SLOW    |   3.435 (r) | FAST    |    0.032 |
eth_tx_data[3]     |   9.710 (r) | SLOW    |   3.429 (r) | FAST    |    0.010 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.837 (r) | SLOW    |   3.419 (r) | FAST    |    0.134 |
-------------------+-------------+---------+-------------+---------+----------+




