<?xml version="1.0"?>
<nidocument>
<nicomment>
<nifamily displayname="LabVIEW FPGA" familyname="LabVIEW FPGA">
</nifamily>
</nicomment>
<nierror code="-61515">
LabVIEW FPGA: Local variables are not allowed in the top-level VI in IP export.
</nierror>
<nierror code="-61514">
LabVIEW FPGA: This function or VI is not allowed in IP export.
</nierror>
<nierror code="-61513">
LabVIEW FPGA: This node is not allowed in IP export.
</nierror>
<nierror code="-61512">
LabVIEW FPGA: The destination directory path cannot contain parentheses.
</nierror>
<nierror code="-61511">
LabVIEW FPGA: Unsupported file type.
</nierror>
<nierror code="-61510">
LabVIEW FPGA: Cannot access distributed RAM from different clock domains.
</nierror>
<nierror code="-61509">
LabVIEW FPGA: Unsupported number of elements per read or write on the current target.
</nierror>
<nierror code="-61508">
LabVIEW FPGA: Node not supported in single-cycle Timed Loops.
</nierror>
<nierror code="-61507">
LabVIEW FPGA: Peer-to-peer FIFOs are unsupported on the current target.
</nierror>
<nierror code="-61506">
LabVIEW FPGA: The FPGA VI configured for running in simulation mode contains controls or indicators with duplicate names. The Read/Write function cannot read from or write to controls or indicators with duplicate names. Rename the controls or indicators.
</nierror>
<nierror code="-61505">
LabVIEW FPGA: Unsupported .xci file.
</nierror>
<nierror code="-61504">
LabVIEW FPGA: Unsupported FIFO method.
</nierror>
<nierror code="-61503">
LabVIEW FPGA: Missing required Xilinx compilation tools.
</nierror>
<nierror code="-61502">
LabVIEW FPGA: File format mismatch.
</nierror>
<nierror code="-61501">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="-61500">
LabVIEW FPGA: An internal software error has occurred.  Please contact National Instruments technical support at ni.com/support with the following information:

LabVIEW could not read a CLIP XML file.
</nierror>
<nierror code="-61499">
LabVIEW FPGA: An internal software error in the LabVIEW FPGA Module has occurred.  Please contact National Instruments technical support at ni.com/support.
</nierror>
<nierror code="-61498">
LabVIEW FPGA: An internal software error in the LabVIEW FPGA Module has occurred.  Please contact National Instruments technical support at ni.com/support with following information:

Required tag was not found in the resource file.
</nierror>
<nierror code="-61497">
LabVIEW FPGA: An internal software error in the LabVIEW FPGA Module has occurred.  Please contact National Instruments technical support at ni.com/support with following information:

An unsupported register offset was requested.
</nierror>
<nierror code="-61496">
LabVIEW FPGA: An internal software error in the LabVIEW FPGA Module has occurred.  Please contact National Instruments technical support at ni.com/support with following information:

An unexpected case was reached.
</nierror>
<nierror code="-61495">
LabVIEW FPGA: An internal software error in the LabVIEW FPGA Module has occurred.  Please contact National Instruments technical support at ni.com/support with following information:

A path tag specified a value that is not a path.
</nierror>
<nierror code="-61494">
LabVIEW FPGA: An internal software error in the LabVIEW FPGA Module has occurred.  Please contact National Instruments technical support at ni.com/support with following information:

An IP Generator VI did not match the required interface.
</nierror>
<nierror code="-61493">
LabVIEW FPGA: An internal software error in the LabVIEW FPGA Module has occurred.  Please contact National Instruments technical support at ni.com/support with following information:

The specified IP Generator VI could not be found.
</nierror>
<nierror code="-61492">
LabVIEW FPGA: An internal software error in the LabVIEW FPGA Module has occurred.  Please contact National Instruments technical support at ni.com/support with following information:

Error accessing FPGA provider.
</nierror>
<nierror code="-61491">
LabVIEW FPGA: An internal software error in the LabVIEW FPGA Module has occurred.  Please contact National Instruments technical support at ni.com/support with following information:

An IP Generator is missing the required VI Path Tag.
</nierror>
<nierror code="-61490">
LabVIEW FPGA: An internal error has occurred.
</nierror>
<nierror code="-61489">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="-61488">
LabVIEW FPGA: An internal software error in the LabVIEW FPGA Module has occurred.  Please contact National Instruments technical support at ni.com/support with following information:

A required XML tag was not found.
</nierror>
<nierror code="-61487">
LabVIEW FPGA: This channel control or indicator is on the top-level VI.
</nierror>
<nierror code="-61475">
LabVIEW FPGA: The XML tag "DramAddressBitAlignment" is missing from the target resource XML file. For more details consult LabVIEW_FPGA_PlugInManual.doc.
</nierror>
<nierror code="-61474">
LabVIEW FPGA: "FFT size" must be greater than or equal to the number of samples per input.
</nierror>
<nierror code="-61473">
LabVIEW FPGA: The "imaginary data" input array size is different from that of the "real data" input. The array sizes of these inputs must be the same.
</nierror>
<nierror code="-61472">
LabVIEW FPGA: The input array size must be 2, 4, 8, or 16.
</nierror>
<nierror code="-61471">
LabVIEW FPGA: You must reload the IO Module declaration file.
</nierror>
<nierror code="-61470">
LabVIEW FPGA: You must reload the DRAM declaration file.
</nierror>
<nierror code="-61469">
LabVIEW FPGA: Invalid size for Stream or Lossy Stream channel writer.
</nierror>
<nierror code="-61468">
LabVIEW FPGA: A channel terminal of a non-reentrant subVI is connected to multiple channels.
</nierror>
<nierror code="-61467">
LabVIEW FPGA: Stream or Lossy Stream writer endpoints not wired correctly.
</nierror>
<nierror code="-61466">
LabVIEW FPGA: LabVIEW encountered an error when trying to run the Vivado Design Suite scripts.
</nierror>
<nierror code="-61465">
LabVIEW FPGA: LabVIEW failed to delete a file.
</nierror>
<nierror code="-61464">
LabVIEW FPGA: LabVIEW failed to delete a file.
</nierror>
<nierror code="-61463">
LabVIEW FPGA: LabVIEW failed to export project for the Vivado Design Suite.
</nierror>
<nierror code="-61462">
LabVIEW FPGA: The design was unable to meet timing requirements due to a pulse width violation.
</nierror>
<nierror code="-61461">
LabVIEW FPGA: This version of LabVIEW does not support the requested FPGA compilation tools.
</nierror>
<nierror code="-61460">
LabVIEW FPGA: Control and indicator names with newline characters are only supported when the VI execution mode is set to Simulation (Simulated I/O) and the FPGA VI reference is configured for Dynamic mode.
</nierror>
<nierror code="-61459">
LabVIEW FPGA: The selected target requires 64-bit Xilinx tools, but the system uses a 32-bit OS.
</nierror>
<nierror code="-61458">
LabVIEW FPGA: Target does not support terminals configured for variable and bounded size arrays.
</nierror>
<nierror code="-61457">
LabVIEW FPGA: The compilation status file is missing or corrupt.
</nierror>
<nierror code="-61456">
LabVIEW FPGA: The FPGA design did not meet timing requirements and the source of the timing failure could not be located automatically.
</nierror>
<nierror code="-61455">
LabVIEW FPGA: Some of the compilation steps were not executed.
</nierror>
<nierror code="-61454">
LabVIEW FPGA: Some signals were not properly constrained in the design.
</nierror>
<nierror code="-61453">
LabVIEW FPGA: The constraints file was not used in the compilation.
</nierror>
<nierror code="-61452">
LabVIEW FPGA: The compilation failed due to resource overmapping.
</nierror>
<nierror code="-61451">
LabVIEW FPGA: The compilation failed due to timing violations.
</nierror>
<nierror code="-61450">
LabVIEW FPGA: The compilation failed due to a Xilinx error.
</nierror>
<nierror code="-61449">
LabVIEW FPGA: The FPGA VI has finished executing.
</nierror>
<nierror code="-61448">
LabVIEW FPGA: The simulation is not running.
</nierror>
<nierror code="-61447">
LabVIEW FPGA: LabVIEW cannot locate the VI.
</nierror>
<nierror code="-61446">
LabVIEW FPGA: The execution mode is invalid for the Desktop Execution Node.
</nierror>
<nierror code="-61445">
LabVIEW FPGA: The handshake is outside a single-cycle Timed Loop.
</nierror>
<nierror code="-61444">
LabVIEW FPGA: The Desktop Execution Node is misconfigured.
</nierror>
<nierror code="-61443">
LabVIEW FPGA: The simulation has exceeded the maximum simulated time.
</nierror>
<nierror code="-61442">
LabVIEW FPGA: The FPGA Desktop Execution Node cannot run the configured VI.
</nierror>
<nierror code="-61441">
LabVIEW FPGA: Another FPGA VI for this target is already executing on the development computer. Stop the other VI before running this VI.
</nierror>
<nierror code="-61417">
LabVIEW FPGA: The method does not support FIFOs with the "UltraRAM" implementation.
</nierror>
<nierror code="-61416">
LabVIEW FPGA: The current target does not support FIFOs with the UltraRAM implementation.
</nierror>
<nierror code="-61415">
LabVIEW FPGA: The method does not support FIFOs with the "Built-In" control logic.
</nierror>
<nierror code="-61414">
LabVIEW FPGA: Control or indicator data type is not supported.
</nierror>
<nierror code="-61413">
LabVIEW FPGA: FIFO with handshaking interface is outside a single-cycle Timed Loop.
</nierror>
<nierror code="-61412">
LabVIEW FPGA: Missing feedback node after Ready For Input terminal.
</nierror>
<nierror code="-61411">
LabVIEW FPGA: FIFO invokes methods with incompatible interfaces.
</nierror>
<nierror code="-61410">
LabVIEW FPGA: Target does not support the handshaking interface on this FIFO.
</nierror>
<nierror code="-61408">
LabVIEW FPGA: Feedback Node initialization unsupported.
</nierror>
<nierror code="-61406">
LabVIEW FPGA: The logic in a socketed CLIP is preventing the FPGA VI from running.
</nierror>
<nierror code="-61405">
LabVIEW FPGA: The operation failed because you do not have a physical target specified for this FPGA target. 

Right-click the FPGA target in the Project Explorer window, select Properties, and enter an FPGA target resource name in the Resource text box.
</nierror>
<nierror code="-61404">
LabVIEW FPGA: LabVIEW encountered a target-specific error or warning.
</nierror>
<nierror code="-61403">
LabVIEW FPGA: LabVIEW is unable to interact with the current target because a required file is missing or inaccessible. Check that the FPGA target-specific driver software is installed correctly.
</nierror>
<nierror code="-61402">
LabVIEW FPGA: LabVIEW lost communication with the device. 

The resource for the target was disconnected or removed.

If the target is located remotely, the remote system might be turned off or there might be a network problem.
</nierror>
<nierror code="-61400">
LabVIEW FPGA: Operation failed because the type of the hardware specified in the project and/or in the VI does not match the type of the hardware that was physically accessed.
</nierror>
<nierror code="-61399">
LabVIEW FPGA: Execution of the FPGA VI on the development computer is not supported for the given item/node in the custom VI used for FPGA I/O.
</nierror>
<nierror code="-61398">
LabVIEW FPGA: FPGA VI simulation failed because either the path for the specified custom VI for FPGA I/O simulation is missing or incorrect, or the specified custom VI for FPGA I/O simulation uses an incorrect connector pane. Check the custom VI path on the Simulation page of the target settings or check that the VI matches the required interface.
</nierror>
<nierror code="-61397">
LabVIEW FPGA: Execution of the FPGA VI on the development computer failed because the custom VI for FPGA I/O does not conform to the calling requirements of the FPGA VI.
</nierror>
<nierror code="-61396">
LabVIEW FPGA: Execution of the FPGA VI on the development computer failed because the custom VI for FPGA I/O called a VI or a function that returned an error.
</nierror>
<nierror code="-61395">
LabVIEW FPGA: Execution of the FPGA VI on the development computer failed because the custom VI for FPGA I/O is not executable.
</nierror>
<nierror code="-61394">
LabVIEW FPGA: This VI is supported only when the Execution Stage is Running.
</nierror>
<nierror code="-61355">
LabVIEW FPGA: An internal software error has occurred. DFIR refnum not found.
</nierror>
<nierror code="-61354">
LabVIEW FPGA: Internal software error(s): Connected node is not constant.
</nierror>
<nierror code="-61353">
LabVIEW FPGA: Internal software error(s): Output terminal not supported.
</nierror>
<nierror code="-61352">
LabVIEW FPGA: Internal software error(s): Terminal is not connectable.
</nierror>
<nierror code="-61351">
LabVIEW FPGA: Internal software error(s): Terminal is unconnected.
</nierror>
<nierror code="-61350">
LabVIEW FPGA: Internal software error(s): Terminal Index Out of Bounds.
</nierror>
<nierror code="-61347">
LabVIEW FPGA: The user has reached the maximum number of simultaneous compiles for this compile cloud account.
</nierror>
<nierror code="-61346">
LabVIEW FPGA: The FPGA Compile Farm Server does not support the current version of the FPGA Module. Use a compatible version of the FPGA Compile Farm Server or switch to another server. Refer to the FPGA Module readme for information about FPGA Module versions supported by this version of FPGA Compile Farm Server.
</nierror>
<nierror code="-61345">
LabVIEW FPGA: Unresolved LabVIEW class.
</nierror>
<nierror code="-61344">
LabVIEW FPGA: The array contains arrays of varying sizes.
</nierror>
<nierror code="-61343">
LabVIEW FPGA: Unresolved LabVIEW class.
</nierror>
<nierror code="-61342">
LabVIEW FPGA: The compile farm server returned an unexpected software error.
</nierror>
<nierror code="-61341">
LabVIEW FPGA: The array contains arrays of varying sizes.
</nierror>
<nierror code="-61340">
LabVIEW FPGA: The compilation failed because the system ran out of memory.
</nierror>
<nierror code="-61339">
LabVIEW FPGA: The top-level VI contains a variable-sized array control or indicator.
</nierror>
<nierror code="-61338">
LabVIEW FPGA: Array does not resolve to a fixed size.
</nierror>
<nierror code="-61337">
LabVIEW FPGA: Array does not resolve to a fixed size.
</nierror>
<nierror code="-61336">
LabVIEW FPGA: The While Loop contains an auto-indexed output tunnel.
</nierror>
<nierror code="-61335">
LabVIEW FPGA: Array does not resolve to a fixed size.
</nierror>
<nierror code="-61334">
LabVIEW FPGA: Array does not resolve to a fixed size.
</nierror>
<nierror code="-61333">
LabVIEW FPGA: Array does not resolve to a fixed size.
</nierror>
<nierror code="-61332">
LabVIEW FPGA: An unexpected error occurred with the compilation tools. Trying to compile the FPGA VI again might resolve the issue.
</nierror>
<nierror code="-61331">
LabVIEW FPGA: The UnitOfWork file sent to the Compile Worker was malformed.
</nierror>
<nierror code="-61330">
LabVIEW FPGA: An internal software error in the compile worker has occurred.
</nierror>
<nierror code="-61329">
LabVIEW FPGA: The LabVIEW FPGA Module fails to download files from the compile farm server. Try recompiling the FPGA VI.
</nierror>
<nierror code="-61323">
LabVIEW FPGA: The current target has no available DCMs for the CLIP.
</nierror>
<nierror code="-61322">
LabVIEW FPGA: The current target has no available MMCMs for the CLIP.
</nierror>
<nierror code="-61321">
LabVIEW FPGA: The compile farm server does not have any compile workers to perform this compilation.
</nierror>
<nierror code="-61320">
LabVIEW FPGA: The compile farm server cancelled the compilation.
</nierror>
<nierror code="-61319">
LabVIEW FPGA: The compile farm server aborted the compilation.
</nierror>
<nierror code="-61318">
LabVIEW FPGA: The compile worker cannot perform the compilation. The compile worker may be configured incorrectly for this compilation or it may be in an error state.
</nierror>
<nierror code="-61317">
LabVIEW FPGA: The Xilinx tools required for this compilation are not installed on this machine.
</nierror>
<nierror code="-61316">
LabVIEW FPGA: The compile worker is not installed on this machine.
</nierror>
<nierror code="-61315">
LabVIEW FPGA: You do not have a license for the compile cloud service or the license has expired.
</nierror>
<nierror code="-61314">
LabVIEW FPGA: The disconnected compilation cannot be retrieved from the compile farm server.
</nierror>
<nierror code="-61313">
LabVIEW FPGA: The compile farm server returned an invalid username and password combination.
</nierror>
<nierror code="-61312">
LabVIEW FPGA: The compile farm server is not installed on this machine.
</nierror>
<nierror code="-61311">
LabVIEW FPGA: LabVIEW cannot contact the compile farm server.
</nierror>
<nierror code="-61310">
LabVIEW FPGA: A clock is not supported on this target.
</nierror>
<nierror code="-61309">
LabVIEW FPGA: A node requires a synchronous reset but the build spec allows enable removal.
</nierror>
<nierror code="-61308">
LabVIEW FPGA: A node is not supported when the application allows enable removal.
</nierror>
<nierror code="-61307">
LabVIEW FPGA: A node requiring a running clock during reset is in an application allowing enable removal.
</nierror>
<nierror code="-61306">
LabVIEW FPGA: This CLIP is not supported for applications that allow enable removal.
</nierror>
<nierror code="-61305">
LabVIEW FPGA: This CLIP is not supported for applications that allow enable removal.
</nierror>
<nierror code="-61304">
LabVIEW FPGA: The LabVIEW client version is incompatible with the compile server version.
</nierror>
<nierror code="-61303">
LabVIEW FPGA: File operation received an empty path.
</nierror>
<nierror code="-61302">
LabVIEW FPGA: Changing the logging enable requires a restart.
</nierror>
<nierror code="-61301">
LabVIEW FPGA: A reference was accessed that was not allocated.
An internal software error has occurred.  Please contact National Instruments technical support at ni.com/support.
</nierror>
<nierror code="-61300">
LabVIEW FPGA: User cancelled operation in progress.
</nierror>
<nierror code="-61299">
LabVIEW FPGA: A loop requires enable removal but the build spec does not support it.
</nierror>
<nierror code="-61298">
LabVIEW FPGA: This target does not support enable removal.
</nierror>
<nierror code="-61297">
LabVIEW FPGA: A loop controlled by a clock that does not support gating requires enable removal.
</nierror>
<nierror code="-61296">
LabVIEW FPGA: A loop that requires enable removal conditionally stops executing.
</nierror>
<nierror code="-61295">
LabVIEW FPGA: A loop that requires enable removal has dataflow dependencies.
</nierror>
<nierror code="-61294">
LabVIEW FPGA: The size of the selected data type is too large for the selected DRAM.
</nierror>
<nierror code="-61293">
LabVIEW FPGA: Insufficient DRAM available for allocation of memories.
</nierror>
<nierror code="-61292">
LabVIEW FPGA: Missing Method(s) for DRAM-based memory.
</nierror>
<nierror code="-61291">
LabVIEW FPGA: Request Data and Retrieve Data memory methods must be in the same clock domain.
</nierror>
<nierror code="-61290">
LabVIEW FPGA: DRAM Memory Method Not Supported Outside SCTL.
</nierror>
<nierror code="-61289">
LabVIEW FPGA: In the DRAM Memory Write method, the array size of "Byte Enables" does not match the number of bytes of "Memory In".
</nierror>
<nierror code="-61254">
LabVIEW FPGA: This bitfile can run only once. Download the bitfile again before re-running the VI. Ensure the Open FPGA Reference node is not configured to run before Download is called.
</nierror>
<nierror code="-61253">
LabVIEW FPGA: LabVIEW FPGA does not support Close and Reset if Last Reference for bitfiles that do not support Reset. Instead, right-click the Close FPGA VI Reference function and select Close.
</nierror>
<nierror code="-61252">
LabVIEW FPGA: The operation could not be performed because the FPGA is in configuration or discovery mode. Wait for configuration or discovery to complete and retry your operation.
</nierror>
<nierror code="-61251">
LabVIEW FPGA: The bitfile is incompatible with the configuration of the FPGA interface reference wire.
</nierror>
<nierror code="-61250">
LabVIEW FPGA: Corrupt or missing Xilinx installation.
</nierror>
<nierror code="-61247">
LabVIEW FPGA: The VI cannot be compiled for FPGA.
</nierror>
<nierror code="-61246">
LabVIEW FPGA: Missing resource definition for FIFO, Memory, or Register method.
</nierror>
<nierror code="-61245">
LabVIEW FPGA: The VI cannot be compiled for FPGA.
</nierror>
<nierror code="-61244">
LabVIEW FPGA: The VI cannot compile without a block diagram. The LabVIEW FPGA Module does not support VIs saved without block diagrams.
</nierror>
<nierror code="-61243">
LabVIEW FPGA: The array does not meet implementation requirements.
</nierror>
<nierror code="-61242">
LabVIEW FPGA: The FPGA Module does not support this combination of data types.
</nierror>
<nierror code="-61241">
LabVIEW FPGA: Duplicate file error.
</nierror>
<nierror code="-61240">
LabVIEW FPGA: Duplicate file error.
</nierror>
<nierror code="-61239">
LabVIEW FPGA: FIFO execution is only supported under FPGA targets.
</nierror>
<nierror code="-61238">
LabVIEW FPGA: Memory execution is only supported under FPGA targets.
</nierror>
<nierror code="-61237">
LabVIEW FPGA: Terminal(s) requiring constant input wired to non-constant source(s).
</nierror>
<nierror code="-61236">
LabVIEW FPGA: Terminal(s) requiring constant input unwired.
</nierror>
<nierror code="-61235">
LabVIEW FPGA: The value wired into the FIFO In input of a FIFO Method Node corresponds to a FIFO item that does not match the configuration of the FIFO Method Node.
</nierror>
<nierror code="-61234">
LabVIEW FPGA: The value wired into the FIFO In input of a FIFO Method Node does not correspond to any FIFO item in the project nor to any VI-defined FIFO.
</nierror>
<nierror code="-61233">
LabVIEW FPGA: The value wired into the FIFO In input of a FIFO Method Node is an empty string.  Make sure the wired value corresponds to a FIFO item in the project or to a VI-defined FIFO .
</nierror>
<nierror code="-61232">
LabVIEW FPGA: The value wired into the Memory In input of a Memory Method Node corresponds to a memory item that does not match the configuration of the Memory Method Node.
</nierror>
<nierror code="-61231">
LabVIEW FPGA: The value wired into the Memory In input of a Memory Method Node does not correspond to a memory item in the project or to any VI-defined memory.
</nierror>
<nierror code="-61230">
LabVIEW FPGA: The value wired into the Memory In input of a Memory Method Node is an empty string.  Make sure the wired value corresponds to a memory item in the project or a VI-defined memory.
</nierror>
<nierror code="-61229">
LabVIEW FPGA: The value wired into the Register In input of a Register Method Node corresponds to a Register item that does not match the configuration of the Register Method Node.
</nierror>
<nierror code="-61228">
LabVIEW FPGA: The value wired into the Register In input of a Register Method Node does not correspond to a Register item in the project or to any VI-defined Register.
</nierror>
<nierror code="-61227">
LabVIEW FPGA: The value wired into the Register In input of a Register Method Node is an empty string.  Make sure the wired value corresponds to a Register item in the project or to a VI-defined Register.
</nierror>
<nierror code="-61226">
LabVIEW FPGA: The value wired into the Handshake In input of a Handshake Method Node corresponds to a Handshake item that does not match the configuration of the Handshake Method Node.
</nierror>
<nierror code="-61225">
LabVIEW FPGA: The value wired into the Handshake In input of a Handshake Method Node does not correspond to a Handshake item in the project or to a VI-defined Handshake.
</nierror>
<nierror code="-61224">
LabVIEW FPGA: The value wired into the Handshake In input of a Handshake Method Node is an empty string.  Make sure the wired value corresponds to a Handshake item in the project or to a VI-defined Handshake.
</nierror>
<nierror code="-61223">
LabVIEW FPGA: Register execution is only supported under FPGA targets.
</nierror>
<nierror code="-61222">
LabVIEW FPGA: Handshake execution is only supported under FPGA targets.
</nierror>
<nierror code="-61221">
LabVIEW FPGA: Close and reset is not supported when the FPGA target execution mode is configured to Third-Party Simulation.
</nierror>
<nierror code="-61220">
LabVIEW FPGA: Invalid memory access.
</nierror>
<nierror code="-61219">
LabVIEW FPGA: The number of elements requested must be less than or equal to the number of unacquired elements left in the host memory DMA FIFO. There are currently fewer unacquired elements left in the FIFO than are being requested. Use the Delete Data Value Reference function to release some acquired elements before acquiring more elements.
</nierror>
<nierror code="-61218">
LabVIEW FPGA: FIFO.Configure is not supported when configured with greater than 65536 elements and when the FPGA target execution mode is configured to Third-Party Simulation.
</nierror>
<nierror code="-61217">
LabVIEW FPGA: A session cannot be closed or reset and a bitfile cannot be downloaded while DMA FIFO region references are outstanding for the specified session. Use a Delete Data Value Reference function to delete any regions acquired from Acquire Read Region or Acquire Write Region before taking any of these actions.
</nierror>
<nierror code="-61216">
LabVIEW FPGA: A gated clock has violated the handshaking protocol. If you are using external gated clocks, ensure that they follow the required clock gating protocol. If you are generating your clocks internally, please contact National Instruments Technical Support.
</nierror>
<nierror code="-61215">
LabVIEW FPGA: Bitfiles that allow removal of implicit enable signals in single-cycle Timed Loops can run only once. Download the bitfile again before re-running the VI.
</nierror>
<nierror code="-61214">
LabVIEW FPGA: For bitfiles that allow removal of implicit enable signals in single-cycle Timed Loops, LabVIEW FPGA does not support this method prior to running the bitfile.
</nierror>
<nierror code="-61213">
LabVIEW FPGA: LabVIEW FPGA does not support Close and Reset if Last Reference for bitfiles that allow removal of implicit enable signals in single-cycle Timed Loops. Instead, right-click the Close FPGA VI Reference function and select Close.
</nierror>
<nierror code="-61212">
LabVIEW FPGA: LabVIEW FPGA does not support the Abort method for bitfiles that allow removal of implicit enable signals in single-cycle Timed Loops.
</nierror>
<nierror code="-61211">
LabVIEW FPGA: LabVIEW FPGA does not support the Reset method for bitfiles that allow removal of implicit enable signals in single-cycle Timed Loops.
</nierror>
<nierror code="-61210">
LabVIEW FPGA: An error occurred when initializing the LabVIEW FPGA simulation.
</nierror>
<nierror code="-61209">
LabVIEW FPGA: This function is not supported when the FPGA target execution mode is configured to Execute VI on Third-Party Simulator.
</nierror>
<nierror code="-61208">
LabVIEW FPGA: This function is supported only when the FPGA VI reference is configured for Dynamic mode and the FPGA target execution mode is configured to Execute VI on Third-Party Simulator.
</nierror>
<nierror code="-61207">
LabVIEW FPGA: Internal error: DiagramReset did not clear within the timeout period.

Please contact National Instruments Technical Support at ni.com/support.
</nierror>
<nierror code="-61206">
LabVIEW FPGA: The configured item does not exist.
</nierror>
<nierror code="-61205">
LabVIEW FPGA: An item of the selected name is present but is a different data type than that configured in the Open FPGA VI Reference.
</nierror>
<nierror code="-61204">
LabVIEW FPGA: The operation could not be performed because the FPGA is busy operating in Simulation mode. Stop all activities on the FPGA before requesting this operation.
</nierror>
<nierror code="-61203">
LabVIEW FPGA: The operation could not be performed because the FPGA is busy operating in Interactive mode. Stop all activities on the FPGA before requesting this operation.
</nierror>
<nierror code="-61202">
LabVIEW FPGA: LabVIEW could not perform the operation because an FPGA VI reference to another VI is currently open. You must close the currently open FPGA VI reference before attempting to perform this operation.
</nierror>
<nierror code="-61201">
LabVIEW FPGA: The chassis is in Scan Interface programming mode. In order to run FPGA VIs, you must go to the chassis properties page, select FPGA programming mode, and deploy the settings.
</nierror>
<nierror code="-61200">
LabVIEW FPGA: The operation could not be performed because the FPGA is busy operating in FPGA Interface C API mode. Stop all activities on the FPGA before requesting this operation.
</nierror>
<nierror code="-61199">
LabVIEW FPGA: Execution has terminated because an I/O item that does not support execution on the development computer with real I/O has been encountered.

You can execute an FPGA VI on the development computer with real I/O only when all of the I/O items you use in the FPGA VI support this mode of execution.
</nierror>
<nierror code="-61198">
LabVIEW FPGA: Handshake methods are not supported outside SCTLs.
</nierror>
<nierror code="-61197">
LabVIEW FPGA: Each handshake cannot support more than one of each type of method.
</nierror>
<nierror code="-61196">
LabVIEW FPGA: The handshake Read Without Acknowledge and Acknowledge methods must be used in the same clock domain.
</nierror>
<nierror code="-61195">
LabVIEW FPGA: The handshake Read Without Acknowledge and Acknowledge methods cannot be used separately.
</nierror>
<nierror code="-61194">
LabVIEW FPGA: You cannot use a handshake Read method with a Read Without Acknowledge or an Acknowledge method.
</nierror>
<nierror code="-61193">
LabVIEW FPGA: The handshake is missing a Read or Write method.
</nierror>
<nierror code="-61192">
LabVIEW FPGA: A False constant is wired to a DSP48 node enable terminal.
</nierror>
<nierror code="-61191">
LabVIEW FPGA: The IP Integration node specifies an incompatible .ngc synthesis file.
</nierror>
<nierror code="-61190">
LabVIEW FPGA: Inconsistent clock settings between CLIP declaration file and CLIP instantiation.
</nierror>
<nierror code="-61189">
LabVIEW FPGA: CLIP refers to an FPGA clock that does not meet requirements.
</nierror>
<nierror code="-61188">
LabVIEW FPGA: CLIP refers to a missing FPGA clock.
</nierror>
<nierror code="-61187">
LabVIEW FPGA: Missing CLIP implementation file.
</nierror>
<nierror code="-61186">
LabVIEW FPGA: Updated CLIP declaration file.
</nierror>
<nierror code="-61185">
LabVIEW FPGA: Missing CLIP declaration.
</nierror>
<nierror code="-61184">
LabVIEW FPGA: Incorrectly configured CLIP instance.
</nierror>
<nierror code="-61183">
LabVIEW FPGA: The transfer function order exceeds the maximum order allowed.
</nierror>
<nierror code="-61182">
LabVIEW FPGA: The transfer function is improper. The order of the numerator must be less than or equal to the order of the denominator.
</nierror>
<nierror code="-61181">
LabVIEW FPGA: The notch width or Q factor must be greater than zero.
</nierror>
<nierror code="-61180">
LabVIEW FPGA: All frequencies, f, within the notch region must meet: 0 < f < fs/2, where fs is the sample rate.
</nierror>
<nierror code="-61179">
LabVIEW FPGA: Unsupported node on this target.
</nierror>
<nierror code="-61178">
LabVIEW FPGA: Internal software error(s): Unable to resolve clock for ports.
</nierror>
<nierror code="-61177">
LabVIEW FPGA: Missing Read or Write method for FIFO.
</nierror>
<nierror code="-61176">
LabVIEW FPGA: Invalid clock utilized for FIFO Method.
</nierror>
<nierror code="-61175">
LabVIEW FPGA: FPGA FIFO Node is not wired with constant FPGA FIFO Name.
</nierror>
<nierror code="-61174">
LabVIEW FPGA: FPGA Memory Node is not wired with constant FPGA Memory Name.
</nierror>
<nierror code="-61173">
LabVIEW FPGA: Item does not match configuration of the name control.
</nierror>
<nierror code="-61172">
LabVIEW FPGA: Project item not found.
</nierror>
<nierror code="-61171">
LabVIEW FPGA: Name control or constant is empty.
</nierror>
<nierror code="-61170">
LabVIEW FPGA: The real and imaginary input data arrays must be the same size.
</nierror>
<nierror code="-61169">
LabVIEW FPGA: The input parameter is not achievable on the FPGA at the given clock rate.
</nierror>
<nierror code="-61168">
LabVIEW FPGA: The channel index input is out of the range of the configured number of channels.
</nierror>
<nierror code="-61167">
LabVIEW FPGA: This function is not supported when the FPGA target is configured for Simulation.
</nierror>
<nierror code="-61166">
LabVIEW FPGA: HDL Interface Node file conflict.
</nierror>
<nierror code="-61165">
LabVIEW FPGA: You cannot execute this FPGA VI for Simulation because the FPGA VI is broken.
</nierror>
<nierror code="-61164">
LabVIEW FPGA: Local and global variables of this type are not supported.
</nierror>
<nierror code="-61163">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="-61162">
LabVIEW FPGA: Object must be used inside a single-cycle Timed Loop.
</nierror>
<nierror code="-61161">
LabVIEW FPGA: VI Execution Mode not supported outside single-cycle Timed Loop.
</nierror>
<nierror code="-61160">
LabVIEW FPGA: VI Execution Mode not supported inside single-cycle Timed Loop.
</nierror>
<nierror code="-61159">
LabVIEW FPGA: This function is not supported when the FPGA target is configured for Simulation with Real I/O.
</nierror>
<nierror code="-61158">
LabVIEW FPGA: Conditional terminal on For Loop not supported.
</nierror>
<nierror code="-61157">
LabVIEW FPGA: Object(s) not supported in the single-cycle Timed Loop.
</nierror>
<nierror code="-61156">
LabVIEW FPGA: Clock domain crossing is not supported for Occurrences.
</nierror>
<nierror code="-61155">
LabVIEW FPGA: Unsupported Clock For Resource.
</nierror>
<nierror code="-61154">
LabVIEW FPGA: Access from different clock domains not supported.
</nierror>
<nierror code="-61153">
LabVIEW FPGA: Express VI not configured.
</nierror>
<nierror code="-61152">
LabVIEW FPGA: Variable clock rate not supported.
</nierror>
<nierror code="-61151">
LabVIEW FPGA: Function or structure must be wired to a fixed clock name.
</nierror>
<nierror code="-61150">
LabVIEW FPGA: Clock project item not found.
</nierror>
<nierror code="-61149">
LabVIEW FPGA: Clock control or constant is empty.
</nierror>
<nierror code="-61148">
LabVIEW FPGA: Clock rate mismatch.
</nierror>
<nierror code="-61147">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="-61146">
LabVIEW FPGA: IP Integration Node must have a clock enable port.
</nierror>
<nierror code="-61145">
LabVIEW FPGA: HDL Interface Node File Not Found.
</nierror>
<nierror code="-61144">
LabVIEW FPGA: HDL Interface Node outside single-cycle Timed Loop.
</nierror>
<nierror code="-61143">
LabVIEW FPGA: Front panel control/indicator violates size restrictions.
</nierror>
<nierror code="-61142">
LabVIEW FPGA: VI is broken.
</nierror>
<nierror code="-61141">
LabVIEW FPGA: The operation could not be performed because the FPGA is busy. Stop all activities on the FPGA before requesting this operation. If the target is in Scan Interface programming mode, put it in FPGA Interface programming mode. If RIO Device Setup or MAX is currently open for downloading a bitfile to flash memory on the device, wait until the download ends.
</nierror>
<nierror code="-61140">
LabVIEW FPGA: The VI cannot be compiled because its type is not supported. Only standard VIs can be compiled.
</nierror>
<nierror code="-61139">
LabVIEW FPGA: Top-level clock rate has changed.
</nierror>
<nierror code="-61138">
LabVIEW FPGA: Invalid top-level clock for target.
</nierror>
<nierror code="-61137">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="-61136">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="-61135">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="-61134">
LabVIEW FPGA: HDL Interface Node inside single-cycle Timed Loop.
</nierror>
<nierror code="-61133">
LabVIEW FPGA: Front panel control/indicator(s) crossing clock domains not supported in subVIs.
</nierror>
<nierror code="-61132">
LabVIEW FPGA: Front panel control/indicator(s) crossing clock domains is not supported in subVIs.
</nierror>
<nierror code="-61131">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="-61130">
LabVIEW FPGA: Too many resource interface requestors.
</nierror>
<nierror code="-61129">
LabVIEW FPGA: Top-level port has more than one driver.
</nierror>
<nierror code="-61128">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="-61127">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="-61126">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="-61125">
LabVIEW FPGA: The top-level port was requested before the selected component created it.
</nierror>
<nierror code="-61124">
LabVIEW FPGA: A resource was requested before the resource database was initialized.
</nierror>
<nierror code="-61123">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="-61122">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="-61121">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="-61120">
LabVIEW FPGA: Error attempting to remove register from component.
</nierror>
<nierror code="-61119">
LabVIEW FPGA: Arbitration option not supported in the single-cycle Timed Loop.
</nierror>
<nierror code="-61118">
LabVIEW FPGA: Unsupported function inputs.
</nierror>
<nierror code="-61117">
LabVIEW FPGA: Unsupported function inputs.
</nierror>
<nierror code="-61116">
LabVIEW FPGA: Unsupported Compound Arithmetic inputs.
</nierror>
<nierror code="-61115">
LabVIEW FPGA: Non-reentrant subVI(s) used in different clock domains.
</nierror>
<nierror code="-61114">
LabVIEW FPGA: Non-reentrant subVI(s) used inside and outside a single-cycle Timed Loop.
</nierror>
<nierror code="-61113">
LabVIEW FPGA: Constant references not allowed.
</nierror>
<nierror code="-61112">
LabVIEW FPGA: The method(s) are used in multiple clock domains.
</nierror>
<nierror code="-61111">
LabVIEW FPGA: Object(s) only supported in the single-cycle Timed Loop.
</nierror>
<nierror code="-61110">
LabVIEW FPGA: Invalid FIFO implementation.
</nierror>
<nierror code="-61109">
LabVIEW FPGA: Object(s) connected to an initialized shift register.
</nierror>
<nierror code="-61108">
LabVIEW FPGA: Resource interface(s) requested from both inside and outside the single-cycle Timed Loop.
</nierror>
<nierror code="-61107">
LabVIEW FPGA: Arbitration option not supported inside a single-cycle Timed Loop.
</nierror>
<nierror code="-61106">
LabVIEW FPGA: Multiple instances of non-reentrant subVI(s) in the single-cycle Timed Loop.
</nierror>
<nierror code="-61105">
LabVIEW FPGA: Multiple writes to control/indicator and local(s) in single-cycle Timed Loops.
</nierror>
<nierror code="-61104">
LabVIEW FPGA: Arbitration option not supported in the single-cycle Timed Loop.
</nierror>
<nierror code="-61103">
LabVIEW FPGA: Arbitration option not supported in the single-cycle Timed Loop.
</nierror>
<nierror code="-61102">
LabVIEW FPGA: Arbitration option not supported in the single-cycle Timed Loop.
</nierror>
<nierror code="-61101">
LabVIEW FPGA: Object(s) not supported in the single-cycle Timed Loop.
</nierror>
<nierror code="-61100">
LabVIEW FPGA: The Interrupt function cannot wait until its interrupt is cleared in a single-cycle Timed Loop.
</nierror>
<nierror code="-61099">
LabVIEW FPGA: Built-in FIFO used in external clock domain.
</nierror>
<nierror code="-61098">
LabVIEW FPGA: Derived clock required.
</nierror>
<nierror code="-61097">
LabVIEW FPGA: CLIP simulation model not defined.
</nierror>
<nierror code="-61096">
LabVIEW FPGA: Memory is read-only with a type defined by a custom control.
</nierror>
<nierror code="-61095">
LabVIEW FPGA: Object without implicit enable signal is used outside a single-cycle Timed Loop.
</nierror>
<nierror code="-61094">
LabVIEW FPGA: Object not supported in simulation.
</nierror>
<nierror code="-61093">
LabVIEW FPGA: Object without implicit enable in Case structure.
</nierror>
<nierror code="-61092">
LabVIEW FPGA: Resource does not support single-cycle Timed Loops.
</nierror>
<nierror code="-61091">
LabVIEW FPGA: Resource requires use inside single-cycle Timed Loop.
</nierror>
<nierror code="-61090">
LabVIEW FPGA: Resource used in unsupported clock domain.
</nierror>
<nierror code="-61089">
LabVIEW FPGA: Uninitialized read-only memory.
</nierror>
<nierror code="-61088">
LabVIEW FPGA: Built-in FIFO not supported on current target.
</nierror>
<nierror code="-61087">
LabVIEW FPGA: Files changed requiring node reconfiguration.
</nierror>
<nierror code="-61086">
LabVIEW FPGA: File(s) do not exist.
</nierror>
<nierror code="-61085">
LabVIEW FPGA: IP not supported on current target.
</nierror>
<nierror code="-61084">
LabVIEW FPGA: Relative clock rate mismatch.
</nierror>
<nierror code="-61083">
LabVIEW FPGA: A hardware clocking error occurred. A derived clock lost lock with its base clock during the execution of the FPGA VI. If any base clocks with derived clocks are referencing an external source, make sure that the external source is connected and within the supported frequency, jitter, accuracy, duty cycle, and voltage specifications. Also verify that the characteristics of the base clock match the configuration specified in the FPGA Base Clock Properties dialog box. If all base clocks with derived clocks are generated from free-running, on-board sources, please contact National Instruments technical support at ni.com/support.
</nierror>
<nierror code="-61082">
LabVIEW FPGA: The current target does not have sufficient DMA control line sets available.
</nierror>
<nierror code="-61081">
LabVIEW FPGA: Insufficient DMA channels available on the current target.
</nierror>
<nierror code="-61080">
LabVIEW FPGA: This target does not support FPGA interrupts.
</nierror>
<nierror code="-61079">
LabVIEW FPGA: Insufficient address space on the FPGA for certain registers.
</nierror>
<nierror code="-61078">
LabVIEW FPGA: The requested memory could not be allocated.
</nierror>
<nierror code="-61077">
LabVIEW FPGA: Terminated DMA FIFO. The FPGA was reconfigured while the DMA FIFO was in use.
</nierror>
<nierror code="-61076">
LabVIEW FPGA: The DMA transfer did not complete within the timeout period.
</nierror>
<nierror code="-61075">
LabVIEW FPGA: The DMA transfer was aborted and did not complete.
</nierror>
<nierror code="-61074">
LabVIEW FPGA: The timeout parameter must be -1, 0, or a positive integer.
</nierror>
<nierror code="-61073">
LabVIEW FPGA: The number of elements to read or write must be less than or equal to the depth of the host memory DMA FIFO.
</nierror>
<nierror code="-61072">
LabVIEW FPGA: The requested FIFO depth is invalid. It is either 0 or an amount not supported by the hardware.
</nierror>
<nierror code="-61071">
LabVIEW FPGA: The selected DMA FIFO was not found in the bitfile or FPGA design or is out of sync with the bitfile.
</nierror>
<nierror code="-61070">
LabVIEW FPGA: The compiled bitfile for the specified VI contains information that is no longer valid or is corrupt. 

Recompile the VI to correct this error.
</nierror>
<nierror code="-61069">
LabVIEW FPGA: This bitfile was created in a more recent version of LabVIEW and is incompatible with this version.
</nierror>
<nierror code="-61068">
LabVIEW FPGA: Unrelated over clock error.
</nierror>
<nierror code="-61067">
LabVIEW FPGA: Clock resource limit exceeded.
</nierror>
<nierror code="-61066">
LabVIEW FPGA: Incompatible clock domains between FIFO count method and FIFO write/read method.
</nierror>
<nierror code="-61065">
LabVIEW FPGA: Digital resource access conflict.
</nierror>
<nierror code="-61064">
LabVIEW FPGA: HDL Interface Node configured to require clock during reset.
</nierror>
<nierror code="-61063">
LabVIEW FPGA: Component requires a running clock during reset.
</nierror>
<nierror code="-61062">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="-61061">
LabVIEW FPGA: Nested libraries are currently not supported in FPGA VIs.
</nierror>
<nierror code="-61060">
LabVIEW FPGA: Clock domain crossing is not selected for the memory item.
</nierror>
<nierror code="-61059">
LabVIEW FPGA: The selected control was not found or is out of sync.
</nierror>
<nierror code="-61058">
LabVIEW FPGA: Loops using external clocks must never exit.
</nierror>
<nierror code="-61057">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="-61056">
LabVIEW FPGA: Top-level clock cannot be enabled/disabled at run time.
</nierror>
<nierror code="-61055">
LabVIEW FPGA: Clock requires enable and disable but is not programmed.
</nierror>
<nierror code="-61054">
LabVIEW FPGA: Cannot enable or disable a clock in the same clock domain being enabled or disabled.
</nierror>
<nierror code="-61053">
LabVIEW FPGA: Insufficient DMA channels available.
</nierror>
<nierror code="-61052">
LabVIEW FPGA: FIFO missing a function.
</nierror>
<nierror code="-61051">
LabVIEW FPGA: Multiple FIFOs using the same DMA channel.
</nierror>
<nierror code="-61050">
LabVIEW FPGA: Clock domain crossing is not supported for FIFO implementation.
</nierror>
<nierror code="-61049">
LabVIEW FPGA: Enabling and disabling a clock requires the clock support run-time enable and disable.
</nierror>
<nierror code="-61048">
LabVIEW FPGA: This target does not support DMA output from the host to the target.
</nierror>
<nierror code="-61047">
LabVIEW FPGA: Controls or indicators using Synchronous Display are not supported in single-cycle Timed Loops.
</nierror>
<nierror code="-61046">
LabVIEW FPGA: An error was detected in the communication between the host computer and the FPGA target.

If you are using any external clocks, make sure they are connected and within the supported specifications. Also, verify that the rate of any external clocks match the specified clock rates. If you are generating your clocks internally, please contact National Instruments Technical Support.
</nierror>
<nierror code="-61045">
LabVIEW FPGA: Usage of locals is restricted on synchronous controls/indicators.
</nierror>
<nierror code="-61044">
LabVIEW FPGA: The target does not have enough address space to accommodate the number of registers requested.
</nierror>
<nierror code="-61043">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="-61042">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="-61041">
LabVIEW FPGA: Register name conflict.
</nierror>
<nierror code="-61040">
LabVIEW FPGA: Unsupported access strategy.
</nierror>
<nierror code="-61039">
LabVIEW FPGA: Clock resource limit exceeded.
</nierror>
<nierror code="-61038">
LabVIEW FPGA: Millisecond timing resolution not supported.
</nierror>
<nierror code="-61037">
LabVIEW FPGA: Clock requested for From-To constraint does not exist.
</nierror>
<nierror code="-61036">
LabVIEW FPGA: Microsecond timing resolution not supported.
</nierror>
<nierror code="-61035">
LabVIEW FPGA: Microsecond/Millisecond timing resolution not supported.
</nierror>
<nierror code="-61034">
LabVIEW FPGA: Invalid top-level clock for target.
</nierror>
<nierror code="-61033">
LabVIEW FPGA: Two timing sources in this application have the same clock signal name.
</nierror>
<nierror code="-61032">
LabVIEW FPGA: The available hardware cannot generate a derived clock.
</nierror>
<nierror code="-61031">
LabVIEW FPGA: There are no configured clocks for this application. Please configure a clock in the project tree.
</nierror>
<nierror code="-61030">
LabVIEW FPGA: Clock resource limit exceeded.
</nierror>
<nierror code="-61029">
LabVIEW FPGA: VHDL signal names for clocks must contain "Clk" or "Clock". The first letter can be upper or lower case, but subsequent letters must be lower case.
</nierror>
<nierror code="-61028">
LabVIEW FPGA: A plug-in developer for a LV FPGA target did not provide timing constraints for all top level clocks.
</nierror>
<nierror code="-61027">
LabVIEW FPGA: Clock resource limit exceeded.
</nierror>
<nierror code="-61026">
LabVIEW FPGA: A clock name was found that is not configured.
</nierror>
<nierror code="-61025">
LabVIEW FPGA: Enabling/Disabling derived clocks not supported.
</nierror>
<nierror code="-61024">
LabVIEW FPGA: The device type that has been configured in this function does not match the actual type of the device.
</nierror>
<nierror code="-61023">
LabVIEW FPGA: The device at the address that was configured in this function is no longer available.
</nierror>
<nierror code="-61022">
LabVIEW FPGA: The FPGA target does not support running the FPGA VI in simulation mode.
</nierror>
<nierror code="-61021">
LabVIEW FPGA: FPGA Interface is out of date with the FPGA VI. Right-click and select Refresh.
</nierror>
<nierror code="-61020">
LabVIEW FPGA: FIFO timeout not supported.
</nierror>
<nierror code="-61019">
LabVIEW FPGA: A digital I/O resource cannot be accessed in a single-cycle Timed Loop from both a Digital Output function and a Digital Port Output function.
</nierror>
<nierror code="-61018">
LabVIEW FPGA: An error occurred downloading the VI to the FPGA device.

Verify that the target is connected and powered and that the resource of the target is properly configured.
</nierror>
<nierror code="-61017">
LabVIEW FPGA: You must recompile the VI for the selected target.
</nierror>
<nierror code="-61016">
LabVIEW FPGA: You must compile the VI for this target.
</nierror>
<nierror code="-61015">
LabVIEW FPGA: No bitfile was found for download. You must compile the VI for this target.
</nierror>
<nierror code="-61014">
LabVIEW FPGA: The device does not exist or is not accepting any connections.

Possible Reasons: 
-The resource for the target is not correct or the target resource specified does not exist.
-If the target is located remotely:
    A. The remote system might be turned off.
    B. The software to use the device on the remote system might not be properly installed.
    C. You might not have networking properly configured to access the remote system.
    D. You might not have permissions properly set for any servers used to access the target.
</nierror>
<nierror code="-61013">
LabVIEW FPGA: The FIFO Method Node reached the timeout before being able to access the FIFO. This error is due to another FIFO Method Node accessing the same FIFO and not completing before the current method timed out.
</nierror>
<nierror code="-61012">
LabVIEW FPGA: The FPGA VI reference used to initialize the FIFO is no longer valid.
</nierror>
<nierror code="-61011">
LabVIEW FPGA: Unsupported FIFO size.
</nierror>
<nierror code="-61010">
LabVIEW FPGA: You are trying to read from, write to, or close a FIFO that has not been initialized by the InitFIFO method.
</nierror>
<nierror code="-61009">
LabVIEW FPGA: Unresolved LabVIEW class.
</nierror>
<nierror code="-61008">
LabVIEW FPGA: Class control or indicator on top-level VI.
</nierror>
<nierror code="-61007">
LabVIEW FPGA: Conditional Disable Structure contains broken code.
</nierror>
<nierror code="-61006">
LabVIEW FPGA: Syntax error in user supplied HDL.
</nierror>
<nierror code="-61005">
LabVIEW FPGA: Object not supported in simulation.
</nierror>
<nierror code="-61004">
LabVIEW FPGA: FIFO object not supported in simulation.
</nierror>
<nierror code="-61003">
LabVIEW FPGA: You cannot include this function in a For Loop when the For Loop is inside a single-cycle Timed Loop.
</nierror>
<nierror code="-61002">
LabVIEW FPGA: The array size exceeds the limit for the current node when the node is inside a single-cycle Timed Loop.
</nierror>
<nierror code="61003">
LabVIEW FPGA: The FPGA VI specified by the Invoke Method function with the Run method is already running.
</nierror>
<nierror code="61004">
LabVIEW FPGA: Occurrence traceback failed.
</nierror>
<nierror code="61005">
LabVIEW FPGA: Bad Clock Rate for operation.
</nierror>
<nierror code="61006">
LabVIEW FPGA: The alias used by this FPGA Device I/O function,  I/O Method Node, or I/O Property Node does not exist.
</nierror>
<nierror code="61050">
LabVIEW FPGA: A parameter to a function is invalid.
</nierror>
<nierror code="61051">
LabVIEW FPGA: An operation did not complete because requested memory was unavailable.
</nierror>
<nierror code="61052">
LabVIEW FPGA: HDL code generation error occurred.
</nierror>
<nierror code="61053">
LabVIEW FPGA: A resource management error occurred. The resources might have conflicting configurations.
</nierror>
<nierror code="61054">
LabVIEW FPGA: A code generation error occurred while interpreting LabVIEW signals.
</nierror>
<nierror code="61055">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="61056">
LabVIEW FPGA: Timing specified in the diagram cannot be met.
</nierror>
<nierror code="61057">
LabVIEW FPGA: Internally pipelined object(s) not connected to enough Feedback Nodes.
</nierror>
<nierror code="61058">
LabVIEW FPGA: Invalid clock for single-cycle Timed Loop.
</nierror>
<nierror code="61059">
LabVIEW FPGA: Invalid initialization option on a Feedback Node that follows a Memory Read method.
</nierror>
<nierror code="61060">
LabVIEW FPGA: The Wait on IRQ method timed out before the specified interrupt was received.
</nierror>
<nierror code="61061">
LabVIEW FPGA: Unsupported delay on Feedback Node following memory read.
</nierror>
<nierror code="61062">
LabVIEW FPGA: Invalid use of the enable terminal on a Feedback Node that follows a Memory Read method.
</nierror>
<nierror code="61063">
LabVIEW FPGA: Initializer constant is wired through a tunnel.
</nierror>
<nierror code="61064">
LabVIEW FPGA: Internal software error(s).
</nierror>
<nierror code="61211">
LabVIEW FPGA: Multiple resources with the same name are present in this VI.  The Dynamic Mode of the FPGA Interface can only access a single resource of a given name.
</nierror>
<nierror code="61347">
LabVIEW FPGA: This compile has exceeded the amount of data that can be streamed from the server
</nierror>
</nidocument>
