<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6266229 - Multilayer capacitor - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Multilayer capacitor"><meta name="DC.contributor" content="Yasuyuki Naito" scheme="inventor"><meta name="DC.contributor" content="Masaaki Taniguchi" scheme="inventor"><meta name="DC.contributor" content="Yoichi Kuroda" scheme="inventor"><meta name="DC.contributor" content="Takanori Kondo" scheme="inventor"><meta name="DC.contributor" content="Michihiro Murata" scheme="inventor"><meta name="DC.contributor" content="Yoshitaka Tanino" scheme="inventor"><meta name="DC.contributor" content="Murata Manufacturing Co., Ltd" scheme="assignee"><meta name="DC.date" content="2000-2-9" scheme="dateSubmitted"><meta name="DC.description" content="A multi-layer capacitor device includes a capacitor body including first electrode plates and a plurality of second electrode plates. The first and second electrode plates are interleaved with each other in opposed and spaced apart relation. A dielectric material is located between each opposed set of the first and second electrode plates. The first and second electrode plates each include a main electrode portion and a plurality of spaced apart lead structures extending therefrom. Respective lead structures of the first electrodes plates are located adjacent respective lead structures of the second electrode plates in an interdigitated arrangement. A plurality of electrical terminals are located on each of the opposed side surfaces of the capacitor body. A plurality of first polarity electrical terminals and a plurality of second polarity electrical terminals, respectively, located on the capacitor body. Each of the first polarity terminals is disposed opposite to another of the first polarity terminals across the capacitor body and each of the second polarity terminals is disposed opposite to another of the second polarity terminals across the capacitor body. Each of the lead structures of the first and second electrode plates have a length L and a width W and a ratio L/W is equal to about 3 or less, and preferably between 0.4 and 1.3."><meta name="DC.date" content="2001-7-24" scheme="issued"><meta name="DC.relation" content="DE:2545672:A1" scheme="references"><meta name="DC.relation" content="EP:0191668:A1" scheme="references"><meta name="DC.relation" content="FR:1464631" scheme="references"><meta name="DC.relation" content="FR:2707123" scheme="references"><meta name="DC.relation" content="JP:H02256216" scheme="references"><meta name="DC.relation" content="JP:H0442910" scheme="references"><meta name="DC.relation" content="JP:H06140283" scheme="references"><meta name="DC.relation" content="JP:H06260364" scheme="references"><meta name="DC.relation" content="JP:H08172026" scheme="references"><meta name="DC.relation" content="US:3308359" scheme="references"><meta name="DC.relation" content="US:3612963" scheme="references"><meta name="DC.relation" content="US:3822397" scheme="references"><meta name="DC.relation" content="US:3971970" scheme="references"><meta name="DC.relation" content="US:4074340" scheme="references"><meta name="DC.relation" content="US:4274124" scheme="references"><meta name="DC.relation" content="US:4295183" scheme="references"><meta name="DC.relation" content="US:4328530" scheme="references"><meta name="DC.relation" content="US:4346429" scheme="references"><meta name="DC.relation" content="US:4419714" scheme="references"><meta name="DC.relation" content="US:4424552" scheme="references"><meta name="DC.relation" content="US:4430690" scheme="references"><meta name="DC.relation" content="US:4706162" scheme="references"><meta name="DC.relation" content="US:4814940" scheme="references"><meta name="DC.relation" content="US:4830723" scheme="references"><meta name="DC.relation" content="US:4831494" scheme="references"><meta name="DC.relation" content="US:4852227" scheme="references"><meta name="DC.relation" content="US:4853826" scheme="references"><meta name="DC.relation" content="US:4862318" scheme="references"><meta name="DC.relation" content="US:5517385" scheme="references"><meta name="DC.relation" content="US:5880925" scheme="references"><meta name="citation_reference" content="1991 Symposium on VLSI Technology, Digest of Technical Papers entitled Multilayer Vertical Stacked Capacitors (MVDTC) for 64 Mbit and 256 Mbit DRAMS by D. Temmler, Institute of Semiconductor Physics, Germany."><meta name="citation_reference" content="40th Electronic Components &amp; Technology Conference, 1990 Poster Presentations, vol. 2, May 20-23, 1990, pp. 1014-1023."><meta name="citation_reference" content="IBM Technical Disclosure Bulletin (vol.31 No. 3 Aug. 1988)."><meta name="citation_reference" content="IBM Technical Disclosure Bulletin (vol.32 No. 6B Nov. 1989)."><meta name="citation_patent_number" content="US:6266229"><meta name="citation_patent_application_number" content="US:09/501,084"><link rel="canonical" href="http://www.google.com/patents/US6266229"/><meta property="og:url" content="http://www.google.com/patents/US6266229"/><meta name="title" content="Patent US6266229 - Multilayer capacitor"/><meta name="description" content="A multi-layer capacitor device includes a capacitor body including first electrode plates and a plurality of second electrode plates. The first and second electrode plates are interleaved with each other in opposed and spaced apart relation. A dielectric material is located between each opposed set of the first and second electrode plates. The first and second electrode plates each include a main electrode portion and a plurality of spaced apart lead structures extending therefrom. Respective lead structures of the first electrodes plates are located adjacent respective lead structures of the second electrode plates in an interdigitated arrangement. A plurality of electrical terminals are located on each of the opposed side surfaces of the capacitor body. A plurality of first polarity electrical terminals and a plurality of second polarity electrical terminals, respectively, located on the capacitor body. Each of the first polarity terminals is disposed opposite to another of the first polarity terminals across the capacitor body and each of the second polarity terminals is disposed opposite to another of the second polarity terminals across the capacitor body. Each of the lead structures of the first and second electrode plates have a length L and a width W and a ratio L/W is equal to about 3 or less, and preferably between 0.4 and 1.3."/><meta property="og:title" content="Patent US6266229 - Multilayer capacitor"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("_EzsU8vvG4GVyASn8YGoBA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("CAN"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("_EzsU8vvG4GVyASn8YGoBA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("CAN"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6266229?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6266229"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=GRxWBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6266229&amp;usg=AFQjCNGjUMVdCwPNBNw83whRMy-j8wpjkQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6266229.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6266229.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6266229" style="display:none"><span itemprop="description">A multi-layer capacitor device includes a capacitor body including first electrode plates and a plurality of second electrode plates. The first and second electrode plates are interleaved with each other in opposed and spaced apart relation. A dielectric material is located between each opposed set of...</span><span itemprop="url">http://www.google.com/patents/US6266229?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6266229 - Multilayer capacitor</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6266229 - Multilayer capacitor" title="Patent US6266229 - Multilayer capacitor"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6266229 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/501,084</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Jul 24, 2001</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Feb 9, 2000</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Nov 10, 1997</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09501084, </span><span class="patent-bibdata-value">501084, </span><span class="patent-bibdata-value">US 6266229 B1, </span><span class="patent-bibdata-value">US 6266229B1, </span><span class="patent-bibdata-value">US-B1-6266229, </span><span class="patent-bibdata-value">US6266229 B1, </span><span class="patent-bibdata-value">US6266229B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Yasuyuki+Naito%22">Yasuyuki Naito</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Masaaki+Taniguchi%22">Masaaki Taniguchi</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Yoichi+Kuroda%22">Yoichi Kuroda</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Takanori+Kondo%22">Takanori Kondo</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Michihiro+Murata%22">Michihiro Murata</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Yoshitaka+Tanino%22">Yoshitaka Tanino</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Murata+Manufacturing+Co.,+Ltd%22">Murata Manufacturing Co., Ltd</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6266229.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6266229.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6266229.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (30),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (4),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (24),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (14),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (8)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=GRxWBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6266229&usg=AFQjCNGOlbmy2f-oqIcC4VR1EjihhbbjLw">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=GRxWBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6266229&usg=AFQjCNHbheylS2OUQPW0ZY_Ko8ZIgC0eGg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=GRxWBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6266229B1%26KC%3DB1%26FT%3DD&usg=AFQjCNEivGKKkCnkbXzBeiXjqrdMqENU_w">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54806294" lang="EN" load-source="patent-office">Multilayer capacitor</invention-title></span><br><span class="patent-number">US 6266229 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA72592022" lang="EN" load-source="patent-office"> <div class="abstract">A multi-layer capacitor device includes a capacitor body including first electrode plates and a plurality of second electrode plates. The first and second electrode plates are interleaved with each other in opposed and spaced apart relation. A dielectric material is located between each opposed set of the first and second electrode plates. The first and second electrode plates each include a main electrode portion and a plurality of spaced apart lead structures extending therefrom. Respective lead structures of the first electrodes plates are located adjacent respective lead structures of the second electrode plates in an interdigitated arrangement. A plurality of electrical terminals are located on each of the opposed side surfaces of the capacitor body. A plurality of first polarity electrical terminals and a plurality of second polarity electrical terminals, respectively, located on the capacitor body. Each of the first polarity terminals is disposed opposite to another of the first polarity terminals across the capacitor body and each of the second polarity terminals is disposed opposite to another of the second polarity terminals across the capacitor body. Each of the lead structures of the first and second electrode plates have a length L and a width W and a ratio L/W is equal to about 3 or less, and preferably between 0.4 and 1.3.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(11)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6266229B1/US06266229-20010724-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6266229B1/US06266229-20010724-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6266229B1/US06266229-20010724-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6266229B1/US06266229-20010724-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6266229B1/US06266229-20010724-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6266229B1/US06266229-20010724-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6266229B1/US06266229-20010724-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6266229B1/US06266229-20010724-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6266229B1/US06266229-20010724-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6266229B1/US06266229-20010724-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6266229B1/US06266229-20010724-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6266229B1/US06266229-20010724-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6266229B1/US06266229-20010724-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6266229B1/US06266229-20010724-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6266229B1/US06266229-20010724-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6266229B1/US06266229-20010724-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6266229B1/US06266229-20010724-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6266229B1/US06266229-20010724-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6266229B1/US06266229-20010724-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6266229B1/US06266229-20010724-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6266229B1/US06266229-20010724-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6266229B1/US06266229-20010724-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(60)</span></span></div><div class="patent-text"><div mxw-id="PCLM28677453" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What it is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6266229-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A multi-layer capacitor device comprising:</div>
      <div class="claim-text">a capacitor body including top and bottom surfaces and opposed side surfaces which have continuously flat surfaces and are disposed between the top and bottom surfaces and opposed end surfaces disposed between the top and bottom surfaces and the opposed side surfaces, the capacitor body including a plurality of first electrode plates and a plurality of second electrode plates, the first and second electrode plates being interleaved with each other in opposed and spaced apart relation; </div>
      <div class="claim-text">a dielectric material located between each opposed set of the first and second electrode plates; </div>
      <div class="claim-text">the first and second electrode plates each including a main electrode portion and a plurality of spaced apart lead structures extending therefrom, respective lead structures of the first electrodes plates being located adjacent respective lead structures of the second electrode plates in an interdigitated arrangement; and </div>
      <div class="claim-text">a plurality of electrical terminals located on each of the opposed side surfaces of the capacitor body, corresponding lead structures of the first electrode plates and corresponding lead structures of the second electrode plates being electrically connected together by respective ones of the electrical terminals to define a plurality of first polarity electrical terminals and a plurality of second polarity electrical terminals, respectively, located on the capacitor body; wherein </div>
      <div class="claim-text">each of the first polarity terminals is disposed opposite to another of the first polarity terminals across the capacitor body and each of the second polarity terminals is disposed opposite to another of the second polarity terminals across the capacitor body; and </div>
      <div class="claim-text">at least one of the lead structures of the first and second electrode plates have a length L and a width W and a ratio L/W is equal to about 3 or less. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6266229-B1-CLM-00002" class="claim">
      <div class="claim-text">2. The multi-layer capacitor according to claim <b>1</b>, wherein the ratio L/W is equal to about 1.3 or less.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6266229-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The multi-layer capacitor according to claim <b>1</b>, wherein the ratio L/W is equal to about 0.4 or greater.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6266229-B1-CLM-00004" class="claim">
      <div class="claim-text">4. The multi-layer capacitor according to claim <b>1</b>, wherein the ratio L/W is equal to or less than about 1.3 and greater than or equal to about 0.4.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6266229-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The multi-layer capacitor according to claim <b>1</b>, wherein the width W of at least one of the lead electrodes is different from that of the other lead electrodes.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6266229-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The multi-layer capacitor according to claim <b>1</b>, wherein lead electrodes are provided on each of a first pair of opposed sides of the capacitor body and a lead electrode is provided on each of a second pair of opposed sides of the capacitor body, and the width W of at least one of the lead electrodes provided on a respective one of the second pair of opposed sides of the capacitor body is wider than the lead electrodes disposed on each of the first pair of opposed sides of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6266229-B1-CLM-00007" class="claim">
      <div class="claim-text">7. The multi-layer capacitor according to claim <b>1</b>, wherein the lengths L of all of the lead electrodes are substantially equal to each other.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6266229-B1-CLM-00008" class="claim">
      <div class="claim-text">8. The multi-layer capacitor according to claim <b>1</b>, wherein the capacitor body has a substantially rectangular shape.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6266229-B1-CLM-00009" class="claim">
      <div class="claim-text">9. The multi-layer capacitor according to claim <b>1</b>, wherein the first polarity terminals and the second polarity terminals are provided only along the opposed side surfaces of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6266229-B1-CLM-00010" class="claim">
      <div class="claim-text">10. The multi-layer capacitor according to claim <b>1</b>, wherein at least one of the first polarity terminals is provided at one of the opposed end surfaces and one of the second polarity terminals is provided at another of the opposed end surfaces.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6266229-B1-CLM-00011" class="claim">
      <div class="claim-text">11. The multi-layer capacitor device according to claim <b>1</b>, wherein the first polarity terminals are disposed opposite to each other across a width of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6266229-B1-CLM-00012" class="claim">
      <div class="claim-text">12. The multi-layer capacitor device according to claim <b>1</b>, wherein the second polarity terminals are disposed opposite to each other across a width of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6266229-B1-CLM-00013" class="claim">
      <div class="claim-text">13. The multi-layer capacitor device according to claim <b>1</b>, wherein each of the first polarity terminals is disposed opposite to another of the first polarity terminals only across a width of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6266229-B1-CLM-00014" class="claim">
      <div class="claim-text">14. The multi-layer capacitor device according to claim <b>1</b>, wherein each of the second polarity terminals is disposed opposite to another of the second polarity terminals only across a width of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6266229-B1-CLM-00015" class="claim">
      <div class="claim-text">15. The multi-layer capacitor device according to claim <b>1</b>, wherein each of the first polarity terminals and the corresponding another of the first polarity terminals are located at a common position along a length of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6266229-B1-CLM-00016" class="claim">
      <div class="claim-text">16. The multi-layer capacitor device according to claim <b>1</b>, wherein each of the second polarity terminals and the corresponding another of the second polarity terminals are located at a common position along a length of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6266229-B1-CLM-00017" class="claim">
      <div class="claim-text">17. The multi-layer capacitor device according to claim <b>1</b>, wherein each of the first polarity terminals is adjacent to one of the second polarity terminals and each of the second polarity terminals is adjacent to one of the first polarity terminals along each of the opposed side surfaces of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6266229-B1-CLM-00018" class="claim">
      <div class="claim-text">18. The multi-layer capacitor device according to claim <b>1</b>, wherein the electrical terminals extend to portions of the top and bottom surfaces.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6266229-B1-CLM-00019" class="claim">
      <div class="claim-text">19. The multi-layer capacitor device according to claim <b>1</b>, wherein none of the first polarity terminals is adjacent to others of the first polarity terminals on the opposed side surfaces of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" id="US-6266229-B1-CLM-00020" class="claim">
      <div class="claim-text">20. The multi-layer capacitor device according to claim <b>1</b>, wherein none of the second polarity terminals is adjacent to others of the second polarity terminals on the opposed side surfaces of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" id="US-6266229-B1-CLM-00021" class="claim">
      <div class="claim-text">21. The multi-layer capacitor device according to claim <b>1</b>, wherein each of the first and second electrode plates includes two of the lead structures extending to each of the pair of opposed side surfaces of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" id="US-6266229-B1-CLM-00022" class="claim">
      <div class="claim-text">22. The multi-layer capacitor device according to claim <b>1</b>, wherein each of the pair of opposed side surfaces of the capacitor body includes at least two of the electrical terminals disposed thereon.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="23" id="US-6266229-B1-CLM-00023" class="claim">
      <div class="claim-text">23. The multi-layer capacitor device according to claim <b>1</b>, wherein each of the pair of opposed side surfaces of the capacitor body includes at least four of the electrical terminals disposed thereon.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="24" id="US-6266229-B1-CLM-00024" class="claim">
      <div class="claim-text">24. A multi-layer capacitor device according to claim <b>1</b>, wherein the multi-layer capacitor device is arranged to define a decoupling capacitor for a multiprocessing unit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="25" id="US-6266229-B1-CLM-00025" class="claim">
      <div class="claim-text">25. A high frequency circuit comprising at least one multi-layer capacitor device according to claim <b>1</b>.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="26" id="US-6266229-B1-CLM-00026" class="claim">
      <div class="claim-text">26. The high frequency circuit according to claim <b>25</b>, wherein the at least one multi-layer capacitor device is arranged to define one of a bypass capacitor and a decoupling capacitor.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="27" id="US-6266229-B1-CLM-00027" class="claim">
      <div class="claim-text">27. A wiring substrate comprising at least one multi-layer capacitor device according to claim <b>1</b> mounted thereon.</div>
    </div>
    </div> <div class="claim"> <div num="28" id="US-6266229-B1-CLM-00028" class="claim">
      <div class="claim-text">28. A multi-layer capacitor device comprising:</div>
      <div class="claim-text">a capacitor body including a pair of opposed side surfaces having continuously smooth surfaces and a pair of opposed end surfaces disposed between the pair of opposed side surfaces; </div>
      <div class="claim-text">at least four electrical terminals disposed on each of the opposed side surfaces; </div>
      <div class="claim-text">the capacitor body also including at least one first electrode plate having a substantially rectangular first main electrode portion with a plurality of first lead structures extending therefrom and at least one second electrode plate situated in opposed and spaced apart relation to the first electrode plate, the second electrode plate having a substantially rectangular second main electrode portion with a plurality of second lead structures extending therefrom, respective ones of the first lead structures being located adjacent respective ones of the second lead structures in an interdigitated arrangement and extending to respective ones of the electrical terminals; dielectric material disposed between each opposing set of first and second electrode plates; wherein </div>
      <div class="claim-text">each of the lead terminals of the at least one first electrode plate being disposed opposite to another of the lead terminals of the at least one first electrode plate across the capacitor body and each of the lead terminals of the at least one second electrode plate being disposed opposite to another of the lead terminals of the at least one second electrode plate across the capacitor body; and </div>
      <div class="claim-text">at least one of the lead structures of the first and second electrode plates have a length L and a width W and a ratio L/W is equal to about 3 or less. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="29" id="US-6266229-B1-CLM-00029" class="claim">
      <div class="claim-text">29. The multi-layer capacitor device according to claim <b>28</b>, wherein the ratio L/W is equal to about 1.3 or less.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="30" id="US-6266229-B1-CLM-00030" class="claim">
      <div class="claim-text">30. The multi-layer capacitor device according to claim <b>28</b>, wherein the ratio L/W is equal to about 0.4 or greater.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="31" id="US-6266229-B1-CLM-00031" class="claim">
      <div class="claim-text">31. The multi-layer capacitor device according to claim <b>28</b>, wherein the ratio L/W is equal to or less than about 1.3 and greater than or equal to about 0.4.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="32" id="US-6266229-B1-CLM-00032" class="claim">
      <div class="claim-text">32. The multi-layer capacitor device according to claim <b>28</b>, wherein the width W of at least one of the lead electrodes is different from that of the other lead electrodes.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="33" id="US-6266229-B1-CLM-00033" class="claim">
      <div class="claim-text">33. The multi-layer capacitor device according to claim <b>28</b>, wherein lead electrodes are provided on each of a first pair of opposed sides of the capacitor body and a lead electrode is provided on each of a second pair of opposed sides of the capacitor body, and the width W of at least one of the lead electrodes provided on a respective one of the second pair of opposed sides of the capacitor body is wider than the lead electrodes disposed on each of the first pair of opposed sides of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="34" id="US-6266229-B1-CLM-00034" class="claim">
      <div class="claim-text">34. The multi-layer capacitor device according to claim <b>28</b>, wherein the lengths L of all of the lead electrodes are substantially equal to each other.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="35" id="US-6266229-B1-CLM-00035" class="claim">
      <div class="claim-text">35. A multi-layer capacitor device according to claim <b>28</b>, wherein each of the first polarity terminals is disposed opposite to another of the first polarity terminals across a width of the substantially rectangular capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="36" id="US-6266229-B1-CLM-00036" class="claim">
      <div class="claim-text">36. A multi-layer capacitor device according to claim <b>28</b>, wherein each of the second polarity terminals is disposed opposite to another of the second polarity terminals across a width of the substantially rectangular capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="37" id="US-6266229-B1-CLM-00037" class="claim">
      <div class="claim-text">37. A multi-layer capacitor device according to claim <b>28</b>, wherein each of the first polarity terminals is disposed opposite to another of the first polarity terminals across a width of the capacitor body and each of the second polarity terminals is disposed opposite to another of the second polarity terminals across a width of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="38" id="US-6266229-B1-CLM-00038" class="claim">
      <div class="claim-text">38. The multi-layer capacitor device according to claim <b>28</b>, wherein the capacitor body has a substantially rectangular shape.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="39" id="US-6266229-B1-CLM-00039" class="claim">
      <div class="claim-text">39. The multi-layer capacitor device according to claim <b>28</b>, wherein the first polarity terminals and the second polarity terminals are provided only along the opposed side surfaces of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="40" id="US-6266229-B1-CLM-00040" class="claim">
      <div class="claim-text">40. The multi-layer capacitor device according to claim <b>28</b>, wherein at least one of the first polarity terminals is provided at one of the opposed end surfaces and one of the second polarity terminals is provided at another of the opposed end surfaces.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="41" id="US-6266229-B1-CLM-00041" class="claim">
      <div class="claim-text">41. The multi-layer capacitor device according to claim <b>28</b>, wherein each of the first polarity terminals is adjacent to one of the second polarity terminals and each of the second polarity terminals is adjacent to one of the first polarity terminals along each of the opposed side surfaces of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="42" id="US-6266229-B1-CLM-00042" class="claim">
      <div class="claim-text">42. The multi-layer capacitor device according to claim <b>28</b>, wherein none of the first polarity terminals is adjacent to others of the first polarity terminals on the opposed side surfaces of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="43" id="US-6266229-B1-CLM-00043" class="claim">
      <div class="claim-text">43. The multi-layer capacitor device according to claim <b>28</b>, wherein none of the second polarity terminals is adjacent to others of the second polarity terminals on the opposed side surfaces of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="44" id="US-6266229-B1-CLM-00044" class="claim">
      <div class="claim-text">44. The multi-layer capacitor device according to claim <b>28</b>, wherein each of the first and second electrode plates includes two of the lead structures extending to each of the pair of opposed side surfaces of the capacitor body.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="45" id="US-6266229-B1-CLM-00045" class="claim">
      <div class="claim-text">45. The multi-layer capacitor device according to claim <b>28</b>, wherein each of the pair of opposed side surfaces of the capacitor body includes at least two of the electrical terminals disposed thereon.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="46" id="US-6266229-B1-CLM-00046" class="claim">
      <div class="claim-text">46. The multi-layer capacitor device according to claim <b>28</b>, wherein each of the pair of opposed side surfaces of the capacitor body includes at least four of the electrical terminals disposed thereon.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="47" id="US-6266229-B1-CLM-00047" class="claim">
      <div class="claim-text">47. A multi-layer capacitor device according to claim <b>28</b>, wherein the multi-layer capacitor device is arranged to define a decoupling capacitor for a multiprocessing unit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="48" id="US-6266229-B1-CLM-00048" class="claim">
      <div class="claim-text">48. A high frequency circuit comprising at least one multi-layer capacitor device according to claim <b>28</b>.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="49" id="US-6266229-B1-CLM-00049" class="claim">
      <div class="claim-text">49. The high frequency circuit according to claim <b>48</b>, wherein the at least one multi-layer capacitor device is arranged to define one of a bypass capacitor and a decoupling capacitor.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="50" id="US-6266229-B1-CLM-00050" class="claim">
      <div class="claim-text">50. A wiring substrate comprising at least one multi-layer capacitor according to claim <b>28</b> mounted thereon.</div>
    </div>
    </div> <div class="claim"> <div num="51" id="US-6266229-B1-CLM-00051" class="claim">
      <div class="claim-text">51. A monolithic capacitor comprising:</div>
      <div class="claim-text">a capacitor body having two opposed main surfaces and four side surfaces connected between the two main surfaces, said capacitor body including a plurality of dielectric layers extending in the direction in which the two opposed main surfaces extend, and at least one pair of first and second internal electrodes opposed to each other through one of the dielectric layers so as to define a capacitor unit, said capacitor body further including at least two first lead electrodes extending from one of the first internal electrodes to at least two positions on at least one of the side surfaces, and at least one second lead electrode extending from the second internal electrode to a position located between the positions to which the first lead electrodes extend; </div>
      <div class="claim-text">first and second external terminal electrodes provided on the side surfaces onto which the first and second lead electrodes extend, and electrically connected to the first and second lead electrodes, respectively; wherein the ratio L/W of the length L to the width W of at least one of the first and second lead electrodes is within the range of about 0.4 to about 3.0 </div>
    </div>
    </div> <div class="claim-dependent"> <div num="52" id="US-6266229-B1-CLM-00052" class="claim">
      <div class="claim-text">52. A monolithic capacitor according to claim <b>51</b>, wherein the ratio L/W is in the range of about 0.4 to about 1.3.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="53" id="US-6266229-B1-CLM-00053" class="claim">
      <div class="claim-text">53. A monolithic capacitor according to claim <b>51</b>, wherein the first and second lead electrodes extend onto at least two of the side surfaces opposed to each other, respectively.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="54" id="US-6266229-B1-CLM-00054" class="claim">
      <div class="claim-text">54. A monolithic capacitor according to claim <b>51</b>, wherein at least one of the first and second lead electrodes extend onto the respective four side surfaces.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="55" id="US-6266229-B1-CLM-00055" class="claim">
      <div class="claim-text">55. A monolithic capacitor according to claim <b>51</b>, wherein the first lead electrodes and the second lead electrodes are alternately arranged as viewed in the peripheral directions of the main surfaces.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="56" id="US-6266229-B1-CLM-00056" class="claim">
      <div class="claim-text">56. A monolithic capacitor according to claim <b>51</b>, wherein the monolithic capacitor is arranged to define a decoupling capacitor connected to a power supply circuit of an microprocessing unit chip provided in a microprocessing unit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="57" id="US-6266229-B1-CLM-00057" class="claim">
      <div class="claim-text">57. A wiring substrate including the monolithic capacitor according to claim <b>51</b> mounted thereon.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="58" id="US-6266229-B1-CLM-00058" class="claim">
      <div class="claim-text">58. A wiring substrate including the monolithic capacitor according to claim <b>57</b>, further comprising an microprocessing unit chip of a microprocessing unit mounted on the wiring substrate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="59" id="US-6266229-B1-CLM-00059" class="claim">
      <div class="claim-text">59. A decoupling circuit including the monolithic capacitor according to claim <b>51</b>.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="60" id="US-6266229-B1-CLM-00060" class="claim">
      <div class="claim-text">60. A high frequency circuit including the monolithic capacitor according to claim <b>51</b>.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES54609054" lang="EN" load-source="patent-office" class="description">
    <p>This application is a Continuation-in-Part of U.S. patent application Ser. No. 09/042,379 filed on Mar. 13, 1998, now U.S. Pat. No. 6,072,687.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>The present invention relates to a multi-layer capacitor and, more particularly, to a multi-layer capacitor which can be advantageously used in high frequency circuits.</p>
    <p>2. Description of the Related Art</p>
    <p>Conventional multi-layer capacitors include those described in Japanese Unexamined Patent Publication No. H2-256216 in which a multi-layer capacitor <b>1</b>, as shown in FIGS. 15 through 17 of the present application, is disclosed. FIG. 15 is a plan view of the external appearance of the multi-layer capacitor <b>1</b>. FIG. 16 is a plan view of a first section of the multi-layer capacitor <b>1</b> showing a first electrode <b>10</b> located on one surface of one internal dielectric layer <b>9</b> of the capacitor <b>1</b>. FIG. 17 is a plan view of a second section of the multi-layer capacitor <b>1</b> showing a second electrode <b>11</b> located on one surface of a differential internal dielectric layer <b>9</b> of the capacitor <b>1</b>.</p>
    <p>Referring to FIGS. 15-17, the multi-layer capacitor <b>1</b> includes a capacitor main body <b>8</b> in the form of a rectangular parallelpiped having two principal surfaces <b>2</b> and <b>3</b> in a face-to-face relationship with each other and four side surfaces <b>4</b>, <b>5</b>, <b>6</b> and <b>7</b> connecting the principal surfaces <b>2</b> and <b>3</b>. The capacitor main body <b>8</b> includes a plurality of dielectric layers <b>9</b> (FIGS. 16-17) made of, for example, a ceramic dielectric material. Each of the dielectric layers is generally planar in shape and lies generally parallel to the principal surfaces <b>2</b> and <b>3</b>. At least a pair of first and second internal electrodes <b>10</b> and <b>11</b> are provided on respective surfaces of the dielectric layers <b>9</b> in a face-to-face relationship with each other, with a dielectric layer <b>9</b> interposed therebetween to form a capacitor unit.</p>
    <p>The first internal electrode <b>10</b> is formed with four lead electrodes <b>12</b>, <b>13</b>, <b>14</b> and <b>15</b> which extend to two opposing side surfaces <b>4</b> and <b>6</b>, as shown.</p>
    <p>Each lead electrode <b>12</b>, <b>13</b>, <b>14</b> and <b>15</b> is coupled to a respective external terminal electrode <b>16</b>, <b>17</b>, <b>18</b> and <b>19</b> provided on the side surfaces <b>4</b> and <b>6</b> of the capacitor main body <b>8</b>. Specifically, the lead electrodes <b>12</b> and <b>13</b> are connected to the external terminal electrodes <b>16</b> and <b>17</b>, respectively, which are located on the side surface <b>4</b>, and the lead electrodes <b>14</b> and <b>15</b> are connected to the external terminal electrodes <b>18</b> and <b>19</b>, respectively, which are located on the side surface <b>6</b>.</p>
    <p>Referring to FIG. 17, the second internal electrode <b>11</b> is also formed with four lead electrodes <b>20</b>, <b>21</b>, <b>22</b> and <b>23</b> which extend to the side surfaces <b>4</b> and <b>6</b>, respectively. More specifically, the lead electrodes <b>20</b> and <b>21</b> extend to positions on the side surface <b>4</b> which are different from the positions to which the lead electrodes <b>12</b> and <b>13</b> extend, and the lead electrodes <b>22</b> and <b>23</b> extend to positions on the side surface <b>6</b> of the main body <b>8</b> which are different from the positions to which the lead electrodes <b>14</b> and <b>15</b> extend.</p>
    <p>The lead electrodes <b>20</b> through <b>23</b> are electrically coupled to external terminal electrodes <b>24</b>, <b>25</b>, <b>26</b> and <b>27</b>, respectively. External terminal electrodes <b>24</b> and <b>25</b> are located on the side surface <b>4</b> at positions which are different from those of the external terminal electrodes <b>16</b> and <b>17</b>. External terminal electrodes <b>26</b> and <b>27</b> are located on the side surface <b>6</b> at positions which are different from the positions of the external terminal electrodes <b>18</b> and <b>19</b>.</p>
    <p>Thus, the plurality of first external terminal electrodes <b>16</b> through <b>19</b> and the plurality of second external terminal electrodes <b>24</b> through <b>27</b> are arranged on the two side surfaces <b>4</b> and <b>6</b> such that they alternate adjacently to each other.</p>
    <p>FIG. 18 illustrates current flowing through the multi-layer capacitor <b>1</b> as viewed in plan view corresponding to FIG. <b>17</b>. In FIG. 18, first internal electrode <b>10</b> and second internal electrode <b>11</b>, shown with broken and solid lines, respectively, are shown in an overlapping relationship.</p>
    <p>In FIG. 18, the arrows indicate typical current paths and directions. In the state illustrated, current flows from each of the external terminal electrodes <b>24</b> through <b>27</b> to each of the external terminal electrodes <b>16</b> through <b>19</b>. Because an alternating current is used, the direction of current flow will reverse periodically.</p>
    <p>When the currents flow, magnetic flux is induced. The direction of the flux is determined by the direction of the currents to produce self-inductance components. Since the currents flow in various directions at central regions <b>28</b> (indicated by circles) of the internal electrodes <b>10</b> and <b>11</b>, the induced magnetic flux generated by the various currents is canceled and substantially no net magnetic flux is produced in those regions.</p>
    <p>The current in the vicinity of each of the external terminal electrodes <b>16</b> through <b>19</b> and <b>24</b> through <b>27</b> tends to flow toward each of the external terminal electrodes <b>16</b> through <b>19</b> and away from each of the external terminal electrodes <b>24</b> through <b>27</b>. There are currents that flow to the left and right as viewed in FIG. 18 to spread at an angle of about 180 degrees. As a result, a major part of magnetic flux is canceled and there is no significant generation of net magnetic flux in these areas.</p>
    <p>Therefore, in the multi-layer capacitor <b>1</b> shown in FIGS. 15 through 17, the generation of self-inductance is suppressed in the areas points described above to reduce equivalent series induction (hereinafter “ESL”).</p>
    <p>However, currents flow substantially in the same direction in the vicinity of each of the side surfaces <b>5</b> and <b>7</b> on which no external terminal electrodes are provided, i.e., at each of the left and right edge portions indicated by hatching in FIG. <b>18</b>. This results in substantially no cancellation of magnetic flux in these areas and significant net self-inductance is created. Therefore, the measures taken to reduce ESL in the multi-layer capacitor <b>1</b> shown in FIGS. 15 through 17 are less than desirable.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>To overcome the problems described above, preferred embodiments of the present invention provide a multi-layer capacitor which more effectively reduces ESL.</p>
    <p>In accordance with a preferred embodiment the present invention, a multi-layer capacitor includes a capacitor body including top and bottom surfaces and opposed side surfaces which have continuously flat surfaces and are disposed between the top and bottom surfaces and opposed end surfaces disposed between the top and bottom surfaces and the opposed side surfaces, the capacitor body including a plurality of first electrode plates and a plurality of second electrode plates, the first and second electrode plates being interleaved with each other in opposed and spaced apart relation, a dielectric material located between each opposed set of the first and second electrode plates, the first and second electrode plates each including a main electrode portion and a plurality of spaced apart lead structures extending therefrom, respective lead structures of the first electrodes plates being located adjacent respective lead structures of the second electrode plates in an interdigitated arrangement, and a plurality of electrical terminals located on each of the opposed side surfaces of the capacitor body, corresponding lead structures of the first electrode plates and corresponding lead structures of the second electrode plates being electrically connected together by respective ones of the electrical terminals to define a plurality of first polarity electrical terminals and a plurality of second polarity electrical terminals, respectively, located on the capacitor body; wherein each of the first polarity terminals is disposed opposite to another of the first polarity terminals across the capacitor body and each of the second polarity terminals is disposed opposite to another of the second polarity terminals across the capacitor body and at least one of the lead structures of the first and second electrode plates have a length L and a width W and a ratio L/W is equal to about 3 or less.</p>
    <p>Another preferred embodiment of the present invention provides a multi-layer capacitor including a capacitor body including a pair of opposed side surfaces having continuously smooth surfaces and a pair of opposed end surfaces disposed between the pair of opposed side surfaces, at least four electrical terminals disposed on each of the opposed side surfaces, the capacitor body also including at least one first electrode plate having a generally substantially rectangular first main electrode portion with a plurality of first lead structures extending therefrom and at least one second electrode plate situated in opposed and spaced apart relation to the first electrode plate, the second electrode plate having a generally substantially rectangular second main electrode portion with a plurality of second lead structures extending therefrom, respective ones of the first lead structures being located adjacent respective ones of the second lead structures in an interdigitated arrangement and extending to respective ones of the electrical terminals; dielectric material disposed between each opposing set of first and second electrode plates, wherein each of the lead terminals of the at least one first electrode plate being disposed opposite to another of the lead terminals of the at least one first electrode plate across the capacitor body and each of the lead terminals of the at least one second electrode plate being disposed opposite to another of the lead terminals of the at least one second electrode plate across the capacitor body and at least one of the lead structures of the first and second electrode plates have a length L and a width W and a ratio L/W is equal to about 3 or less.</p>
    <p>In other preferred embodiments based on the two preferred embodiments described above, it is preferred that the ratio L/W is equal to about 1.3 or less and equal to about 0.4 or greater.</p>
    <p>Further, it is preferred that the width W of at least one of the lead electrodes is different from that of the other lead electrodes.</p>
    <p>In other preferred embodiments, lead electrodes are provided on each of a first pair of opposed sides of the capacitor body and a lead electrode is provided on each of a second pair of opposed sides of the capacitor body, and the width W of at least one of the lead electrodes provided on a respective one of the second pair of opposed sides of the capacitor body is wider than the lead electrodes disposed on each of the first pair of opposed sides of the capacitor body.</p>
    <p>Also, it is preferred that the lengths L of all of the lead electrodes are substantially equal to each other.</p>
    <p>The internal and lead electrodes are preferably arranged in such a manner that when currents of different polarity are applied to the first and second internal electrodes, the net induced inductance in the area of all four of the side surfaces is substantially zero.</p>
    <p>In a preferred embodiment of the present invention, the first internal electrode is formed with at least four first lead electrodes which extend respectively to respective ones of the four side surfaces. An equal number of first external terminal electrodes are provided. At least one of the first external terminal electrodes is located on each of the four side surfaces.</p>
    <p>In this preferred embodiment, the second internal electrode is formed with at least four second lead electrodes which extend to respective ones of the four side surfaces. An equal number of second external terminal electrodes are provided. At least one of the second external terminal electrodes is located on each of the four side surfaces.</p>
    <p>It is more advantageous if the above-described configuration is used for both of the first and second internal electrodes.</p>
    <p>In another preferred embodiment, for each side surface which has both a first and a second external terminal electrode, each of the first external terminal electrodes located on that surface is located adjacent to one a corresponding second external terminal electrode located on that side surface. It is more advantageous if all of the first external terminal electrodes and all of the second external terminal electrodes are arranged such that they alternate with each other throughout the four side surfaces.</p>
    <p>In yet another preferred embodiment, all of the external terminal electrodes are arranged such that they are not adjacent to any other external electrode which is connected to the same internal electrode.</p>
    <p>In still another preferred embodiment, the first internal electrode is formed with three first lead electrodes which extend respectively to three of the side surfaces. The second internal electrode is formed with two second lead electrodes which extend respectively to two of the side surfaces, one of which does have a first external electrode.</p>
    <p>In another preferred embodiment, at least one of the first and at least one of the second external terminal electrodes is provided on each of the four side surfaces.</p>
    <p>A plurality of capacitor units can be provided in the multi-layer capacitor. Each capacitor unit includes a respective pair of first and second internal electrodes with a respective dielectric layer located therebetween.</p>
    <p>According to various preferred the present invention, the effect of reducing ESL can be expected from effective cancellation of magnetic and reduction of the lengths of currents achieved by providing a third internal electrode facing at least either the first or second internal electrodes with a dielectric material layer interposed therebetween. The third internal electrode is formed with at least two third lead electrodes which extend to respective ones of the side surfaces. An equal number of third external terminal electrodes are provided on the corresponding side surfaces and are electrically coupled to respective ones of the third lead electrode.</p>
    <p>In the above-described preferred embodiment, when all of the first, second and third external terminal electrodes are arranged in the same order of arrangement repeated throughout the four side surfaces, the various components of magnetic flux can be more effectively canceled and the lengths of the current paths can be shortened further for a further reduction of ESL.</p>
    <p>Other features, characteristics, elements and advantages of preferred embodiments of the present invention will be described in more detail below with reference to the figures attached hereto.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>For the purpose of illustrating the invention, there is shown in the drawing several forms which are presently preferred, it being understood, however, that the invention is not limited to the precise arrangements and instrumentalities shown.</p>
    <p>FIG. 1 is a plan view of a multi-layer capacitor <b>31</b> according to a first preferred embodiment of the present invention;</p>
    <p>FIG. 2 is a plan view of the multi-layer capacitor <b>31</b> shown in FIG. 1 showing an internal structure thereof in the form of a section along which a first internal electrode <b>40</b> extends;</p>
    <p>FIG. 3 is a plan view of the multi-layer capacitor shown <b>31</b> in FIG. 1 showing an internal structure thereof in the form of a section along which a second internal electrode <b>41</b> extends;</p>
    <p>FIG. 4 is a plan view illustrating currents flowing in the multi-layer capacitor <b>31</b>;</p>
    <p>FIG. 5 is a plan view of a multi-layer capacitor <b>71</b> according to a second preferred embodiment of the invention showing the external appearance thereof;</p>
    <p>FIG. 6 is a plan view of the multi-layer capacitor <b>71</b> shown in FIG. 5 showing an internal structure thereof in the form of a section along which a first internal electrode <b>40</b> <i>a </i>extends;</p>
    <p>FIG. 7 is a plan view of the multi-layer capacitor <b>71</b> shown in FIG. 5 showing an internal structure thereof in the form of a section along which a second internal electrode <b>41</b> <i>a </i>extends;</p>
    <p>FIG. 8 is a plan view of a multi-layer capacitor <b>81</b> according to a third preferred embodiment of the invention showing the external appearance thereof;</p>
    <p>FIG. 9 is a plan view of the multi-layer capacitor <b>81</b> shown in FIG. 8 showing an internal structure thereof in the form of a section along which a third internal electrode <b>82</b> extends;</p>
    <p>FIG. 10 is a plan view of the multi-layer capacitor <b>81</b> shown in FIG. 8 showing an internal structure thereof in the form of a section along which a first internal electrode <b>40</b> <i>b </i>extends;</p>
    <p>FIG. 11 is a plan view of the multi-layer capacitor <b>81</b> shown in FIG. 8 showing an internal structure thereof in the form of a section along which a second internal electrode <b>41</b> <i>b </i>extends;</p>
    <p>FIG. 12 is a plan view of a multi-layer capacitor <b>91</b> according to a fourth preferred embodiment of the invention showing the external appearance thereof;</p>
    <p>FIG. 13 is a plan view of the multi-layer capacitor <b>91</b> shown in FIG. 12 showing an internal structure thereof in the form of a section along which a first internal electrode <b>40</b> <i>c </i>extends;</p>
    <p>FIG. 14 is a plan view of the multi-layer capacitor <b>91</b> shown in FIG. 12 showing an internal structure thereof in the form of a section along which a second internal electrode <b>41</b> <i>c </i>extends;</p>
    <p>FIG. 15 is a plan view of a conventional multi-layer capacitor <b>1</b> which is of interest to the present invention showing the external appearance thereof;</p>
    <p>FIG. 16 is a plan view of the multi-layer capacitor <b>1</b> shown in FIG. 15 showing an internal structure thereof in the form of a section along which a first internal electrode <b>10</b> extends;</p>
    <p>FIG. 17 is a plan view of the multi-layer capacitor <b>1</b> shown in FIG. 15 showing an internal structure thereof in the form of a section along which a second internal electrode <b>11</b> extends;</p>
    <p>FIG. 18 is a plan view illustrating currents flowing in the multi-layer capacitor <b>1</b> shown in FIG, <b>15</b>;</p>
    <p>FIG. 19 is a plan view of a multi-layer capacitor <b>101</b> according to a fifth preferred embodiment of the present invention;</p>
    <p>FIG. 20 is a plan view of the multi-layer capacitor <b>101</b> shown in FIG. 19 showing an internal structure thereof in the form of a section along which a first internal electrode <b>40</b> <i>d </i>extends; and</p>
    <p>FIG. 21 is a plan view of the multi-layer capacitor <b>101</b> shown in FIG. 10 showing an internal structure thereof in the form of a section along which a second internal electrode <b>41</b> <i>d </i>extends.</p>
    <heading>DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS</heading> <heading>First Preferred Embodiment</heading> <p>Referring now to the drawings, wherein like numerals indicate like elements, there is shown in FIGS. 1 through 3 a first preferred embodiment of a multi-layer capacitor constructed in accordance with the principles of the present invention and designated generally as <b>31</b>. FIGS. 1 through 3 correspond to FIGS. 15 through 17.</p>
    <p>FIG. 1 is a plan view of the external appearance multi-layer capacitor <b>31</b>. FIG. 2 is a plan view multi-layer capacitor <b>31</b> showing a first internal electrode <b>40</b> located on one surface of a first internal dielectric layer <b>39</b> of the capacitor <b>31</b>. FIG. 3 is a plan view of a second section of the multi-layer capacitor <b>31</b> showing a second internal electrode <b>41</b> located on one surface of a second internal dielectric layer <b>39</b> of the capacitor <b>31</b>.</p>
    <p>Multi-layer capacitor <b>31</b> includes a capacitor main body <b>38</b> in the form of a rectangular parallelpiped having two opposed principal surfaces <b>32</b> and <b>33</b> and four side surfaces <b>34</b>, <b>35</b>, <b>36</b> and <b>37</b> extending therebetween. The capacitor main body <b>38</b> includes a plurality of generally planar dielectric layers <b>39</b> made of, for example, a ceramic dielectric material. The main surfaces of the dielectric layers <b>39</b> are situated generally parallel to the principal surfaces <b>32</b>, <b>33</b> of the capacitor main body <b>38</b>. At least a pair of first and second internal electrodes <b>40</b> and <b>41</b> are provided in a face-to-face relationship with each other with a dielectric material layer <b>39</b> interposed therebetween, each such pair of internal electrodes forming a respective capacitor unit.</p>
    <p>As shown in FIG. 2, the first internal electrode <b>40</b> has six lead electrodes <b>42</b>, <b>43</b>, <b>44</b>, <b>45</b>, <b>46</b> and <b>47</b>, each of which extends to a respective one of the four side surfaces <b>34</b> through <b>37</b>. Particularly, the lead electrodes <b>42</b> and <b>43</b> extend to the side surface <b>34</b>; the lead electrode <b>44</b> extends to the side surface <b>35</b>; the lead electrodes <b>45</b> and <b>46</b> extend to the side surface <b>36</b>; and the lead electrode <b>47</b> extends to the side surface <b>37</b>.</p>
    <p>Each lead electrode <b>42</b>-<b>47</b> is electrically coupled to a respective external terminal electrodes <b>48</b>-<b>53</b>. The external terminal electrodes <b>48</b> and <b>49</b>, connected to the lead electrodes <b>42</b> and <b>43</b>, respectively, are located on the side surface <b>34</b>; the external terminal electrode <b>50</b>, connected to the lead electrode <b>44</b>, is located on the side surface <b>35</b>; the external terminal electrodes <b>51</b> and <b>52</b>, connected to the lead electrodes <b>45</b> and <b>46</b>, respectively, are located on the side surface <b>36</b>; and the external terminal electrode <b>53</b>, connected to the lead electrode <b>47</b>, is located on the side surface <b>37</b>.</p>
    <p>As shown in FIG. 3, the internal electrode <b>41</b> is formed with six second lead electrodes <b>54</b>, <b>55</b>, <b>56</b>, <b>57</b>, <b>58</b> and <b>59</b>, each of which extends to a respective one of the four side surfaces <b>34</b> through <b>37</b>. More specifically, the lead electrodes <b>54</b> and <b>55</b> extend to side surface <b>34</b>; lead electrode <b>56</b> extends to side surface <b>35</b>; lead electrodes <b>57</b> and <b>58</b> extend to side surface <b>36</b>; and lead electrode <b>59</b> extends to the side surface <b>37</b>.</p>
    <p>The positions on the side surfaces <b>34</b> through <b>37</b> to which the respective lead electrodes <b>54</b> through <b>59</b> extend are different from the positions to which the respective lead electrodes <b>42</b> through <b>47</b> extend.</p>
    <p>External terminal electrodes <b>60</b>, <b>61</b>, <b>62</b>, <b>63</b>, <b>64</b> and <b>65</b>, which are electrically coupled to respective lead electrodes <b>54</b> through <b>59</b>, are provided on the side surfaces <b>34</b> through <b>37</b> at positions which are different than the positions of the external terminal electrodes <b>48</b> through <b>53</b>. External terminal electrodes <b>60</b> and <b>61</b>, connected to lead electrodes <b>54</b> and <b>55</b>, respectively, are located on side surface <b>34</b>; external terminal electrode <b>62</b>, connected to lead electrode <b>56</b>, is located on side surface <b>35</b>; external terminal electrodes <b>63</b> and <b>64</b>, connected to lead electrodes <b>57</b> and <b>58</b>, respectively, are located on side surface <b>36</b>; and external terminal electrode <b>65</b>, connected to lead electrode <b>59</b>, are located on side surface <b>37</b>.</p>
    <p>The external terminal electrodes <b>48</b> through <b>53</b> are arranged in an interleaved manner such that no two external electrodes which are electrically coupled to the same internal electrode <b>40</b> or <b>41</b> are adjacent one another. In operation, the polarizations of the first and second internal electrodes <b>40</b>, <b>41</b> are preferably opposite to one another.</p>
    <p>In order to increase the capacity of the multi-layer capacitor <b>31</b>, additional pairs of internal electrodes can be provided to define additional capacitor units. For example, the multi-layer capacitor <b>31</b> can include two sets of capacitor units, each set being defined by a respective pair of first and second internal electrodes <b>40</b>, <b>41</b> separated by a respective dielectric layer. The plurality of capacitor units are preferably connected in parallel by at least either appropriate ones of the first external terminal electrodes <b>48</b> through <b>53</b> or the second external terminal electrodes <b>60</b> through <b>65</b>.</p>
    <p>Each of the external terminal electrodes <b>48</b> through <b>53</b> and <b>60</b> through <b>65</b> is preferably formed so as to extend not only on the side surfaces <b>34</b> through <b>37</b> but also onto a part of each of the principal surfaces <b>32</b> and <b>33</b>.</p>
    <p>FIG. 4 illustrates various currents, flowing in the multi-layer capacitor <b>31</b>. In FIG. 4, the first internal electrode <b>40</b> is indicated by a broken line and the second internal electrode <b>41</b> is indicated by a solid line, the two electrodes being illustrated in an overlapping relationship.</p>
    <p>As apparent from these typical paths and the directions of current flow indicated by the arrows in FIG. 4 (the direction of current flow indicates that direction of each of the noted current paths at a given point in time, the direction of the flow of current through these paths will alternate periodically), a current flows from each of the second external terminal electrodes <b>60</b> through <b>65</b> to each of the first external terminal electrodes <b>48</b> through <b>53</b>. When such currents flow, induced magnetic flux is generated.</p>
    <p>As in the prior art, the various components of the induced flux at the central regions <b>66</b> indicated by the circles cancel one another out because currents flow in various directions. Similarly, the various components of the induced flux in the areas of the side surfaces <b>34</b> and <b>36</b> tend to cancel one another. In this connection, current flow in the area of side surfaces <b>34</b> and <b>36</b> is very similar to that of the prior art of FIG. <b>18</b>.</p>
    <p>However, the embodiment of FIGS. 1-4 produces a much more desirable result in the areas <b>67</b> adjacent the side surfaces <b>35</b>, <b>37</b>. Since the first external terminal electrodes <b>50</b> and <b>53</b> and the second external terminal electrodes <b>62</b> and <b>65</b> are provided at the side surfaces <b>34</b> and <b>36</b>, there is no significant net current flow in the areas <b>67</b> and no significant generation of net magnetic flux.</p>
    <p>As a result, the degree of net induced magnetic flux generated over the entire region of the multi-layer capacitor <b>31</b> is significantly reduced, thereby allowing the ESL to be suppressed to a very low level.</p>
    <p>Another advantage of this embodiment is that the current paths between each of the electrodes is reduced. Particularly, each of the first lead electrodes <b>42</b> through <b>47</b> (and the first external terminal electrodes <b>48</b> through <b>53</b>) is located relatively close to its adjacent second lead electrode <b>54</b> through <b>59</b> (and the second external terminal electrode <b>60</b> through <b>64</b>) compared to the prior art of FIG. <b>18</b>. This reduces the lengths of the current paths and thereby reduces self -inductance components produced between them.</p>
    <heading>Second Preferred Embodiment</heading> <p>FIGS. 5 through 7 show a multi-layer capacitor <b>71</b> according to a second preferred embodiment of the present invention. FIG. 5 is a plan view of the external appearance of the multi-layer capacitor <b>71</b>. FIG. 6 is a plan view showing one surface of an internal dielectric layer <b>39</b> of the multi-layer capacitor <b>71</b> having a first internal electrode <b>40</b> <i>a </i>located thereon. FIG. 7 is a plan view showing one surface of a different one of the internal dielectric layers <b>39</b> of the multi-layer capacitor <b>71</b> having a second internal electrode <b>41</b> <i>a </i>located thereon.</p>
    <p>FIGS. 5 through 7 respectively correspond to FIGS. 1 through 3 of the first preferred embodiment. In FIGS. 5 through 7, elements corresponding to elements shown in FIGS. 1 through 3 are indicated by like reference numbers and will not be described here to avoid duplication.</p>
    <p>Referring to FIG. 6, the first internal electrode <b>40</b> <i>a </i>is formed with five lead electrodes <b>42</b>, <b>43</b>, <b>45</b>, <b>46</b> and <b>47</b> <i>a </i>which extend to respective side surfaces <b>34</b>, <b>36</b> and <b>37</b>. The multi-layer capacitor <b>71</b> is different from the multi-layer capacitor <b>31</b> of the first embodiment in that the multi-layer capacitor <b>71</b> has no lead electrode extending to side surface <b>35</b>. Additionally, lead electrode <b>47</b> <i>a </i>extends to the middle of the side surface <b>37</b>, whereas lead electrode <b>47</b> extends to the upper half of side surface <b>37</b>.</p>
    <p>The five lead electrodes <b>42</b> through <b>47</b> <i>a </i>are electrically coupled to five external terminal electrodes <b>48</b>, <b>49</b>, <b>51</b>, <b>52</b> and <b>53</b> <i>a</i>, respectively. The five external electrodes <b>48</b>, <b>49</b>, <b>51</b>, <b>52</b> and <b>53</b> <i>a</i>, are each located on one of the three side surfaces <b>34</b>, <b>36</b> and <b>37</b>. The multi-layer capacitor <b>71</b> is different from the multi-layer capacitor <b>31</b> of the first preferred embodiment in that the multi-layer capacitor <b>71</b> has no external terminal corresponding to the first external terminal electrode <b>50</b> and in that the external terminal electrode <b>53</b> <i>a </i>is different in location from the external terminal electrode <b>53</b>.</p>
    <p>Referring to FIG. 7, a second internal electrode <b>41</b> <i>a </i>has five lead electrodes <b>54</b>, <b>55</b>, <b>56</b> <i>a</i>, <b>57</b> and <b>58</b> which extend to respective side surfaces <b>34</b> through <b>36</b>. The multi-layer capacitor <b>71</b> is different from the multi-layer capacitor <b>31</b> of the first preferred embodiment in that it has no lead electrode extending to the side surface <b>37</b> and in that the lead electrode <b>56</b> <i>a </i>which extends to the side surface <b>35</b> extends to the middle of the side surface <b>35</b>, rather than the bottom of the side surface <b>35</b> as is the case with lead electrode <b>56</b> of the first preferred embodiment.</p>
    <p>Each of the lead electrodes <b>54</b> through <b>58</b> is electrically coupled to a respective external terminal electrode <b>60</b>, <b>61</b>, <b>62</b> <i>a</i>, <b>63</b> and <b>64</b>. Each of these terminal electrodes are provided on a respective side surface <b>34</b> through <b>36</b>. The multi-layer capacitor <b>71</b> is different from the multi-layer capacitor <b>31</b> of the first preferred embodiment in that it has no external terminal corresponding to the external terminal electrode <b>65</b> and in that the external terminal electrode <b>62</b> <i>a </i>is located in a different position than the external terminal electrode <b>62</b>.</p>
    <p>If desired, the capacity of multi-layer capacitor <b>71</b> can be increased by providing a plurality of capacitive units, each defined by a respective set of internal electrodes <b>40</b> <i>a</i>, <b>41</b> <i>a</i>, separated by a respective dielectric layer <b>38</b>. The plurality of capacitor units are then connected in parallel by appropriate ones of the external terminal electrodes <b>48</b> through <b>53</b> <i>a </i>or <b>60</b> through <b>64</b>.</p>
    <p>In the second preferred embodiment of the invention, each of the external terminal electrodes <b>48</b>, <b>49</b>, <b>51</b> and <b>52</b> coupled to the first internal electrode <b>40</b> <i>a </i>is located adjacent to at least one of the external terminal electrodes <b>60</b>, <b>61</b>, <b>63</b> and <b>64</b> coupled to internal electrode <b>41</b> <i>a</i>. Further, only the second external terminal electrode <b>62</b> <i>a </i>is located on the side surface <b>35</b>, and only the first external terminal electrode <b>53</b> <i>a </i>is located on the side surface <b>37</b>. By providing the external terminal electrodes <b>62</b> <i>a </i>and <b>53</b> <i>a </i>on the side surfaces <b>35</b> and <b>37</b>, respectively, it is possible to direct the flow of the currents on the internal electrodes <b>40</b> <i>a </i>and <b>41</b> <i>a </i>in various directions to achieve a level of cancellation of magnetic flux that is higher than that which is achievable in the conventional multi-layer capacitor <b>1</b> shown in FIGS. 15 through 17. It is also possible to reduce the length of the path of these currents thereby further reducing the induced inductance components.</p>
    <heading>Third Preferred Embodiment</heading> <p>FIGS. 8 through 11 show a multi-layer capacitor <b>81</b> according to a third preferred embodiment of the present invention. FIG. 8 is a plan view of the external appearance of the multi-layer capacitor <b>81</b>. FIG. 9 is a plan view of the surface of one of the internal dielectric layers <b>39</b> of the multi-layer capacitor <b>81</b> having a first internal electrode <b>82</b> formed thereon. FIG. 10 is a plan view of the surface of one of the internal dielectric layers <b>39</b> of the multi-layer capacitor <b>81</b> having a second internal electrode <b>40</b> <i>b </i>formed thereon. FIG. 11 is a plan view of the surface of one of the internal dielectric layers <b>39</b> of the multi-layer capacitor <b>81</b> having a third internal electrode <b>41</b> <i>b </i>formed thereon.</p>
    <p>In FIGS. 8 through 11, elements corresponding to elements shown in FIGS. 1 through 3 are indicated by like reference numbers and will not be described here to avoid duplication.</p>
    <p>The multi-layer capacitor <b>81</b> of the third preferred embodiment of the invention includes a third internal electrode <b>82</b> facing at least either the first internal electrode <b>40</b> <i>b </i>or second internal electrode <b>41</b> <i>b </i>with a dielectric material layer <b>39</b> interposed therebetween. The third internal electrode <b>82</b> is formed with four lead electrodes <b>83</b>, <b>84</b>, <b>85</b> and <b>86</b>, each of which extends to a respective side surface <b>34</b> and <b>36</b>. More specifically, lead electrodes <b>83</b> and <b>84</b> extend to side surface <b>34</b>, and lead electrodes <b>85</b> and <b>86</b> extend to side surface <b>36</b>.</p>
    <p>External terminal electrodes <b>87</b>, <b>88</b>, <b>89</b> and <b>90</b>, which are electrically coupled to the lead electrodes <b>83</b> through <b>86</b>, respectively, are provided on respective side surfaces <b>34</b> and <b>36</b>. The multi-layer capacitor <b>81</b> is different from the multi-layer capacitor <b>31</b> of the first preferred embodiment in that it includes the third external terminal electrodes <b>87</b> and <b>90</b> provided, respectively, in the positions where the first external terminal electrodes <b>48</b> and <b>52</b> are provided on the multi-layer capacitor <b>31</b> of the first embodiment and includes the third external terminal electrodes <b>88</b> and <b>89</b> provided respectively in the positions where the second external terminal electrodes <b>61</b> and <b>63</b> are provided on the multi-layer capacitor <b>31</b>.</p>
    <p>Referring to FIG. 10, a first internal electrode <b>40</b> <i>b </i>has four first lead electrodes <b>42</b> <i>b</i>, <b>44</b>, <b>45</b> <i>b </i>and <b>47</b> which extend to respective side surfaces <b>34</b> through <b>37</b>. The first internal electrode <b>40</b> <i>b </i>of the multi-layer capacitor <b>81</b> is different from the multi-layer capacitor <b>31</b> of the first embodiment in that it has only one lead electrode <b>42</b> <i>b </i>which extends to side surface <b>34</b> and one lead electrode <b>45</b> <i>b </i>which extends to side surface <b>36</b>.</p>
    <p>Four first external terminal electrodes <b>48</b> <i>b</i>, <b>50</b>, <b>51</b> <i>b </i>and <b>53</b> are electrically coupled to the four first lead electrodes <b>42</b> <i>b </i>through <b>47</b>, respectively, and are provided on the four side surfaces <b>34</b> through <b>37</b>, respectively. The multi-layer capacitor <b>81</b> is different from the multi-layer capacitor <b>31</b> of the first preferred embodiment in that it includes the first external terminal electrodes <b>48</b> <i>b </i>and <b>51</b> <i>b </i>provided respectively in the positions where the second external terminal electrodes <b>60</b> and <b>64</b> are provided on the multi-layer capacitor <b>31</b>.</p>
    <p>Referring to FIG. 11, a second internal electrode <b>41</b> <i>b </i>has four second lead electrodes <b>54</b> <i>b</i>, <b>56</b>, <b>57</b> <i>b </i>and <b>59</b> which extend to respective side surfaces <b>34</b> through <b>37</b>. The second internal electrode of the multi-layer capacitor <b>81</b> is different from the second internal electrode <b>41</b> of the multi-layer capacitor <b>31</b> of the first preferred embodiment in that only one lead electrode <b>54</b> <i>b </i>extends to the side surface <b>34</b> and only one lead electrode <b>57</b> <i>b </i>extends to side surface <b>36</b>.</p>
    <p>Four second external terminal electrodes <b>60</b> <i>b</i>, <b>62</b>, <b>63</b> <i>b </i>and <b>65</b> are electrically coupled to the four first lead electrodes <b>54</b> <i>b </i>through <b>59</b>, respectively. The four second external terminal electrodes are provided on the four side surfaces <b>34</b> through <b>37</b>, respectively. The multi-layer capacitor <b>81</b> is different from the multi-layer capacitor <b>31</b> of the first preferred embodiment in that the second external terminal electrodes <b>60</b> <i>b </i>and <b>63</b> <i>b </i>provided, respectively, in the positions where the first external terminal electrodes <b>49</b> and <b>51</b> are provided on the multi-layer capacitor <b>31</b>.</p>
    <p>By way of example, the multi-layer capacitor <b>81</b> can be formed by locating the third internal electrode <b>82</b>, the first internal electrode <b>40</b> <i>b </i>and the second internal electrode <b>41</b> <i>b</i>, one above the other with respective dielectric layers being located therebetween. Irrespective of the relative locations of the internal electrodes, the external terminal electrodes are arranged such that each of the third external terminal electrodes <b>87</b> through <b>90</b> is followed by one of the first external terminal electrodes <b>48</b> <i>b </i>through <b>53</b> and then followed by one of the second external terminal electrodes <b>60</b> <i>b </i>through <b>65</b>. This alternating arrangement is repeated throughout the four side surfaces <b>34</b> through <b>37</b>. The above-described order of stacking the internal electrodes <b>82</b>, <b>40</b> <i>b </i>and <b>41</b> <i>b </i>may be changed arbitrarily.</p>
    <p>In order to increase the capacity of the multi-layer capacitor <b>81</b>, a plurality of third internal electrodes <b>82</b>, first internal electrodes <b>40</b> <i>b </i>and second internal electrodes <b>41</b> <i>b </i>may be provided to form a plurality of capacitor units. For example, a plurality of third internal electrodes <b>82</b> and a plurality of first internal electrodes <b>40</b> <i>b </i>may be provided; a plurality of second internal electrodes <b>41</b> <i>b </i>and a plurality of third internal electrodes <b>82</b> may be provided; or a plurality of third internal electrodes <b>82</b>, a plurality of first internal electrodes <b>40</b> <i>b </i>and a plurality of second internal electrodes <b>41</b> <i>b </i>may be provided. The resultant capacitor units are connected in parallel by at least any of the third external terminal electrodes <b>87</b> through <b>90</b>, the first external terminal electrodes <b>48</b> <i>b </i>through <b>53</b> and the second external terminal electrodes <b>60</b> <i>b </i>through <b>65</b>.</p>
    <p>Like the first preferred embodiment, external terminal electrodes connected to different internal electrodes (that is, external terminal electrodes having different polarities) are located on each of the four side surfaces <b>34</b> through <b>37</b>. More specifically, first external terminal electrode <b>48</b> <i>b</i>, second external terminal electrode <b>60</b> <i>b </i>and third external terminal electrodes <b>87</b> and <b>88</b> are located on the side surface <b>34</b>; first external terminal electrode <b>50</b> and second external terminal electrode <b>62</b> are located on side surface <b>35</b>; first external terminal electrode <b>51</b> <i>b</i>, second external terminal electrode <b>63</b> <i>b </i>and third external terminal electrodes <b>85</b> and <b>90</b> are located on side surface <b>36</b>; and first external terminal electrode <b>53</b> and second external terminal electrode <b>65</b> are located on side surface <b>37</b>.</p>
    <p>Therefore, according to the third preferred embodiment of the invention, since the flow of currents on the internal electrodes <b>40</b> <i>b </i>and <b>41</b> <i>b </i>can be directed in various directions to effectively cancel magnetic flux and to reduce the lengths of the current paths, the induced inductance components can be reduced.</p>
    <p>Although the arrangement of the third preferred embodiment is different from that in the first preferred embodiment in that external terminal electrodes having different polarities are not necessarily adjacent to each other in all locations, the directions of the current flows on the internal electrodes <b>40</b> <i>b </i>and <b>41</b> <i>b </i>is more diverse than those in the conventional multi-layer capacitor <b>1</b> shown in FIGS. 15 through 17 and the lengths of the current paths are shorter. This makes it possible to achieve a higher reduction of the induced inductance components.</p>
    <p>As an alternative to the third preferred embodiment, a multi-layer capacitor may be provided in which only the first and second internal electrodes <b>40</b> <i>b </i>and <b>41</b> <i>b </i>are provided and the third internal electrode <b>82</b> is excluded. Further, the third internal electrode <b>82</b> may be formed with lead electrodes which extend to the side surfaces <b>35</b> and <b>37</b>.</p>
    <heading>Fourth Preferred Embodiment</heading> <p>FIGS. 12 through 14 show a multi-layer capacitor <b>91</b> according to a fourth preferred embodiment of the present invention. FIG. 12 is a plan view of the external appearance of the multi-layer capacitor <b>91</b>. FIG. 13 is a plan view of the surface of one of the dielectric layers of the multi-layer capacitor <b>91</b> having a first internal electrode <b>40</b> <i>c </i>formed thereon. FIG. 14 is a plan view of the surface of one of the dielectric layers of the multi-layer capacitor <b>91</b> having a second internal electrode <b>41</b> <i>c </i>formed thereon.</p>
    <p>FIGS. 12 through 14 respectively correspond to FIGS. 1 through 3 of the first preferred embodiment. In FIGS. 12 through 14, elements corresponding to elements shown in FIGS. 1 through 3 are indicated by like reference numbers and will not be described here to avoid duplication.</p>
    <p>The multi-layer capacitor <b>91</b> of the fourth preferred embodiment of the invention resembles the multi-layer capacitor <b>71</b> of the second embodiment in its external appearance. A first internal electrode <b>40</b> <i>c </i>has five first lead electrodes <b>42</b>, <b>43</b>, <b>44</b> <i>c</i>, <b>45</b> <i>c </i>and <b>46</b> <i>c </i>which extend to respective side surfaces <b>34</b>, <b>35</b> and <b>36</b>. The multi-layer capacitor <b>91</b> is different from the multi-layer capacitor <b>31</b> of the first preferred embodiment in that does not include a lead electrode corresponding to the lead electrode <b>47</b> which extends to the side surface <b>37</b> and in that the positions at which the lead electrodes <b>44</b> <i>c</i>, <b>45</b> <i>c </i>and <b>46</b> <i>c </i>respectively extends to the side surfaces <b>35</b> and <b>36</b> are different from the positions that the lead electrodes <b>44</b> through <b>46</b> extend to those surfaces.</p>
    <p>Five external terminal electrodes <b>48</b>, <b>49</b>, <b>50</b> <i>c</i>, <b>51</b> <i>c </i>and <b>52</b> <i>c </i>are electrically coupled to the five lead electrodes <b>42</b> through <b>46</b> <i>c</i>, respectively. These external electrodes are provided on the side surfaces <b>34</b> through <b>36</b>. The multi-layer capacitor <b>91</b> is different from the multi-layer capacitor <b>31</b> of the first preferred embodiment in that it does not include an external terminal electrode corresponding to the first external terminal electrode <b>53</b> and in that the positions of the external terminal electrodes <b>50</b> <i>c</i>, <b>51</b> <i>c </i>and <b>52</b> <i>c </i>are different from the positions of the external terminal electrodes <b>50</b> through <b>52</b>, respectively.</p>
    <p>Referring to FIG. 14, a second internal electrode <b>41</b> <i>c </i>has five lead electrodes <b>54</b>, <b>55</b>, <b>57</b> <i>c</i>, <b>58</b> <i>c </i>and <b>59</b> <i>c</i>, each of which extends to a respective side surfaces <b>34</b>, <b>36</b> and <b>37</b>. The multi-layer capacitor <b>91</b> is different from the multi-layer capacitor <b>31</b> of the first preferred embodiment in that it does not include a lead electrode corresponding to the lead electrode <b>59</b> which extends to the side surface <b>35</b> and in that the positions of the lead electrodes <b>57</b> <i>c</i>, <b>58</b> <i>c </i>and <b>59</b> <i>c </i>are different from the positions of the lead electrodes <b>57</b> through <b>59</b>, respectively.</p>
    <p>The external terminal electrodes <b>60</b>, <b>61</b>, <b>63</b> <i>c</i>, <b>64</b> <i>c </i>and <b>65</b> <i>c </i>which are electrically coupled to second lead electrodes <b>54</b> through <b>59</b> <i>c</i>, respectively, are provided on the side surfaces <b>34</b>, <b>36</b> and <b>37</b>. The multi-layer capacitor <b>91</b> is different from the multi-layer capacitor <b>31</b> of the first preferred embodiment in that it does not include an external terminal electrode corresponding to the second external terminal electrode <b>62</b> and in that the positions of the external terminal electrodes <b>63</b> <i>c</i>, <b>64</b> <i>c </i>and <b>65</b> <i>c </i>are different from the positions of the external terminal electrodes <b>63</b> through <b>65</b>, respectively.</p>
    <p>In order to increase the capacity of multi-layer capacitor <b>91</b>, a plurality of first internal electrodes <b>40</b> <i>c </i>and a plurality of second internal electrodes <b>41</b> <i>c </i>can be provided. Pairs of internal electrodes <b>40</b> <i>c</i>, <b>41</b> <i>c </i>will face one another with a dielectric layer formed therebetween so as to form respective capacitor units. These capacitor units will be connected in parallel by at least either the first external terminal electrodes <b>48</b> through <b>52</b> <i>c </i>or the second external terminal electrodes <b>60</b> through <b>65</b> <i>c. </i> </p>
    <p>Like the first preferred embodiment described above, each of the first external terminal electrodes <b>48</b> through <b>52</b> <i>c </i>of the fourth preferred embodiment of the invention is arranged so as to alternate with respective ones of the second external terminal electrodes <b>60</b> through <b>65</b> <i>c </i>throughout the four side surfaces <b>34</b> through <b>37</b>. The fourth preferred embodiment is different from the second preferred embodiment in this regard.</p>
    <p>Therefore, according to the fourth preferred embodiment of the invention, since the flow of currents on the internal electrodes <b>40</b> <i>c </i>and <b>41</b> <i>c </i>can be directed in various directions, the various components of induced magnetic flux will be cancelled and the lengths of the current paths will be shortened relative to the prior art of FIGS. 15-17. The fourth preferred embodiment will effectively reduce the induced inductance components to a degree which is similar to that of the first preferred embodiment.</p>
    <p>In relation to additional features and advantages of the fourth preferred embodiment, the inventors discovered that variations in dimensions and relationships between such dimensions of the lead electrodes materially affect the ESL of the capacitors of the fourth preferred embodiment and each of other preferred embodiments described herein. These further features and advantages described in the following paragraphs are shown as being incorporated in the fourth preferred embodiment of FIGS. 12-14 but can be applied and incorporated in any of the preferred embodiments disclosed herein.</p>
    <p>More specifically, the length and the width of a lead-out portion are designated by reference characters L, W in FIG. 13, for example. In each of the above-described preferred embodiments, currents in the main portions of the first internal electrodes and the second internal electrodes flow in different directions, so that the generation of a magnetic flux is prevented. However, in the respective lead electrodes, currents flow in a uniform direction. Therefore, a magnetic flux is generated, and an inductance is generated in accordance with the magnetic flux. Further, the state of currents flowing in the respective main portions of the first internal electrodes and the second internal electrodes is changed, depending on the lengths and the widths of the lead electrodes. Accordingly, the lengths and the widths of the lead electrodes significantly affect the ESL value of the capacitor.</p>
    <p>To confirm the discovery described above, the lengths L and the widths W of all of the lead electrodes were varied in a multi-layer capacitor <b>91</b> according to a fourth preferred embodiment as shown in FIGS. 12 through 14. The capacitor <b>91</b> preferably includes a total of <b>10</b> lead electrodes, for example, in which four lead electrodes <b>42</b>, <b>43</b>, <b>54</b>, <b>55</b> and four lead electrodes <b>45</b> <i>c</i>, <b>46</b> <i>c</i>, <b>57</b> <i>c</i>, <b>58</b> <i>c </i>are extended onto the side surfaces <b>34</b>, <b>36</b>, respectively, and moreover, and one lead electrode <b>44</b> <i>c </i>and one lead electrode <b>59</b> <i>c </i>are extended onto the side surfaces <b>35</b>, <b>37</b>, correspondingly.</p>
    <p>TABLE 1 shows the results.</p>
    <p>
      <tables> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup cols="5" colsep="0" rowsep="0" align="left"> <colspec colname="OFFSET" align="left" colwidth="49PT"> </colspec> <colspec colname="1" align="center" colwidth="42PT"> </colspec> <colspec colname="2" align="center" colwidth="42PT"> </colspec> <colspec colname="3" align="center" colwidth="42PT"> </colspec> <colspec colname="4" align="center" colwidth="42PT"> </colspec> <thead valign="bottom"> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td namest="OFFSET" nameend="4" morerows="0" rowsep="1" valign="top" class="description-td" colspan="5">TABLE 1</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td namest="OFFSET" nameend="4" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="5"> </td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td">L = O. 1 mm</td>
                <td morerows="0" valign="top" class="description-td">L = O. 2 mm</td>
                <td morerows="0" valign="top" class="description-td">L = O. 3 mm</td>
                <td morerows="0" valign="top" class="description-td">L= O. 5 mm</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td namest="OFFSET" nameend="4" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="5"> </td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
              </tr> </tbody> </tgroup> <tgroup cols="6" colsep="0" rowsep="0" align="left"> <colspec colname="1" align="center" colwidth="49PT"> </colspec> <colspec colname="2" align="center" colwidth="42PT"> </colspec> <colspec colname="3" align="center" colwidth="42PT"> </colspec> <colspec colname="4" align="center" colwidth="42PT"> </colspec> <colspec colname="5" align="right" colwidth="21PT"> </colspec> <colspec colname="6" align="left" colwidth="21PT"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">W = O. 08 mm</td>
                <td morerows="0" valign="top" class="description-td">38 pH</td>
                <td morerows="0" valign="top" class="description-td">65 pH</td>
                <td morerows="0" valign="top" class="description-td">87 pH</td>
                <td morerows="0" valign="top" class="description-td">106</td>
                <td morerows="0" valign="top" class="description-td">pH</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">W = O. 16 mm</td>
                <td morerows="0" valign="top" class="description-td">28 pH</td>
                <td morerows="0" valign="top" class="description-td">35 pH</td>
                <td morerows="0" valign="top" class="description-td">50 pH</td>
                <td morerows="0" valign="top" class="description-td">81</td>
                <td morerows="0" valign="top" class="description-td">pH</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">W = O. 24 mm</td>
                <td morerows="0" valign="top" class="description-td">25 pH</td>
                <td morerows="0" valign="top" class="description-td">32 pH</td>
                <td morerows="0" valign="top" class="description-td">39 pH</td>
                <td morerows="0" valign="top" class="description-td">58</td>
                <td morerows="0" valign="top" class="description-td">pH</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="6" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="6"> </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>The numerical values listed in TABLE 1 are measurement values of the ESL obtained by a conventional publicly-known resonance method. As seen in the results, in the capacitors having plural lead electrodes, the ESL value is changed according to the ration of L/W. When the ratio L/W of the capacitors is about 3 or lower, the ESL value is less than about 80 pH. When the ratio L/W is about 1.3 or lower, the ESL value is less than about 40 pH.</p>
    <p>In the above-described preferred embodiments, the widths of all of the plural lead electrodes are preferably substantially equal to each other. However, the above-described preferred range of the L/W value can be applied to capacitors having the structure in which the width of at least one of the lead electrodes is different from that of the respective remaining lead electrode(s). For example, this will be described in reference to FIGS. 13 and 14. The above-described preferred range of the L/W value can be applied to capacitors each having the structure in which the widths of one lead electrode <b>44</b> <i>c </i>and one lead electrode <b>59</b> <i>c </i>extending onto the side surfaces <b>35</b>, <b>37</b>, correspondingly, are wider as compared with four lead electrodes <b>42</b>, <b>43</b>, <b>54</b>, <b>55</b> and four lead electrodes <b>45</b> <i>c</i>, <b>46</b> <i>c</i>, <b>57</b> <i>c</i>, <b>58</b> <i>c </i>extending onto the side surfaces <b>34</b>, <b>36</b>, respectively.</p>
    <p>According to another preferred embodiment, a capacitor structure is similar to that of the multi-layer capacitor <b>91</b> according to the fourth preferred embodiment as shown in FIGS. 12 through 14, except that the lead electrodes <b>44</b> <i>c</i>, <b>59</b> <i>c </i>are not provided. The lengths L and the widths W of all the lead electrodes of this preferred embodiment were also varied to provide further confirmation of the discovery with respect to the ratio L/W described above. In this capacitor, four lead electrodes are preferably extended onto the side surfaces <b>34</b>, <b>36</b>, respectively. That is, the capacitor has a total of <b>8</b> lead electrodes, for example. TABLE 2 shows the results.</p>
    <p>
      <tables> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup cols="5" colsep="0" rowsep="0" align="left"> <colspec colname="OFFSET" align="left" colwidth="49PT"> </colspec> <colspec colname="1" align="center" colwidth="42PT"> </colspec> <colspec colname="2" align="center" colwidth="42PT"> </colspec> <colspec colname="3" align="center" colwidth="42PT"> </colspec> <colspec colname="4" align="center" colwidth="42PT"> </colspec> <thead valign="bottom"> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td namest="OFFSET" nameend="4" morerows="0" rowsep="1" valign="top" class="description-td" colspan="5">TABLE 2</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td namest="OFFSET" nameend="4" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="5"> </td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td">L = 0.1 mm</td>
                <td morerows="0" valign="top" class="description-td">L = 0.2 mm</td>
                <td morerows="0" valign="top" class="description-td">L = 0.3 mm</td>
                <td morerows="0" valign="top" class="description-td">L = 0.5 mm</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td namest="OFFSET" nameend="4" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="5"> </td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
              </tr> </tbody> </tgroup> <tgroup cols="7" colsep="0" rowsep="0" align="left"> <colspec colname="1" align="center" colwidth="49PT"> </colspec> <colspec colname="2" align="center" colwidth="42PT"> </colspec> <colspec colname="3" align="right" colwidth="21PT"> </colspec> <colspec colname="4" align="left" colwidth="21PT"> </colspec> <colspec colname="5" align="right" colwidth="21PT"> </colspec> <colspec colname="6" align="left" colwidth="21PT"> </colspec> <colspec colname="7" align="center" colwidth="42PT"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">W = 0.08 mm</td>
                <td morerows="0" valign="top" class="description-td">79 pH</td>
                <td morerows="0" valign="top" class="description-td">107</td>
                <td morerows="0" valign="top" class="description-td">pH</td>
                <td morerows="0" valign="top" class="description-td">131</td>
                <td morerows="0" valign="top" class="description-td">pH</td>
                <td morerows="0" valign="top" class="description-td">176 pH</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">W = 0.16 mm</td>
                <td morerows="0" valign="top" class="description-td">68 pH</td>
                <td morerows="0" valign="top" class="description-td">76</td>
                <td morerows="0" valign="top" class="description-td">pH</td>
                <td morerows="0" valign="top" class="description-td">95</td>
                <td morerows="0" valign="top" class="description-td">pH</td>
                <td morerows="0" valign="top" class="description-td">133 pH</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td">W = 0.24 mm</td>
                <td morerows="0" valign="top" class="description-td">55 pH</td>
                <td morerows="0" valign="top" class="description-td">66</td>
                <td morerows="0" valign="top" class="description-td">pH</td>
                <td morerows="0" valign="top" class="description-td">77</td>
                <td morerows="0" valign="top" class="description-td">pH</td>
                <td morerows="0" valign="top" class="description-td">106 pH</td>
              </tr> <tr class="description-tr"> <td namest="1" nameend="7" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="7"> </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>The numerical values in TABLE 2 are measurement values of ESL obtained by a conventional publicly-known resonance method. In this capacitor, when the ratio L/W is about 3 or lower, the ESL value is about 120 pH or lower. When the ratio L/W is about 1.3 or lower, the ESL value is about 80 pH or lower. For the prior art structure described in the specification of this application, the same results are obtained.</p>
    <p>In the above preferred embodiment, the widths of all the lead electrodes are preferably made substantially equal to each other. However, the above-described preferred range of the ratio L/W value can be applied to capacitors having the structure in which the width of at least one of the lead electrodes is wider than that of the respective remaining lead electrodes.</p>
    <p>In recently developed microprocessing units (MPU), the operating frequency of nearly 1 GHz is to be used. Such an MPU contains an MPU chip and a capacitor. Capacitors combined with the MPU chip are required to have an ESL value of less than about 10 pH. If one capacitor can not satisfy the requirement, plural capacitors are connected in parallel. For the purpose of reducing an inductance component caused by the wiring being short-circuited between the plural capacitors and the MPU chip, the capacitors are arranged close to the four sides of the MPU chip. In the case that the total ESL value of the plurality of capacitors is less than about 10 pH, and one capacitor is arranged on each of the four sides of the MPU chip, it is required to provide capacitors each having an ESL value of less than about 40 pH. When two capacitors are arranged on each of the four sides of the MPU chip, it is required for each capacitor to have an ESL value of less than about 80 pH. When three capacitors are arranged on each of the four sides of a MPU chip, it is required for each capacitor to have an ESL value of less than about 120 pH. The L/W values which have been included in the above preferred embodiment are significant for providing capacitors satisfying such a requirement.</p>
    <p>Accordingly, in preferred embodiments of the present invention, when the ratio L/W is about 3 or lower, low ESL capacitors which are practically useful can be obtained. Preferably, the ratio L/W is about 1.3 or lower. In general, when lead electrodes are widened, currents can flow smoothly from the portions of capacitors where charges are accumulated, that is, the respective main portions of the first internal electrodes and the second internal electrodes into the lead electrodes. However, preferably, the ratio L/W is about 0.4 or higher because when the ratio L/W is less than about 0.4, the lengths of lead electrodes are short and/or the widths are wide, and therefore, deterioration of the electrical insulation and moisture-proof properties occurs.</p>
    <p>Further, another preferred embodiment is arranged such that the outside dimensions of all of the first internal electrodes and all of the second internal electrodes are preferably substantially equal to each other, and the lengths of all the lead electrodes are preferably substantially equal to each other. In this preferred embodiment, the lengths of all of the lead electrodes are preferably substantially equal, and moreover can be reduced as much as possible. The static capacitance can be also made as large as possible.</p>
    <p>On the other hand, when the outside dimensions of the first internal electrodes are smaller than those of the second internal electrodes, for example, the lengths of the lead electrodes connected to the first internal electrodes become relatively longer as compared with those of the second internal electrodes. Then, the ESL value is increased, as compared with that in the preferred embodiments of the present application. In other words, the capacitors of the preferred embodiments of this application have a much lower ESL value than capacitors having the structure in which the outside dimensions of the first internal electrodes and those of the second internal electrodes are different from each other.</p>
    <heading>Fifth Preferred Embodiment</heading> <p>FIGS. 19 through 21 show a multi-layer capacitor <b>101</b> according to a fifth preferred embodiment of the present invention. FIG. 19 is a plan view of the external appearance of the multi-layer capacitor <b>101</b>. FIG. 20 is a plan view of the surface of one of the dielectric layers of the multi-layer capacitor <b>101</b> having a first internal electrode <b>40</b> <i>d </i>formed thereon. FIG. 21 is a plan view of the surface of one of the dielectric layers of the multi-layer capacitor <b>101</b> having a second internal electrode <b>41</b> <i>d </i>formed thereon.</p>
    <p>FIGS. 19 through 21 respectively correspond to FIGS. 1 through 3 of the first preferred embodiment. In FIGS. 19 through 21, elements corresponding to elements shown in FIGS. 1 through 3 are indicated by like reference numbers and will not be described here to avoid duplication.</p>
    <p>Referring to FIG. 20, a first internal electrode <b>40</b> <i>d </i>has three first lead electrodes <b>44</b> <i>d</i>, <b>45</b> <i>d </i>and <b>47</b> <i>d </i>which extend to respective side surfaces <b>35</b>, <b>36</b> and <b>37</b>. The multi-layer capacitor <b>101</b> is different from the multi-layer capacitor <b>31</b> of the first preferred embodiment in that it does not include lead electrodes <b>42</b> and <b>43</b> which extend to the side surface <b>34</b>, does not include a lead electrode <b>46</b> which extends to the side surface <b>36</b>, and in that the positions at which the lead electrodes <b>44</b> <i>d</i>, <b>45</b> <i>d</i>, and <b>47</b> <i>d </i>respectively extend to the side surfaces <b>35</b>, <b>36</b> and <b>37</b> are different from the positions that the lead electrodes <b>44</b>, <b>45</b> and <b>47</b> extend to those surfaces.</p>
    <p>The three lead electrodes <b>44</b> <i>d</i>, <b>45</b> <i>d </i>and <b>47</b> <i>d </i>are electrically coupled to three external terminal electrodes <b>50</b> <i>d</i>, <b>51</b> <i>d </i>and <b>53</b> <i>d </i>respectively. These external terminal electrodes are provided on the side surfaces <b>35</b> through <b>37</b>. The multi-layer capacitor <b>101</b> is different from the multi-layer <b>31</b> of the first preferred embodiment in that it does not include external terminal electrodes corresponding to the first external terminal electrodes <b>48</b>, <b>49</b> and <b>52</b> in that the positions of the external terminal electrodes <b>50</b> <i>d</i>, <b>51</b> <i>d </i>and <b>53</b> <i>d </i>are different from the positions of the external terminal electrodes <b>50</b>, <b>51</b> and <b>53</b>, respectively.</p>
    <p>Referring to FIG. 21, a second internal electrode <b>41</b> <i>d </i>has two lead electrodes <b>54</b> <i>d </i>and <b>57</b> <i>d</i>, each of which extends to respective side surfaces <b>34</b> and <b>36</b>. The multi-layer capacitor <b>101</b> is different from the multi-layer capacitor <b>31</b> of the first preferred embodiment in that it does not include lead electrodes corresponding to the lead electrodes <b>61</b>, <b>62</b>, <b>64</b> and <b>65</b> which extends to the side surfaces <b>34</b> through <b>37</b>, respectively, and in that the positions of the lead electrodes <b>54</b> <i>d </i>and <b>57</b> <i>d </i>are different from the positions of the lead electrodes <b>54</b> and <b>57</b>, respectively.</p>
    <p>Two external terminal electrodes <b>60</b> <i>d </i>and <b>63</b> <i>d </i>are electrically coupled to the two lead electrodes <b>54</b> <i>d </i>and <b>57</b> <i>d</i>, respectively, and are provided on the side surfaces <b>34</b> and <b>36</b>. The multi-layer capacitor is different from the multi-layer capacitor <b>31</b> of the first preferred embodiment in that it does not include external terminal electrodes corresponding to the second external terminal electrodes <b>61</b>, <b>62</b>, <b>64</b> and <b>65</b>, and in that the positions of the external terminal electrodes <b>60</b> <i>d </i>and <b>63</b> <i>d </i>are different from the positions of the external terminal electrodes <b>60</b> and <b>63</b>, respectively.</p>
    <p>In order to increase the capacity of multi-layer capacitor <b>101</b>, a plurality of first internal electrodes <b>40</b> <i>d </i>and a plurality of second internal electrodes <b>41</b> <i>d </i>can be provided. Therefore, according to the fifth preferred embodiment of the invention, since the flow of the currents on the internal electrodes <b>40</b> <i>b </i>and <b>41</b> <i>b </i>can be directed in various directions to effectively cancel magnetic flux and to reduce the lengths of the current paths, the induced inductance components can be reduced.</p>
    <p>Although the arrangement of the fifth preferred embodiment is different from that in that first preferred embodiment in that external terminal electrodes having different polarities are not necessarily adjacent to each other in all locations the directions of the current flows on the internal electrodes <b>40</b> <i>d </i>and <b>41</b> <i>d </i>is more diverse that those in the conventional multi-layer capacitor <b>1</b> shown in FIGS. 15 and 17 and the lengths of the current paths are shorter. Therefore, this makes it possible to achieve a higher reduction of the induced inductance components.</p>
    <heading>Test Results</heading> <p>A sample of each of the multi-layer capacitor <b>31</b> according to the first preferred embodiment (preferred embodiment 1), the multi-layer capacitor <b>71</b> according to the second preferred embodiment (preferred embodiment 2), the multi-layer capacitor <b>81</b> according to the third preferred embodiment (preferred embodiment 3), the multi-layer capacitor <b>91</b> according to the fourth preferred embodiment (preferred embodiment 4) and the conventional multi-layer capacitor <b>1</b> (comparative example) was fabricated and ESL of each of them was evaluated.</p>
    <p>Each sample was formed with outer plan dimensions of 3.2 mm×2.5 mm. For samples having six layers of internal electrodes in total, i.e., those having two kinds of internal electrodes such as the multi-layer capacitors <b>31</b>, <b>71</b>, <b>91</b> and <b>1</b> (embodiments 1, 2 and 4 and comparative example), the stacking of the two kinds of internal electrodes was repeated three times (i.e., three pairs of internal electrodes where used to form three capacitance units). For the sample having three kinds of internal electrodes, i.e., the multi-layer capacitor <b>81</b> (preferred embodiment 3), the stacking of the three kinds of internal electrodes was repeated twice.</p>
    <p>ESL was obtained using the resonance method. The resonance method is a method wherein the impedance frequency characteristics of each of the sample multi-layer capacitor is measured and ESL is obtained from a frequency f<sub>o </sub>at a minimum point (referred to as series resonance point between the capacity component C<sub>s </sub>and ESL of the capacitor) using the following equation.</p>
    <p>
      <maths> <formula-text>ESL =1/[(2π<i>f</i> <sub>o</sub>)<sup>2</sup> <i>×C</i> <sub>s</sub>]</formula-text> </maths> </p>
    <p>The measured value of ESL of each sample is shown in the Table 3 below.</p>
    <p>
      <tables> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup cols="2" colsep="0" rowsep="0" align="left"> <colspec colname="OFFSET" align="left" colwidth="98PT"> </colspec> <colspec colname="1" align="center" colwidth="119PT"> </colspec> <thead valign="bottom"> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td namest="OFFSET" nameend="1" morerows="0" rowsep="1" valign="top" class="description-td" colspan="2">TABLE 3</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td namest="OFFSET" nameend="1" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="2"> </td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td">ESL Value (pH)</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td namest="OFFSET" nameend="1" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="2"> </td>
              </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
              </tr> </tbody> </tgroup> <tgroup cols="3" colsep="0" rowsep="0" align="left"> <colspec colname="OFFSET" align="left" colwidth="28PT"> </colspec> <colspec colname="1" align="center" colwidth="70PT"> </colspec> <colspec colname="2" align="center" colwidth="119PT"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td">Embodiment 1</td>
                <td morerows="0" valign="top" class="description-td">40</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td">Embodiment 2</td>
                <td morerows="0" valign="top" class="description-td">72</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td">Embodiment 3</td>
                <td morerows="0" valign="top" class="description-td">85</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td">Embodiment 4</td>
                <td morerows="0" valign="top" class="description-td">51</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td morerows="0" valign="top" class="description-td">Comparative Example</td>
                <td morerows="0" valign="top" class="description-td">95</td>
              </tr> <tr class="description-tr"> <td morerows="0" valign="top" class="description-td"> </td>
                <td namest="OFFSET" nameend="2" morerows="0" rowsep="1" valign="top" align="center" class="description-td" colspan="3"> </td>
              </tr> </tbody> </tgroup> </table> </tables> </p>
    <p>It is apparent from Tables 1-3 that ESL was suppressed to a greater degree in the examples of preferred embodiment 4, especially those in Table 1. Also, preferred embodiment 1 produced lower ESL values than the examples in Table 2 of preferred embodiment 4 and than the preferred embodiments 2 and 3 While the present invention has been described with reference to the illustrated preferred embodiments, for example, it is possible to change positions and the number of the lead-out electrodes of the internal electrodes variously and to change the positions and number of the external terminal electrodes accordingly within the scope of the invention.</p>
    <p>As described above, according to the preferred embodiments of the present invention, at least either a first or a second internal electrode is formed with at least three lead electrodes which extend respectively to at least three of the side surfaces of a capacitor main body, and external terminal electrodes which are electrically coupled to respective lead electrodes are provided on respective side surfaces. As a result, since the flow of currents on the internal electrodes can be directed in various directions to cancel magnetic flux and to reduce the lengths of the currents path effectively, ESL can be reduced.</p>
    <p>With this structure, a high resonance frequency can be achieved and the frequency band of the capacitor can be increased. Accordingly, a multi-layer capacitor according to the invention can accommodate electronic circuits at higher frequencies than was possible with the comparative example and can be advantageously used, for example, as a bypass capacitor or decoupling capacitor in a high frequency circuit. Further, while a decoupling capacitor used in an MPU (microprocessing unit) must also have the function of a quick power supply (a function of supplying power from an amount of electricity charged in the capacitor when there is a sudden need for power as in the case of power-up), a multi-layer capacitor according to the invention can be used for such an application because it has low ESL.</p>
    <p>In the preferred embodiments of the present invention below, the cancellation of magnetic fluxes as described above is further improved and the lengths of currents are further reduced to achieve more effective reduction of ESL.</p>
    <p>It should be understood that the foregoing description is only illustrative of the invention. Various alternatives and modifications can be devised by those skilled in the art without departing from the invention. Accordingly, the present invention is intended to embrace all such alternatives, modifications and variances which fall within the scope of the appended claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US3308359">US3308359</a></td><td class="patent-data-table-td patent-date-value">Mar 12, 1965</td><td class="patent-data-table-td patent-date-value">Mar 7, 1967</td><td class="patent-data-table-td ">Gooding Terence J</td><td class="patent-data-table-td ">Low-inductance capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US3612963">US3612963</a></td><td class="patent-data-table-td patent-date-value">Mar 11, 1970</td><td class="patent-data-table-td patent-date-value">Oct 12, 1971</td><td class="patent-data-table-td ">Union Carbide Corp</td><td class="patent-data-table-td ">Multilayer ceramic capacitor and process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US3822397">US3822397</a></td><td class="patent-data-table-td patent-date-value">May 7, 1973</td><td class="patent-data-table-td patent-date-value">Jul 2, 1974</td><td class="patent-data-table-td ">Sprague Electric Co</td><td class="patent-data-table-td ">A capacitor package with a split metal-plate terminal cover</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US3971970">US3971970</a></td><td class="patent-data-table-td patent-date-value">Nov 27, 1974</td><td class="patent-data-table-td patent-date-value">Jul 27, 1976</td><td class="patent-data-table-td ">P. R. Mallory &amp; Co., Inc.</td><td class="patent-data-table-td ">Electrical component with low impedance at high frequency</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4074340">US4074340</a></td><td class="patent-data-table-td patent-date-value">Oct 18, 1976</td><td class="patent-data-table-td patent-date-value">Feb 14, 1978</td><td class="patent-data-table-td ">Vitramon, Incorporated</td><td class="patent-data-table-td ">Trimmable monolithic capacitors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4274124">US4274124</a></td><td class="patent-data-table-td patent-date-value">Dec 26, 1979</td><td class="patent-data-table-td patent-date-value">Jun 16, 1981</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Thick film capacitor having very low internal inductance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4295183">US4295183</a></td><td class="patent-data-table-td patent-date-value">Jun 29, 1979</td><td class="patent-data-table-td patent-date-value">Oct 13, 1981</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Thin film metal package for LSI chips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4328530">US4328530</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 1980</td><td class="patent-data-table-td patent-date-value">May 4, 1982</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Multiple layer, ceramic carrier for high switching speed VLSI chips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4346429">US4346429</a></td><td class="patent-data-table-td patent-date-value">Jul 9, 1980</td><td class="patent-data-table-td patent-date-value">Aug 24, 1982</td><td class="patent-data-table-td ">Union Carbide Corporation</td><td class="patent-data-table-td ">Multilayer ceramic capacitor with foil terminal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4419714">US4419714</a></td><td class="patent-data-table-td patent-date-value">Apr 2, 1982</td><td class="patent-data-table-td patent-date-value">Dec 6, 1983</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Low inductance ceramic capacitor and method for its making</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4424552">US4424552</a></td><td class="patent-data-table-td patent-date-value">May 28, 1982</td><td class="patent-data-table-td patent-date-value">Jan 3, 1984</td><td class="patent-data-table-td ">L.C.C.-C.I.C.E. Compagnie Europeene De Composants Electroniques</td><td class="patent-data-table-td ">Condenser block and voltage multiplier comprising such a condenser block</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4430690">US4430690</a></td><td class="patent-data-table-td patent-date-value">Oct 7, 1982</td><td class="patent-data-table-td patent-date-value">Feb 7, 1984</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Low inductance MLC capacitor with metal impregnation and solder bar contact</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4706162">US4706162</a></td><td class="patent-data-table-td patent-date-value">Jan 12, 1987</td><td class="patent-data-table-td patent-date-value">Nov 10, 1987</td><td class="patent-data-table-td ">Rogers Corporation</td><td class="patent-data-table-td ">Multilayer capacitor elements</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4814940">US4814940</a></td><td class="patent-data-table-td patent-date-value">May 28, 1987</td><td class="patent-data-table-td patent-date-value">Mar 21, 1989</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Low inductance capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4830723">US4830723</a></td><td class="patent-data-table-td patent-date-value">Jun 22, 1988</td><td class="patent-data-table-td patent-date-value">May 16, 1989</td><td class="patent-data-table-td ">Avx Corporation</td><td class="patent-data-table-td ">Method of encapsulating conductors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4831494">US4831494</a></td><td class="patent-data-table-td patent-date-value">Jun 27, 1988</td><td class="patent-data-table-td patent-date-value">May 16, 1989</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Multilayer capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4852227">US4852227</a></td><td class="patent-data-table-td patent-date-value">Nov 25, 1988</td><td class="patent-data-table-td patent-date-value">Aug 1, 1989</td><td class="patent-data-table-td ">Sprague Electric Company</td><td class="patent-data-table-td ">Method for making a multilayer ceramic capacitor with buried electrodes and terminations at a castellated edge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4853826">US4853826</a></td><td class="patent-data-table-td patent-date-value">Aug 1, 1988</td><td class="patent-data-table-td patent-date-value">Aug 1, 1989</td><td class="patent-data-table-td ">Rogers Corporation</td><td class="patent-data-table-td ">Low inductance decoupling capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4862318">US4862318</a></td><td class="patent-data-table-td patent-date-value">Apr 4, 1989</td><td class="patent-data-table-td patent-date-value">Aug 29, 1989</td><td class="patent-data-table-td ">Avx Corporation</td><td class="patent-data-table-td ">Method of forming thin film terminations of low inductance ceramic capacitors and resultant article</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5517385">US5517385</a></td><td class="patent-data-table-td patent-date-value">Jul 20, 1994</td><td class="patent-data-table-td patent-date-value">May 14, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Decoupling capacitor structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5880925">US5880925</a></td><td class="patent-data-table-td patent-date-value">Jun 27, 1997</td><td class="patent-data-table-td patent-date-value">Mar 9, 1999</td><td class="patent-data-table-td ">Avx Corporation</td><td class="patent-data-table-td ">Surface mount multilayer capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE2545672A1?cl=en">DE2545672A1</a></td><td class="patent-data-table-td patent-date-value">Oct 11, 1975</td><td class="patent-data-table-td patent-date-value">Apr 14, 1977</td><td class="patent-data-table-td ">Draloric Electronic</td><td class="patent-data-table-td ">Mehrschichtkondensator und verfahren zu dessen herstellung</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0191668A1?cl=en">EP0191668A1</a></td><td class="patent-data-table-td patent-date-value">Jan 15, 1986</td><td class="patent-data-table-td patent-date-value">Aug 20, 1986</td><td class="patent-data-table-td ">Eurofarad-Efd</td><td class="patent-data-table-td ">HF ceramic multilayer capacitor with a high capacity</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=GRxWBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DFR%26NR%3D1464631A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHqdgLwtHiVtrFRqnd7My-yo1N16A">FR1464631A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=GRxWBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DFR%26NR%3D2707123A1%26KC%3DA1%26FT%3DD&amp;usg=AFQjCNEr1sChGgh05sQMmwKKRHgzXlEDIA">FR2707123A1</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=GRxWBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH0442910A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNE_ptvAMP8fQrlxkMzp_aoLiWn8QQ">JPH0442910A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=GRxWBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH02256216A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGEehiar4P6LHH-_phnFX7cIJ1Qbg">JPH02256216A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=GRxWBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH06140283A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFRrfjPjOcIDaA84Pryd7jZKDdZJQ">JPH06140283A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=GRxWBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH06260364A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNEoFFWQ4y658BeYqDRMotYOAU8fUQ">JPH06260364A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=GRxWBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH08172026A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNECTeqjyx-jGW9gh37Q2Yax1vwDGQ">JPH08172026A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">1991 Symposium on VLSI Technology, Digest of Technical Papers entitled Multilayer Vertical Stacked Capacitors (MVDTC) for 64 Mbit and 256 Mbit DRAMS by D. Temmler, Institute of Semiconductor Physics, Germany.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">40th Electronic Components &amp; Technology Conference, 1990 Poster Presentations, vol. 2, May 20-23, 1990, pp. 1014-1023.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IBM Technical Disclosure Bulletin (vol.31 No. 3 Aug. 1988).</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IBM Technical Disclosure Bulletin (vol.32 No. 6B Nov. 1989).</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6549396">US6549396</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 19, 2001</td><td class="patent-data-table-td patent-date-value">Apr 15, 2003</td><td class="patent-data-table-td ">Gennum Corporation</td><td class="patent-data-table-td ">Multiple terminal capacitor structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6819543">US6819543</a></td><td class="patent-data-table-td patent-date-value">Dec 31, 2002</td><td class="patent-data-table-td patent-date-value">Nov 16, 2004</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Multilayer capacitor with multiple plates per layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6940710">US6940710</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 6, 2005</td><td class="patent-data-table-td patent-date-value">Sep 6, 2005</td><td class="patent-data-table-td ">Samsung Electro-Mechanics Co., Ltd.</td><td class="patent-data-table-td ">Multilayered chip capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6960366">US6960366</a></td><td class="patent-data-table-td patent-date-value">Aug 1, 2003</td><td class="patent-data-table-td patent-date-value">Nov 1, 2005</td><td class="patent-data-table-td ">Avx Corporation</td><td class="patent-data-table-td ">Plated terminations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6972942">US6972942</a></td><td class="patent-data-table-td patent-date-value">Jun 1, 2004</td><td class="patent-data-table-td patent-date-value">Dec 6, 2005</td><td class="patent-data-table-td ">Avx Corporation</td><td class="patent-data-table-td ">Plated terminations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6982863">US6982863</a></td><td class="patent-data-table-td patent-date-value">Apr 8, 2003</td><td class="patent-data-table-td patent-date-value">Jan 3, 2006</td><td class="patent-data-table-td ">Avx Corporation</td><td class="patent-data-table-td ">Component formation via plating technology</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7067172">US7067172</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 22, 2004</td><td class="patent-data-table-td patent-date-value">Jun 27, 2006</td><td class="patent-data-table-td ">Avx Corporation</td><td class="patent-data-table-td ">Component formation via plating technology</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7154374">US7154374</a></td><td class="patent-data-table-td patent-date-value">Jun 1, 2004</td><td class="patent-data-table-td patent-date-value">Dec 26, 2006</td><td class="patent-data-table-td ">Avx Corporation</td><td class="patent-data-table-td ">Plated terminations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7161794">US7161794</a></td><td class="patent-data-table-td patent-date-value">Jul 28, 2004</td><td class="patent-data-table-td patent-date-value">Jan 9, 2007</td><td class="patent-data-table-td ">Avx Corporation</td><td class="patent-data-table-td ">Component formation via plating technology</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7177137">US7177137</a></td><td class="patent-data-table-td patent-date-value">Apr 6, 2004</td><td class="patent-data-table-td patent-date-value">Feb 13, 2007</td><td class="patent-data-table-td ">Avx Corporation</td><td class="patent-data-table-td ">Plated terminations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7310217">US7310217</a></td><td class="patent-data-table-td patent-date-value">Dec 27, 2006</td><td class="patent-data-table-td patent-date-value">Dec 18, 2007</td><td class="patent-data-table-td ">Murata Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Monolithic capacitor and mounting structure thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7344981">US7344981</a></td><td class="patent-data-table-td patent-date-value">Feb 25, 2005</td><td class="patent-data-table-td patent-date-value">Mar 18, 2008</td><td class="patent-data-table-td ">Avx Corporation</td><td class="patent-data-table-td ">Plated terminations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7394645">US7394645</a></td><td class="patent-data-table-td patent-date-value">Jul 25, 2006</td><td class="patent-data-table-td patent-date-value">Jul 1, 2008</td><td class="patent-data-table-td ">Kyocera Corporation</td><td class="patent-data-table-td ">Multilayer capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7411776">US7411776</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 25, 2007</td><td class="patent-data-table-td patent-date-value">Aug 12, 2008</td><td class="patent-data-table-td ">Tdk Corporation</td><td class="patent-data-table-td ">Multilayer capacitor array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7463474">US7463474</a></td><td class="patent-data-table-td patent-date-value">Dec 19, 2006</td><td class="patent-data-table-td patent-date-value">Dec 9, 2008</td><td class="patent-data-table-td ">Avx Corporation</td><td class="patent-data-table-td ">System and method of plating ball grid array and isolation features for electronic components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7466535">US7466535</a></td><td class="patent-data-table-td patent-date-value">May 15, 2008</td><td class="patent-data-table-td patent-date-value">Dec 16, 2008</td><td class="patent-data-table-td ">Murata Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Multilayer capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7508647">US7508647</a></td><td class="patent-data-table-td patent-date-value">May 15, 2008</td><td class="patent-data-table-td patent-date-value">Mar 24, 2009</td><td class="patent-data-table-td ">Murata Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Multilayer capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7576968">US7576968</a></td><td class="patent-data-table-td patent-date-value">Aug 10, 2006</td><td class="patent-data-table-td patent-date-value">Aug 18, 2009</td><td class="patent-data-table-td ">Avx Corporation</td><td class="patent-data-table-td ">Plated terminations and method of forming using electrolytic plating</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7616427">US7616427</a></td><td class="patent-data-table-td patent-date-value">May 21, 2007</td><td class="patent-data-table-td patent-date-value">Nov 10, 2009</td><td class="patent-data-table-td ">Murata Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Monolithic ceramic capacitor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7679882">US7679882</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 26, 2008</td><td class="patent-data-table-td patent-date-value">Mar 16, 2010</td><td class="patent-data-table-td ">Samsung Electro-Mechanics Co., Ltd.</td><td class="patent-data-table-td ">Multilayered chip capacitor and capacitance tunning method of the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7956793">US7956793</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 12, 2006</td><td class="patent-data-table-td patent-date-value">Jun 7, 2011</td><td class="patent-data-table-td ">Icx Technologies, Inc.</td><td class="patent-data-table-td ">Selective reflective and absorptive surfaces and methods for resonantly coupling incident radiation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7973696">US7973696</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 12, 2006</td><td class="patent-data-table-td patent-date-value">Jul 5, 2011</td><td class="patent-data-table-td ">Nomadics, Inc.</td><td class="patent-data-table-td ">Thin film emitter-absorber apparatus and methods</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8107214">US8107214</a></td><td class="patent-data-table-td patent-date-value">Feb 4, 2009</td><td class="patent-data-table-td patent-date-value">Jan 31, 2012</td><td class="patent-data-table-td ">Tdk Corporation</td><td class="patent-data-table-td ">Multilayer capacitor array having terminal conductor, to which internal electrodes are connected in parallel, connected in series to external electrodes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8643532">US8643532</a></td><td class="patent-data-table-td patent-date-value">Feb 22, 2010</td><td class="patent-data-table-td patent-date-value">Feb 4, 2014</td><td class="patent-data-table-td ">Nomadics, Inc.</td><td class="patent-data-table-td ">Thin film emitter-absorber apparatus and methods</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=GRxWBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc361/defs361.htm&usg=AFQjCNFCV9ycKXNkNW2jKTfLVOcvbxdKIw#C361S306300">361/306.3</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=GRxWBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc361/defs361.htm&usg=AFQjCNFCV9ycKXNkNW2jKTfLVOcvbxdKIw#C361S306100">361/306.1</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=GRxWBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc361/defs361.htm&usg=AFQjCNFCV9ycKXNkNW2jKTfLVOcvbxdKIw#C361S308100">361/308.1</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=GRxWBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc361/defs361.htm&usg=AFQjCNFCV9ycKXNkNW2jKTfLVOcvbxdKIw#C361S303000">361/303</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=GRxWBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01G0004300000">H01G4/30</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=GRxWBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01G0004232000">H01G4/232</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=GRxWBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01G4/012">H01G4/012</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=GRxWBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05K1/0231">H05K1/0231</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=GRxWBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H05K3/3442">H05K3/3442</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=GRxWBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01G4/30">H01G4/30</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=GRxWBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01G4/232">H01G4/232</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01G4/012</span>, <span class="nested-value">H01G4/30</span>, <span class="nested-value">H01G4/232</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Nov 12, 2013</td><td class="patent-data-table-td ">B2</td><td class="patent-data-table-td ">Reexamination certificate second reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-4, 7-9, 11-14, 17-24, 28-31, 34-47, 51-53, 55 AND 56 IS CONFIRMED. NEW CLAIMS 71-96 ARE ADDED AND DETERMINED TO BE PATENTABLE. CLAIMS 5, 6, 10, 15, 16, 25-27, 32, 33, 48-50, 54 AND 57-70 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 27, 2012</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 6, 2012</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-4, 7-9, 11-14, 17-24, 28-31 AND 34-47 IS CONFIRMED.CLAIM 51 IS DETERMINED TO BE PATENTABLE AS AMENDED.CLAIMS 52-53, 55 AND 56, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE.NEW CLAIMS 61-70 ARE ADDED AND DETERMINED TO BE PATENTABLE.CLAIMS 5, 6, 10, 15, 16, 25-27, 32, 33, 48-50, 54 AND 57-60 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 29, 2010</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100419</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 2, 2010</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20091208</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 24, 2008</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 29, 2004</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 9, 2000</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MURATA MANUFACTURING CO., LTD., JAPAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NAITO, YASUYUKI;TANIGUCHI, MASAAKI;KURODA, YOICHI;AND OTHERS;REEL/FRAME:010604/0527;SIGNING DATES FROM 20000208 TO 20000209</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MURATA MANUFACTURING CO., LTD. NAGAOKAKYO-SHI 26-1</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U23tY3vRELfCXOL6dLF53K2FqEhRA\u0026id=GRxWBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U2QfI2-_Kp2O-oS3j1Ax7H_Pxfwbw\u0026id=GRxWBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U3DvDvpLM8Dc5dN4RtAWg1PKABZnw","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Multilayer_capacitor.pdf?id=GRxWBAABERAJ\u0026output=pdf\u0026sig=ACfU3U38Pfq-eBCVIDWje8Ruel9iFKRyew"},"sample_url":"http://www.google.com/patents/reader?id=GRxWBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>